Fitter report for dc2677a_c5soc
Mon Jan 16 08:28:59 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Mon Jan 16 08:28:59 2023           ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Standard Edition ;
; Revision Name                   ; dc2677a_c5soc                                   ;
; Top-level Entity Name           ; system_top                                      ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSXFC6D6F31C8ES                                ;
; Timing Models                   ; Preliminary                                     ;
; Logic utilization (in ALMs)     ; 11,164 / 41,910 ( 27 % )                        ;
; Total registers                 ; 23353                                           ;
; Total pins                      ; 174 / 499 ( 35 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,445,008 / 5,662,720 ( 26 % )                  ;
; Total RAM Blocks                ; 189 / 553 ( 34 % )                              ;
; Total DSP Blocks                ; 9 / 112 ( 8 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 1 / 15 ( 7 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C8ES                      ;                                       ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.8%      ;
;     Processor 3            ;   9.9%      ;
;     Processor 4            ;   9.4%      ;
;     Processor 5            ;   7.7%      ;
;     Processor 6            ;   7.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                             ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dqs_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dqs_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dqs_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_dqs_p[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; sys_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|Mult0~8                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[8]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[9]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[10]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[11]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[12]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[13]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[14]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[15]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[16]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[17]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[18]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[19]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[20]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[21]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[22]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[23]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|Mult1~8                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[8]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[9]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[10]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[11]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[12]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[13]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[14]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[15]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[16]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[17]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[18]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[19]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[20]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[21]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[22]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[23]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|Mult2~8                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[8]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[9]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[10]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[11]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[12]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[13]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[14]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[15]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[16]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[17]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[18]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[19]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[20]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[21]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[22]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[23]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[8]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[8]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[8]~_Duplicate_1                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[8]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[8]~_Duplicate_1                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[8]~_Duplicate_2                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[8]~_Duplicate_2                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[9]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[9]                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[9]~_Duplicate_1                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[9]~_Duplicate_1                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[9]~_Duplicate_1                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[9]~_Duplicate_2                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[9]~_Duplicate_2                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[10]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[10]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[10]~_Duplicate_1                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[10]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[10]~_Duplicate_1                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[10]~_Duplicate_2                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[10]~_Duplicate_2                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[11]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[11]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[11]~_Duplicate_1                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[11]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[11]~_Duplicate_1                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[11]~_Duplicate_2                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[11]~_Duplicate_2                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[12]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[12]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[12]~_Duplicate_1                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[12]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[12]~_Duplicate_1                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[12]~_Duplicate_2                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[12]~_Duplicate_2                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[13]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[13]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[13]~_Duplicate_1                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[13]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[13]~_Duplicate_1                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[13]~_Duplicate_2                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[13]~_Duplicate_2                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[14]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[14]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[14]~_Duplicate_1                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[14]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[14]~_Duplicate_1                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[14]~_Duplicate_2                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[14]~_Duplicate_2                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[15]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[15]                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[15]~_Duplicate_1                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[15]~_Duplicate_1                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[15]~_Duplicate_1                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[15]~_Duplicate_2                                                                                                                                                                                                                             ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[15]~_Duplicate_2                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_2[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|Mult0~8                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[8]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[9]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[10]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[11]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[12]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[13]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[14]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[15]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[16]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[17]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[18]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[19]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[20]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[21]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[22]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[23]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|Mult1~8                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[8]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[9]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[10]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[11]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[12]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[13]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[14]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[15]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[16]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[17]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[18]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[19]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[20]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[21]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[22]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[23]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_2[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|Mult2~8                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[8]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[9]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[10]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[11]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[12]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[13]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[14]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[15]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[16]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[17]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[18]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[19]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[20]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[21]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[22]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[23]                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|Mult0~8                                                                                                                                                                                                                                               ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[1]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[2]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[3]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[4]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[5]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[6]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[7]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[8]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[9]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[10]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[11]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[12]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[13]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[14]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[15]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[16]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[17]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[18]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[19]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[20]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[21]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[22]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[23]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|Mult1~8                                                                                                                                                                                                                                               ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[1]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[2]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[3]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[4]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[5]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[6]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[7]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[8]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[9]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[10]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[11]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[12]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[13]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[14]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[15]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[16]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[17]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[18]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[19]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[20]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[21]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[22]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[23]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_2[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|Mult2~8                                                                                                                                                                                                                                               ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[1]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[2]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[3]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[4]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[5]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[6]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[7]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[8]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[9]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[10]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[11]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[12]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[13]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[14]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[15]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[16]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[17]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[18]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[19]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[20]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[21]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[22]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[23]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[0]                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[0]~_Duplicate_1                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[0]~_Duplicate_1                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[0]~_Duplicate_1                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[0]~_Duplicate_2                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[0]~_Duplicate_2                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[1]                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[1]~_Duplicate_1                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[1]~_Duplicate_1                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[1]~_Duplicate_1                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[1]~_Duplicate_2                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[1]~_Duplicate_2                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_1                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_1                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_1                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[3]                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[3]~_Duplicate_1                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[3]~_Duplicate_1                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[3]~_Duplicate_1                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[3]~_Duplicate_2                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[3]~_Duplicate_2                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[4]                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[4]~_Duplicate_1                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[4]~_Duplicate_1                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[4]~_Duplicate_1                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[4]~_Duplicate_2                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[4]~_Duplicate_2                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[5]                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[5]~_Duplicate_1                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[5]~_Duplicate_1                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[5]~_Duplicate_1                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[5]~_Duplicate_2                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[5]~_Duplicate_2                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[6]                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[6]~_Duplicate_1                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[6]~_Duplicate_1                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[6]~_Duplicate_1                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[6]~_Duplicate_2                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[6]~_Duplicate_2                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[7]                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[7]~_Duplicate_1                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[7]~_Duplicate_1                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_3[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[7]~_Duplicate_1                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[7]~_Duplicate_2                                                                                                                                                                                                                               ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[7]~_Duplicate_2                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_3[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[0]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a0                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[1]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a1                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[2]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a2                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[3]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a3                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[4]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a4                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[5]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a5                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[6]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a6                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[7]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a7                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[8]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a8                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[9]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a9                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[10]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a10                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[11]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a11                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[12]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a12                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[13]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a13                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[14]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a14                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[15]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a15                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[16]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a16                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[17]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a17                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[18]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a18                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[19]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a19                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[20]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a20                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[21]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a21                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[22]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a22                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[23]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a23                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[24]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a24                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[25]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a25                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[26]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a26                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[27]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a27                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[28]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a28                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[29]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a29                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[30]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a30                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[31]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a31                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[32]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a32                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[33]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a33                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[34]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a34                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[35]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a35                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[36]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a36                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[37]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a37                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[38]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a38                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[39]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a39                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[40]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a40                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[41]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a41                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[42]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a42                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[43]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a43                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[44]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a44                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[45]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a45                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[46]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a46                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|doutb[47]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a47                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]~SCLR_LUT                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[16]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]~SCLR_LUT                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[17]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]~SCLR_LUT                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[18]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]~SCLR_LUT                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[19]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]~SCLR_LUT                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[20]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]~SCLR_LUT                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[21]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~SCLR_LUT                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]~SCLR_LUT                                                                                                                                                                                                                                                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_1[0]                                                                                                                                                                                                                                             ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]~_Duplicate_1                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_1[0]                                                                                                                                                                                                                                            ; AX                       ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]~_Duplicate_2                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[23]~_Duplicate_3                                                                                                                                                                                                                                                                              ; Q                        ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[1]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a1                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[2]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a2                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[3]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a3                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[4]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a4                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[5]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a5                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[6]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a6                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[7]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a7                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[8]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a8                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[9]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a9                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[10]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a10                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[11]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a11                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[12]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a12                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[13]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a13                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[14]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a14                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[15]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a15                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[16]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a16                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[17]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a17                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[18]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a18                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[19]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a19                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[20]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a20                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[21]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a21                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[22]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a22                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[23]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a23                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[24]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a24                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[25]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a25                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[26]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a26                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[27]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a27                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[28]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a28                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[29]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a29                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[30]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a30                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[31]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a31                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[32]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a32                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[33]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a33                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[34]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a34                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[35]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a35                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[36]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a36                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[37]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a37                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[38]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a38                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[39]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a39                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[40]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a40                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[41]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a41                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[42]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a42                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[43]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a43                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[44]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a44                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[45]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a45                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[46]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a46                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wdata[47]                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a47                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[2]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a0                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[3]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a1                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[4]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a2                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[5]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a3                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[6]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a4                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[7]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a5                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[8]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a6                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[9]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a7                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[10]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a8                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[11]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a9                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[12]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a10                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[13]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a11                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[14]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a12                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[15]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a13                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[16]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a14                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[17]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a15                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[18]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a16                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[19]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a17                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[20]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a18                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[21]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a19                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[22]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a20                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[23]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a21                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[24]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a22                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[25]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a23                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[26]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a24                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[27]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a25                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[28]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a26                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[29]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a27                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[30]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a28                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[31]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a29                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[32]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a30                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[33]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a31                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[34]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a32                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[35]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a33                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[36]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a34                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[37]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a35                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[38]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a36                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[39]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a37                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[40]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a38                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[41]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a39                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[42]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a40                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[43]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a41                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[44]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a42                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[45]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a43                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[46]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a44                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[47]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a45                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[48]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a46                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[49]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a47                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[50]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a48                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[51]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a49                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[52]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a50                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[53]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a51                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[54]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a52                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[55]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a53                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[56]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a54                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[57]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a55                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[58]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a56                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[59]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a57                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[60]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a58                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[61]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a59                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[62]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a60                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[63]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a61                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[64]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a62                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[65]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a63                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[66]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a64                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[67]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a65                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[68]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a66                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[69]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a67                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[70]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a68                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[71]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a69                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[72]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a70                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[73]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a71                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[74]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a72                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[75]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a73                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[76]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a74                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[77]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a75                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[78]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a76                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[79]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a77                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[80]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a78                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[81]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a79                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[82]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a80                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[83]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a81                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[84]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a82                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[85]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a83                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[86]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a84                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[87]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a85                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[88]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a86                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[89]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a87                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[90]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a88                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[91]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a89                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[92]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a90                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[93]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a91                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[94]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a92                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[95]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a93                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[96]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a94                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[97]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a95                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[98]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a96                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[99]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a97                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[100]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a98                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[101]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a99                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[102]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a100                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[103]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a101                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[104]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a102                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[105]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a103                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[112]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a104                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[113]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a105                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[114]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a106                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[115]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a107                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[116]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a108                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[117]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a109                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[118]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a110                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[119]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a111                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[128]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a112                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[129]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a113                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[131]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a114                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_payload[152]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ram_block1a115                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                       ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE           ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615]~DUPLICATE                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated|counter_reg_bit[0]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated|counter_reg_bit[2]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated|counter_reg_bit[5]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated|counter_reg_bit[5]~DUPLICATE                                                                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated|counter_reg_bit[11]~DUPLICATE                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[3]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[3]~DUPLICATE                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                                    ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[3]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[5]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[5]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[6]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[6]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[11]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[11]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[13]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[13]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[2]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[2]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_dest_address[7]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_dest_address[7]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[5]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[5]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[8]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[8]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[9]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[9]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[18]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[18]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[3]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[14]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[14]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[20]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[20]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[23]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[23]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray|m_axis_raddr_reg[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray|m_axis_raddr_reg[0]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray|m_axis_raddr_reg[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray|m_axis_raddr_reg[1]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|ctrl_pause                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|ctrl_pause~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_bvalid_int~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[21]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[21]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[27]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[27]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[29]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[29]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[31]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[31]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_wready_int~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[4]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[4]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[6]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[6]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[7]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[7]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rsel                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rsel~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wcount[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wcount[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wcount[4]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wcount[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[10]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[10]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wsel                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wsel~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_irq_mask[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_irq_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|state[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|state[0]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|state[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|state[1]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest|valid                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest|valid~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_reduced_msb_next                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_reduced_msb_next~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_mem_data_valid                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_mem_data_valid~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|state.STATE_WRITE_ZRCMPL                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|state.STATE_WRITE_ZRCMPL~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|state.STATE_ZERO_COMPL                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|state.STATE_ZERO_COMPL~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|id[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|id[0]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|id[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|id[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|response_handler:i_response_handler|id[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|response_handler:i_response_handler|id[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[5]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[5]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[6]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[6]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[8]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[8]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[10]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[10]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[11]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[11]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[2]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[2]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_src_stride[5]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_src_stride[5]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[8]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[8]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[9]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[9]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[17]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[17]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[19]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[19]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[2]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[2]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[3]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[3]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[4]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[6]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[6]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[9]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[9]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[11]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[11]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[12]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[12]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[17]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[17]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[23]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[23]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[26]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[26]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[30]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[30]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_done_bitmap[2]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_done_bitmap[2]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[0]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray|m_axis_raddr_reg[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray|m_axis_raddr_reg[2]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[17]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[17]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[22]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[22]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rack_d                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rack_d~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[3]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[6]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[6]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[8]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[8]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rsel                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rsel~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[31]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[31]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_rack                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_rack~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|do_enable                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|do_enable~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|state[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|state[1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|state[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|state[2]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|req_id[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|req_id[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[6]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[6]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[12]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[12]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[20]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[20]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[23]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[23]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[28]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|src_address[28]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|y_length[14]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|y_length[14]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|y_length[15]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|y_length[15]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|y_length[16]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|y_length[16]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_mem_data_valid                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_mem_data_valid~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|state.STATE_ACC                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|state.STATE_ACC~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|state.STATE_ZERO_COMPL                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|state.STATE_ZERO_COMPL~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[3]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|response_generator:i_response_generator|response_id[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|response_generator:i_response_generator|response_id[1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[2]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[3]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[7]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[7]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[2]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[2]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|state.STATE_GEN_ID                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|state.STATE_GEN_ID~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|id[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|id[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|id[2]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|id[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|id[3]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|id[3]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[2]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[2]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[3]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[3]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data_2d[29]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data_2d[29]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data_2d[30]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data_2d[30]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data_2d[36]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data_2d[36]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_hs_count[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_hs_count[11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_raddr[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_raddr[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_raddr[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_raddr[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[17]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[21]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[21]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[22]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_tpm_data[22]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[8]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[8]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[13]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_addr_diff[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_addr_diff[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_addr_diff[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_addr_diff[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[9]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[9]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[11]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[11]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[14]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[17]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[17]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[20]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_axi_rvalid_int                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_axi_rvalid_int~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_rcount[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_rcount[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_rcount[4]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_rcount[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_waddr_int[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_waddr_int[8]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wcount[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wcount[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wdata_int[16]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wdata_int[16]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wdata_int[17]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wdata_int[17]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wdata_int[26]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wdata_int[26]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wsel                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wsel~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_max[9]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_max[9]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_max[19]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_max[19]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_min[11]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_min[11]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_min[19]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_min[19]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_min[21]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clip_min[21]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[15]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[17]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[17]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[23]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[23]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[31]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[31]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[5]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[8]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[9]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[10]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[11]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[12]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_count[12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_he_max[4]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_he_max[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_he_min[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_he_min[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_he_min[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_he_min[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_hl_width[2]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_hl_width[2]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_hl_width[5]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_hl_width[5]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_hl_width[8]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_hl_width[8]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_hl_width[14]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_hl_width[14]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_ve_max[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_ve_max[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_ve_min[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_ve_min[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_init[4][3]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_init[4][3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_init[5][17]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_init[5][17]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[0][1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[0][1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[1][1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[1][1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[3][0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[3][0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[3][1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[3][1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[3][2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[3][2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[4][0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[4][0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[4][1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[4][1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_1_ch[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_1_ch[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_3_ch[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_3_ch[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_5_ch[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_5_ch[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_6_ch[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_6_ch[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_7_ch[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_7_ch[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_7_ch[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|lane_7_ch[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|scki_counter[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|scki_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|scki_counter[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|scki_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[72]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[72]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_adc_enable                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_adc_enable~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count[21]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count[21]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count[22]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count[22]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count[28]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count[28]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m3                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_run_m3~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[7]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[7]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[11]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[11]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[13]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[13]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[16]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[16]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[19]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[19]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[20]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[20]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[21]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[21]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[24]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[24]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[30]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[30]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_done_int                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|up_xfer_done_int~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_axi_rdata_int[9]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_axi_rdata_int[9]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_axi_rdata_int[15]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_axi_rdata_int[15]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_axi_wready_int                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_axi_wready_int~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_raddr_int[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_raddr_int[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_raddr_int[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_raddr_int[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_raddr_int[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_raddr_int[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_raddr_int[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_raddr_int[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_rcount[0]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_rcount[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_rsel                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_rsel~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_waddr_int[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_waddr_int[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_wdata_int[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_wdata_int[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[3]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[4]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[5]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[6]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[12]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[20]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[20]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[24]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[25]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[27]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[27]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[28]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[18]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[18]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[20]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[20]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[21]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[21]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[25]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_d[25]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[2]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[16]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[17]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[17]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[21]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[21]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[24]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[24]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[26]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[26]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[27]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[27]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[28]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[28]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_width_0[19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_width_0[19]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_wack                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_wack~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|offset_cnt[10]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|offset_cnt[10]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[4]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[17]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[27]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[27]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rvalid_int                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rvalid_int~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_rcount[0]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_rcount[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_rcount[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_rcount[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_rcount[2]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_rcount[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_rsel                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_rsel~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_waddr_int[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_waddr_int[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_wcount[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_wcount[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_axi_bvalid_int                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_axi_bvalid_int~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_raddr_int[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_raddr_int[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_raddr_int[7]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_raddr_int[7]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_rcount[1]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_rcount[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_rsel                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_rsel~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_wsel                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_wsel~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[12]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[12]~DUPLICATE                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[15]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[15]~DUPLICATE                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_int_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_int_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_int_mem_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_int_mem_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[65]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[65]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_015|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_015|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_019|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_019|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[9]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[19]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[21]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[21]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[40]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[40]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[57]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|data1[57]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[12]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data1[59]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data1[59]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data1[118]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data1[118]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_033|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_033|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034|altera_avalon_st_pipeline_base:core|data1[38]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034|altera_avalon_st_pipeline_base:core|data1[39]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034|altera_avalon_st_pipeline_base:core|data1[40]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034|altera_avalon_st_pipeline_base:core|data1[40]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_035|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_035|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[69]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[69]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[78]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[78]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|data1[67]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|data1[67]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|data1[40]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|data1[40]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[59]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[59]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[67]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[67]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core|data1[67]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core|data1[67]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core|data1[68]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core|data1[68]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|data1[39]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|data1[68]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|data1[68]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|data1[69]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|data1[69]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[44]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[67]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[67]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[69]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|data1[69]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_016|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_016|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_020|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_020|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_021|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_021|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_023|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_023|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_024|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_024|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_032|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_032|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_045|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_045|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[78]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[78]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][118]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][118]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|address_taken                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|address_taken~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][104]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][96]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][96]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][102]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][102]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][118]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][118]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][118]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][118]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[7]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[7]~DUPLICATE                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_len[2]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_len[2]~DUPLICATE                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[6]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[6]~DUPLICATE                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[9]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[9]~DUPLICATE                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_eop_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[7]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[7]~DUPLICATE                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[9]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[9]~DUPLICATE                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[13]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[13]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[29]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[29]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|source0_startofpacket_reg                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|source0_startofpacket_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[9]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[9]~DUPLICATE                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|source0_startofpacket_reg                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|source0_startofpacket_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[7]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[7]~DUPLICATE                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[12]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[12]~DUPLICATE                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst~DUPLICATE                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[3]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[3]~DUPLICATE                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[5]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[5]~DUPLICATE                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[22]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[22]~DUPLICATE                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[59]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst~DUPLICATE                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[2]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[2]~DUPLICATE                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_narrow_reg                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst~DUPLICATE                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[0]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[0]~DUPLICATE                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_size_reg[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_IDLE                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst~DUPLICATE                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|out_addr[1]                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|out_addr[1]~DUPLICATE                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[60]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_size_reg[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_IDLE                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_eop_reg                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst~DUPLICATE                                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|out_addr[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|out_addr[0]~DUPLICATE                                      ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[104]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[104]~DUPLICATE                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[8]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[8]~DUPLICATE                                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[12]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[12]~DUPLICATE                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_len[3]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_len[3]~DUPLICATE                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[20]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[20]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[100]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[100]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|source0_startofpacket_reg                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|source0_startofpacket_reg~DUPLICATE                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|source0_startofpacket_reg                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|source0_startofpacket_reg~DUPLICATE                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_clk_pll_reconfig_mgmt_avalon_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_clk_pll_reconfig_mgmt_avalon_slave_translator|av_readdata_pre[5]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[12]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[18]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator|av_readdata_pre[29]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_in_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_in_s1_translator|av_readdata_pre[16]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_in_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_in_s1_translator|av_readdata_pre[21]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_in_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_in_s1_translator|av_readdata_pre[26]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[14]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[16]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[18]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator|av_readdata_pre[28]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[30]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_id_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_id_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|av_readdata_pre[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|av_readdata_pre[8]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|av_readdata_pre[8]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|av_readdata_pre[11]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|av_readdata_pre[11]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[2]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012|saved_grant[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_014|saved_grant[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_014|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_015|saved_grant[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_015|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_016|saved_grant[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_016|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_001|empty                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_001|empty~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|full                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|full~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|empty                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|empty~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_valid                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][150]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][150]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|data_out[19]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|data_out[19]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|data_out[29]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|data_out[29]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|irq_mask[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|irq_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|irq_mask[20]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|irq_mask[20]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|irq_mask[21]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|irq_mask[21]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|irq_mask[30]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|irq_mask[30]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[11]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[13]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[13]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[14]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[14]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[23]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[23]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[26]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[26]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[27]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|data_out[27]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|EOP                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|EOP~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|ROE                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|ROE~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|endofpacketvalue_reg[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|endofpacketvalue_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|endofpacketvalue_reg[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|endofpacketvalue_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|rx_holding_reg[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|rx_holding_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|state[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|enable_int[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|enable_int[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|enable_int[5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|enable_int[5]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|gen_pack.prev_valid[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|gen_pack.prev_valid[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|prefix_count[12]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|prefix_count[12]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|rotate[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|rotate[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|rotate[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|rotate[1]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|rotate[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|rotate[2]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                       ;
+---------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------+------------------------------------------------------------+
; Name                                  ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                              ; Ignored Value ; Ignored Source                                             ;
+---------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------+------------------------------------------------------------+
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                               ; on            ; Compiler or HDL Assignment                                 ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                               ; on            ; Compiler or HDL Assignment                                 ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                               ; on            ; Compiler or HDL Assignment                                 ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                               ; on            ; Compiler or HDL Assignment                                 ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                               ; on            ; Compiler or HDL Assignment                                 ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                               ; on            ; Compiler or HDL Assignment                                 ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                               ; on            ; Compiler or HDL Assignment                                 ;
; Fast Output Enable Register           ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                               ; on            ; Compiler or HDL Assignment                                 ;
; Unforce Merging of PLL Output Counter ; system_top                                  ;              ; *system_bd_pixel_clk_pll*|altera_pll:altera_pll_i*|*                                                    ; ON            ; system_bd/synthesis/submodules/system_bd_pixel_clk_pll.qip ;
; PLL Compensation Mode                 ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment                                             ;
; Global Signal                         ; system_top                                  ;              ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment                                             ;
+---------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 36526 ) ; 0.00 % ( 0 / 36526 )       ; 0.00 % ( 0 / 36526 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 36526 ) ; 0.00 % ( 0 / 36526 )       ; 0.00 % ( 0 / 36526 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                             ;
+----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Partition Name                         ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                               ;
+----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Top                                    ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                        ;
; sld_hub:auto_hub                       ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                       ;
; sld_signaltap:auto_signaltap_0         ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0                                                                                         ;
; system_bd_sys_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border ;
; hard_block:auto_generated_inst         ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                         ;
+----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                             ;
+----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                         ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                    ; 0.00 % ( 0 / 31880 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                       ; 0.00 % ( 0 / 180 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0         ; 0.00 % ( 0 / 3626 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; system_bd_sys_hps_hps_io_border:border ; 0.00 % ( 0 / 806 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst         ; 0.00 % ( 0 / 34 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/dc2677a_c5soc.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 11,164 / 41,910       ; 27 %  ;
; ALMs needed [=A-B+C]                                        ; 11,164                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 14,411 / 41,910       ; 34 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,306                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,584                 ;       ;
;         [c] ALMs used for registers                         ; 7,521                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 3,311 / 41,910        ; 8 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 64 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 21                    ;       ;
;         [c] Due to LAB input limits                         ; 43                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,913 / 4,191         ; 46 %  ;
;     -- Logic LABs                                           ; 1,913                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 11,784                ;       ;
;     -- 7 input functions                                    ; 145                   ;       ;
;     -- 6 input functions                                    ; 2,171                 ;       ;
;     -- 5 input functions                                    ; 2,219                 ;       ;
;     -- 4 input functions                                    ; 2,803                 ;       ;
;     -- <=3 input functions                                  ; 4,446                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 9,385                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 23,125                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 21,653 / 83,820       ; 26 %  ;
;         -- Secondary logic registers                        ; 1,472 / 83,820        ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 22,461                ;       ;
;         -- Routing optimization registers                   ; 664                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 174 / 499             ; 35 %  ;
;     -- Clock pins                                           ; 1 / 11                ; 9 %   ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
; I/O registers                                               ; 228                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 189 / 553             ; 34 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,445,008 / 5,662,720 ; 26 %  ;
; Total block memory implementation bits                      ; 1,935,360 / 5,662,720 ; 34 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 9 / 112               ; 8 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 6                     ;       ;
;     -- Global clocks                                        ; 6 / 16                ; 38 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 12.2% / 11.7% / 13.6% ;       ;
; Peak interconnect usage (total/H/V)                         ; 45.8% / 43.8% / 51.8% ;       ;
; Maximum fan-out                                             ; 20443                 ;       ;
; Highest non-global fan-out                                  ; 2831                  ;       ;
; Total fan-out                                               ; 158199                ;       ;
; Average fan-out                                             ; 3.47                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------+------------------------+----------------------+--------------------------------+----------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; system_bd_sys_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+--------------------------------+----------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 10327 / 41910 ( 25 % ) ; 65 / 41910 ( < 1 % ) ; 773 / 41910 ( 2 % )            ; 0 / 41910 ( 0 % )                      ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 10327                  ; 65                   ; 773                            ; 0                                      ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 12857 / 41910 ( 31 % ) ; 74 / 41910 ( < 1 % ) ; 1482 / 41910 ( 4 % )           ; 0 / 41910 ( 0 % )                      ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 3099                   ; 21                   ; 187                            ; 0                                      ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3472                   ; 28                   ; 84                             ; 0                                      ; 0                              ;
;         [c] ALMs used for registers                         ; 6286                   ; 25                   ; 1211                           ; 0                                      ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2593 / 41910 ( 6 % )   ; 10 / 41910 ( < 1 % ) ; 709 / 41910 ( 2 % )            ; 0 / 41910 ( 0 % )                      ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 63 / 41910 ( < 1 % )   ; 1 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )                      ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 20                     ; 1                    ; 0                              ; 0                                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 43                     ; 0                    ; 0                              ; 0                                      ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                            ; Low                                    ; Low                            ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Total LABs:  partially or completely used                   ; 1690 / 4191 ( 40 % )   ; 12 / 4191 ( < 1 % )  ; 246 / 4191 ( 6 % )             ; 0 / 4191 ( 0 % )                       ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 1690                   ; 12                   ; 246                            ; 0                                      ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Combinational ALUT usage for logic                          ; 11193                  ; 90                   ; 501                            ; 0                                      ; 0                              ;
;     -- 7 input functions                                    ; 144                    ; 1                    ; 0                              ; 0                                      ; 0                              ;
;     -- 6 input functions                                    ; 2075                   ; 13                   ; 83                             ; 0                                      ; 0                              ;
;     -- 5 input functions                                    ; 1930                   ; 24                   ; 265                            ; 0                                      ; 0                              ;
;     -- 4 input functions                                    ; 2766                   ; 15                   ; 22                             ; 0                                      ; 0                              ;
;     -- <=3 input functions                                  ; 4278                   ; 37                   ; 131                            ; 0                                      ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 8244                   ; 20                   ; 1121                           ; 0                                      ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                                ;                                        ;                                ;
;         -- Primary logic registers                          ; 18768 / 83820 ( 22 % ) ; 90 / 83820 ( < 1 % ) ; 2795 / 83820 ( 3 % )           ; 0 / 83820 ( 0 % )                      ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1293 / 83820 ( 2 % )   ; 3 / 83820 ( < 1 % )  ; 176 / 83820 ( < 1 % )          ; 0 / 83820 ( 0 % )                      ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                                ;                                        ;                                ;
;         -- Design implementation registers                  ; 19456                  ; 90                   ; 2915                           ; 0                                      ; 0                              ;
;         -- Routing optimization registers                   ; 605                    ; 3                    ; 56                             ; 0                                      ; 0                              ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
; I/O pins                                                    ; 107                    ; 0                    ; 0                              ; 65                                     ; 2                              ;
; I/O registers                                               ; 50                     ; 0                    ; 0                              ; 176                                    ; 2                              ;
; Total block memory bits                                     ; 576656                 ; 0                    ; 868352                         ; 0                                      ; 0                              ;
; Total block memory implementation bits                      ; 849920                 ; 0                    ; 1085440                        ; 0                                      ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 83 / 553 ( 15 % )      ; 0 / 553 ( 0 % )      ; 106 / 553 ( 19 % )             ; 0 / 553 ( 0 % )                        ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 9 / 112 ( 8 % )        ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                        ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                         ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ; 0 / 116 ( 0 % )                        ; 5 / 116 ( 4 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                         ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )               ; 186 / 1325 ( 14 % )                    ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ; 32 / 400 ( 8 % )                       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ; 66 / 400 ( 16 % )                      ; 1 / 400 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ; 40 / 425 ( 9 % )                       ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )                  ; 2 / 8 ( 25 % )                         ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                        ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                        ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )               ; 124 / 1300 ( 9 % )                     ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ; 40 / 400 ( 10 % )                      ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                        ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ; 5 / 400 ( 1 % )                        ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )                 ; 6 / 36 ( 16 % )                        ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )                ; 26 / 175 ( 14 % )                      ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ; 32 / 400 ( 8 % )                       ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                        ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                        ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                         ; 0 / 2 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                        ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                        ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                         ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                         ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                         ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )                          ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                         ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; HPS peripheral I2C interface                                ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ; 0 / 4 ( 0 % )                          ; 1 / 4 ( 25 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                          ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ; 32 / 400 ( 8 % )                       ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                         ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                 ; 0 / 54 ( 0 % )                         ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )                          ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )                          ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ; 4 / 25 ( 16 % )                        ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Connections                                                 ;                        ;                      ;                                ;                                        ;                                ;
;     -- Input Connections                                    ; 21348                  ; 136                  ; 3975                           ; 70                                     ; 349                            ;
;     -- Registered Input Connections                         ; 20475                  ; 102                  ; 3236                           ; 0                                      ; 0                              ;
;     -- Output Connections                                   ; 784                    ; 341                  ; 34                             ; 97                                     ; 24622                          ;
;     -- Registered Output Connections                        ; 300                    ; 341                  ; 0                              ; 0                                      ; 0                              ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Internal Connections                                        ;                        ;                      ;                                ;                                        ;                                ;
;     -- Total Connections                                    ; 142464                 ; 1012                 ; 16794                          ; 5179                                   ; 25050                          ;
;     -- Registered Connections                               ; 83100                  ; 810                  ; 12641                          ; 100                                    ; 0                              ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; External Connections                                        ;                        ;                      ;                                ;                                        ;                                ;
;     -- Top                                                  ; 0                      ; 0                    ; 424                            ; 51                                     ; 21657                          ;
;     -- sld_hub:auto_hub                                     ; 0                      ; 20                   ; 332                            ; 0                                      ; 125                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 424                    ; 332                  ; 64                             ; 0                                      ; 3189                           ;
;     -- system_bd_sys_hps_hps_io_border:border               ; 51                     ; 0                    ; 0                              ; 116                                    ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 21657                  ; 125                  ; 3189                           ; 0                                      ; 0                              ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Partition Interface                                         ;                        ;                      ;                                ;                                        ;                                ;
;     -- Input Ports                                          ; 34                     ; 45                   ; 705                            ; 12                                     ; 353                            ;
;     -- Output Ports                                         ; 286                    ; 62                   ; 439                            ; 46                                     ; 367                            ;
;     -- Bidir Ports                                          ; 58                     ; 0                    ; 0                              ; 58                                     ; 0                              ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Registered Ports                                            ;                        ;                      ;                                ;                                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 4                    ; 242                            ; 0                                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 29                   ; 425                            ; 0                                      ; 0                              ;
;                                                             ;                        ;                      ;                                ;                                        ;                                ;
; Port Connectivity                                           ;                        ;                      ;                                ;                                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                    ; 12                             ; 0                                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 28                   ; 2                              ; 0                                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 20                             ; 0                                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 1                              ; 0                                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 25                   ; 216                            ; 0                                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                              ; 0                                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 30                   ; 230                            ; 0                                      ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 29                   ; 427                            ; 0                                      ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+--------------------------------+----------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; busy         ; F9    ; 8A       ; 2            ; 81           ; 40           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ddr3_rzq     ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
; eth1_rx_clk  ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; eth1_rx_ctl  ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; eth1_rx_d[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; eth1_rx_d[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; eth1_rx_d[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; eth1_rx_d[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; gpio_bd_i[0] ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; gpio_bd_i[1] ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; gpio_bd_i[2] ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; gpio_bd_i[3] ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; gpio_bd_i[4] ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; gpio_bd_i[5] ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; gpio_bd_i[6] ; V25   ; 5B       ; 89           ; 20           ; 60           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; gpio_bd_i[7] ; W25   ; 5B       ; 89           ; 20           ; 43           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; scko         ; K7    ; 8A       ; 8            ; 81           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sdo_0        ; J12   ; 8A       ; 12           ; 81           ; 17           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sdo_1        ; G10   ; 8A       ; 6            ; 81           ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sdo_2        ; F10   ; 8A       ; 6            ; 81           ; 17           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sdo_3        ; J10   ; 8A       ; 4            ; 81           ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sdo_4        ; K8    ; 8A       ; 8            ; 81           ; 17           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sdo_5        ; J7    ; 8A       ; 16           ; 81           ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sdo_6        ; H7    ; 8A       ; 16           ; 81           ; 17           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sdo_7        ; H8    ; 8A       ; 24           ; 81           ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; spim1_miso   ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; sys_clk      ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 20444                 ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 1.5 V           ; Off         ; --                        ; User                 ; no        ;
; uart0_rx     ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; usb1_clk     ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; usb1_dir     ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; usb1_nxt     ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                             ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; cnv          ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; cs_n         ; F8    ; 8A       ; 2            ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_a[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_ba[0]   ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_ba[1]   ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_ba[2]   ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_cas_n   ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_ck_n    ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_ck_p    ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_cke     ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_cs_n    ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_dm[0]   ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_dm[1]   ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_dm[2]   ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_dm[3]   ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_odt     ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_ras_n   ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_reset_n ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ddr3_we_n    ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eth1_mdc     ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eth1_tx_clk  ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eth1_tx_ctl  ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eth1_tx_d[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eth1_tx_d[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eth1_tx_d[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; eth1_tx_d[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_bd_o[0] ; AF10  ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_bd_o[1] ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_bd_o[2] ; AE11  ; 3A       ; 4            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; gpio_bd_o[3] ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; lvds_cmos_n  ; K12   ; 8A       ; 12           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; pd           ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; qspi_clk     ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; qspi_ss0     ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; scki         ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdi          ; G8    ; 8A       ; 24           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdio_clk     ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spim1_clk    ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spim1_mosi   ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; spim1_ss0    ; D24   ; 7A       ; 74           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart0_tx     ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; usb1_stp     ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blank_n  ; AH3   ; 3A       ; 16           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blu[0]   ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blu[1]   ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blu[2]   ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blu[3]   ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blu[4]   ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blu[5]   ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blu[6]   ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blu[7]   ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_clk      ; W20   ; 5A       ; 89           ; 6            ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_grn[0]   ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_grn[1]   ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_grn[2]   ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_grn[3]   ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_grn[4]   ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_grn[5]   ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_grn[6]   ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_grn[7]   ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_hsync    ; AD12  ; 3A       ; 16           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_red[0]   ; AG5   ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_red[1]   ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_red[2]   ; AB12  ; 3A       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_red[3]   ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_red[4]   ; AG6   ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_red[5]   ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_red[6]   ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_red[7]   ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_sync_n   ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_vsync    ; AC12  ; 3A       ; 16           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                             ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ddr3_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; ddr3_dq[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; ddr3_dq[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; ddr3_dq[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; ddr3_dq[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; ddr3_dq[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; ddr3_dq[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; ddr3_dq[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; ddr3_dq[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; ddr3_dq[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; ddr3_dq[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; ddr3_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; ddr3_dq[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; ddr3_dq[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; ddr3_dq[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; ddr3_dq[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; ddr3_dq[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; ddr3_dq[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; ddr3_dq[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; ddr3_dq[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; ddr3_dq[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; ddr3_dq[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; ddr3_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; ddr3_dq[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; ddr3_dq[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; ddr3_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; ddr3_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; ddr3_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; ddr3_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; ddr3_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; ddr3_dq[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; ddr3_dq[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; ddr3_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; ddr3_dqs_n[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; ddr3_dqs_n[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; ddr3_dqs_n[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; ddr3_dqs_p[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; ddr3_dqs_p[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; ddr3_dqs_p[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; ddr3_dqs_p[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; eth1_mdio     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; qspi_io[0]    ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; qspi_io[1]    ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; qspi_io[2]    ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; qspi_io[3]    ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; sdio_cmd      ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; sdio_d[0]     ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; sdio_d[1]     ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; sdio_d[2]     ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; sdio_d[3]     ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[0]     ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[1]     ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[2]     ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[3]     ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[4]     ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[5]     ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[6]     ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; usb1_d[7]     ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 20 / 32 ( 63 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 1 / 48 ( 2 % )   ; 1.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 17 / 32 ( 53 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 4 / 16 ( 25 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 6 / 19 ( 32 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 20 / 22 ( 91 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 16 / 80 ( 20 % ) ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; usb1_nxt                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; usb1_d[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; sdio_clk                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; qspi_ss0                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; qspi_io[2]                      ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; eth1_tx_ctl                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; eth1_rx_d[0]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; vga_red[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; vga_grn[5]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; vga_grn[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; vga_red[2]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; vga_grn[3]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; vga_grn[4]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; vga_grn[6]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; vga_grn[2]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; vga_vsync                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; gpio_bd_i[5]                    ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; gpio_bd_i[4]                    ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; gpio_bd_o[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; gpio_bd_i[1]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; gpio_bd_o[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; gpio_bd_i[0]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; vga_hsync                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; gpio_bd_i[3]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; gpio_bd_o[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; gpio_bd_i[2]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; vga_grn[7]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; vga_blu[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; vga_red[3]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; gpio_bd_o[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; sys_clk                         ; input  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; vga_blu[4]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; vga_blu[7]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; vga_sync_n                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; vga_red[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; vga_red[4]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; vga_blu[3]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; vga_blank_n                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; vga_red[6]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; vga_red[7]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; vga_red[5]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; sdio_d[3]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; eth1_rx_d[2]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; eth1_rx_d[1]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; eth1_mdc                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; uart0_rx                        ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; ddr3_a[12]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; usb1_d[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; usb1_stp                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; sdio_d[1]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; qspi_io[0]                      ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; spim1_clk                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; uart0_tx                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; ddr3_we_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; ddr3_a[13]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; ddr3_a[11]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; usb1_d[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; usb1_d[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; usb1_d[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; sdio_d[2]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; qspi_clk                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; eth1_rx_d[3]                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; spim1_mosi                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; spim1_ss0                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; ddr3_rzq                        ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; ddr3_a[10]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; ddr3_ras_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; usb1_dir                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; usb1_d[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; qspi_io[3]                      ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; eth1_mdio                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; spim1_miso                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; ddr3_cas_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; ddr3_a[7]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; ddr3_ba[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; cs_n                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F9       ; 534        ; 8A             ; busy                            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F10      ; 528        ; 8A             ; sdo_2                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; sdio_cmd                        ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; eth1_tx_d[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; eth1_tx_d[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; eth1_tx_d[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; ddr3_a[0]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; ddr3_a[2]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; ddr3_a[6]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; ddr3_a[3]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; sdi                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; sdo_1                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; pd                              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; cnv                             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; usb1_d[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; sdio_d[0]                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; eth1_rx_clk                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; ddr3_a[9]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; ddr3_dq[3]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; ddr3_a[1]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; sdo_6                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; sdo_7                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; qspi_io[1]                      ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; eth1_tx_clk                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; ddr3_cs_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; ddr3_a[14]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; ddr3_a[8]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; ddr3_odt                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; ddr3_dq[2]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J1       ; 3          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; sdo_5                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; scki                            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; sdo_3                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; sdo_0                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; eth1_tx_d[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; ddr3_ba[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; ddr3_ba[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; ddr3_a[4]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; ddr3_a[5]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; ddr3_dq[7]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; ddr3_dq[6]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; scko                            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; sdo_4                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; lvds_cmos_n                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; eth1_rx_ctl                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; ddr3_dq[1]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; ddr3_dq[0]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; ddr3_dq[8]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; ddr3_dq[11]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; ddr3_dm[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; ddr3_dq[10]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; ddr3_ck_n                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; ddr3_dq[5]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; ddr3_dq[4]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; ddr3_dq[9]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; ddr3_dq[14]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; ddr3_cke                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; usb1_d[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; ddr3_dqs_n[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; ddr3_ck_p                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; ddr3_dq[12]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; ddr3_dq[13]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; ddr3_dm[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; ddr3_dq[15]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ; 11         ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; usb1_clk                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; ddr3_dqs_p[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; ddr3_dqs_n[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; ddr3_dqs_p[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; ddr3_dq[22]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; ddr3_dq[19]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; ddr3_dq[18]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; ddr3_dq[24]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; ddr3_dq[25]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; ddr3_dq[20]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; ddr3_dq[21]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; ddr3_reset_n                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ; 19         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; ddr3_dqs_n[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; ddr3_dqs_p[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; ddr3_dqs_n[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; ddr3_dqs_p[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; ddr3_dq[29]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; ddr3_dq[28]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; ddr3_dm[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; ddr3_dq[23]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; ddr3_dq[17]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; ddr3_dq[27]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; ddr3_dq[26]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; ddr3_dq[16]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; vga_blu[5]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; gpio_bd_i[6]                    ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; ddr3_dq[30]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ; 27         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; vga_clk                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; vga_blu[6]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; gpio_bd_i[7]                    ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; ddr3_dq[31]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; ddr3_dm[3]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; vga_grn[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; vga_blu[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; vga_blu[2]                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                      ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; vga_clk      ; Missing drive strength and slew rate ;
; vga_hsync    ; Missing drive strength and slew rate ;
; vga_vsync    ; Missing drive strength and slew rate ;
; vga_red[0]   ; Missing drive strength and slew rate ;
; vga_red[1]   ; Missing drive strength and slew rate ;
; vga_red[2]   ; Missing drive strength and slew rate ;
; vga_red[3]   ; Missing drive strength and slew rate ;
; vga_red[4]   ; Missing drive strength and slew rate ;
; vga_red[5]   ; Missing drive strength and slew rate ;
; vga_red[6]   ; Missing drive strength and slew rate ;
; vga_red[7]   ; Missing drive strength and slew rate ;
; vga_grn[0]   ; Missing drive strength and slew rate ;
; vga_grn[1]   ; Missing drive strength and slew rate ;
; vga_grn[2]   ; Missing drive strength and slew rate ;
; vga_grn[3]   ; Missing drive strength and slew rate ;
; vga_grn[4]   ; Missing drive strength and slew rate ;
; vga_grn[5]   ; Missing drive strength and slew rate ;
; vga_grn[6]   ; Missing drive strength and slew rate ;
; vga_grn[7]   ; Missing drive strength and slew rate ;
; vga_blu[0]   ; Missing drive strength and slew rate ;
; vga_blu[1]   ; Missing drive strength and slew rate ;
; vga_blu[2]   ; Missing drive strength and slew rate ;
; vga_blu[3]   ; Missing drive strength and slew rate ;
; vga_blu[4]   ; Missing drive strength and slew rate ;
; vga_blu[5]   ; Missing drive strength and slew rate ;
; vga_blu[6]   ; Missing drive strength and slew rate ;
; vga_blu[7]   ; Missing drive strength and slew rate ;
; gpio_bd_o[0] ; Missing drive strength and slew rate ;
; gpio_bd_o[1] ; Missing drive strength and slew rate ;
; gpio_bd_o[2] ; Missing drive strength and slew rate ;
; gpio_bd_o[3] ; Missing drive strength and slew rate ;
; cnv          ; Missing drive strength and slew rate ;
; scki         ; Missing drive strength and slew rate ;
; sdi          ; Missing drive strength and slew rate ;
; ddr3_a[0]    ; Missing slew rate                    ;
; ddr3_a[1]    ; Missing slew rate                    ;
; ddr3_a[2]    ; Missing slew rate                    ;
; ddr3_a[3]    ; Missing slew rate                    ;
; ddr3_a[4]    ; Missing slew rate                    ;
; ddr3_a[5]    ; Missing slew rate                    ;
; ddr3_a[6]    ; Missing slew rate                    ;
; ddr3_a[7]    ; Missing slew rate                    ;
; ddr3_a[8]    ; Missing slew rate                    ;
; ddr3_a[9]    ; Missing slew rate                    ;
; ddr3_a[10]   ; Missing slew rate                    ;
; ddr3_a[11]   ; Missing slew rate                    ;
; ddr3_a[12]   ; Missing slew rate                    ;
; ddr3_a[13]   ; Missing slew rate                    ;
; ddr3_a[14]   ; Missing slew rate                    ;
; ddr3_ba[0]   ; Missing slew rate                    ;
; ddr3_ba[1]   ; Missing slew rate                    ;
; ddr3_ba[2]   ; Missing slew rate                    ;
; ddr3_reset_n ; Missing slew rate                    ;
; ddr3_cke     ; Missing slew rate                    ;
; ddr3_cs_n    ; Missing slew rate                    ;
; ddr3_ras_n   ; Missing slew rate                    ;
; ddr3_cas_n   ; Missing slew rate                    ;
; ddr3_we_n    ; Missing slew rate                    ;
; ddr3_odt     ; Missing slew rate                    ;
; eth1_tx_clk  ; Missing drive strength and slew rate ;
; eth1_tx_ctl  ; Missing drive strength and slew rate ;
; eth1_tx_d[0] ; Missing drive strength and slew rate ;
; eth1_tx_d[1] ; Missing drive strength and slew rate ;
; eth1_tx_d[2] ; Missing drive strength and slew rate ;
; eth1_tx_d[3] ; Missing drive strength and slew rate ;
; eth1_mdc     ; Missing drive strength and slew rate ;
; qspi_ss0     ; Missing drive strength and slew rate ;
; qspi_clk     ; Missing drive strength and slew rate ;
; sdio_clk     ; Missing drive strength and slew rate ;
; usb1_stp     ; Missing drive strength and slew rate ;
; spim1_ss0    ; Missing drive strength and slew rate ;
; spim1_clk    ; Missing drive strength and slew rate ;
; spim1_mosi   ; Missing drive strength and slew rate ;
; uart0_tx     ; Missing drive strength and slew rate ;
; vga_blank_n  ; Missing drive strength and slew rate ;
; vga_sync_n   ; Missing drive strength and slew rate ;
; lvds_cmos_n  ; Missing drive strength and slew rate ;
; pd           ; Missing drive strength and slew rate ;
; cs_n         ; Missing drive strength and slew rate ;
; eth1_mdio    ; Missing drive strength and slew rate ;
; qspi_io[0]   ; Missing drive strength and slew rate ;
; qspi_io[1]   ; Missing drive strength and slew rate ;
; qspi_io[2]   ; Missing drive strength and slew rate ;
; qspi_io[3]   ; Missing drive strength and slew rate ;
; sdio_cmd     ; Missing drive strength and slew rate ;
; sdio_d[0]    ; Missing drive strength and slew rate ;
; sdio_d[1]    ; Missing drive strength and slew rate ;
; sdio_d[2]    ; Missing drive strength and slew rate ;
; sdio_d[3]    ; Missing drive strength and slew rate ;
; usb1_d[0]    ; Missing drive strength and slew rate ;
; usb1_d[1]    ; Missing drive strength and slew rate ;
; usb1_d[2]    ; Missing drive strength and slew rate ;
; usb1_d[3]    ; Missing drive strength and slew rate ;
; usb1_d[4]    ; Missing drive strength and slew rate ;
; usb1_d[5]    ; Missing drive strength and slew rate ;
; usb1_d[6]    ; Missing drive strength and slew rate ;
; usb1_d[7]    ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                           ;                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                           ;
;     -- PLL Type                                                                                                                                           ; Integer PLL               ;
;     -- PLL Location                                                                                                                                       ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                            ; none                      ;
;     -- PLL Bandwidth                                                                                                                                      ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                            ; 800000 to 400000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                          ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                                         ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                                  ; 1300.0 MHz                ;
;     -- PLL Operation Mode                                                                                                                                 ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                                                                  ; 23.076924 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                                  ; 50.000000 MHz             ;
;     -- PLL Enable                                                                                                                                         ; On                        ;
;     -- PLL Fractional Division                                                                                                                            ; N/A                       ;
;     -- M Counter                                                                                                                                          ; 52                        ;
;     -- N Counter                                                                                                                                          ; 2                         ;
;     -- PLL Refclk Select                                                                                                                                  ;                           ;
;             -- PLL Refclk Select Location                                                                                                                 ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                         ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                         ; clk_0                     ;
;             -- ADJPLLIN source                                                                                                                            ; N/A                       ;
;             -- CORECLKIN source                                                                                                                           ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                                         ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                                          ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                           ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                            ; sys_clk~input             ;
;             -- CLKIN(1) source                                                                                                                            ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                            ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                            ; N/A                       ;
;     -- PLL Output Counter                                                                                                                                 ;                           ;
;         -- system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                           ;
;             -- Output Clock Frequency                                                                                                                     ; 65.0 MHz                  ;
;             -- Output Clock Location                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                     ; Off                       ;
;             -- Duty Cycle                                                                                                                                 ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                  ; 20                        ;
;             -- C Counter PH Mux PRST                                                                                                                      ; 0                         ;
;             -- C Counter PRST                                                                                                                             ; 1                         ;
;         -- system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[1].output_counter ;                           ;
;             -- Output Clock Frequency                                                                                                                     ; 100.0 MHz                 ;
;             -- Output Clock Location                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                     ; On                        ;
;             -- Duty Cycle                                                                                                                                 ; 50.0000                   ;
;             -- Phase Shift                                                                                                                                ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                                  ; 13                        ;
;             -- C Counter PH Mux PRST                                                                                                                      ; 0                         ;
;             -- C Counter PRST                                                                                                                             ; 1                         ;
;                                                                                                                                                           ;                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |system_top                                                                                                                             ; 11164.0 (0.5)        ; 14410.0 (0.5)                    ; 3310.0 (0.0)                                      ; 64.0 (0.0)                       ; 0.0 (0.0)            ; 11784 (1)           ; 23125 (0)                 ; 228 (228)     ; 1445008           ; 189   ; 9          ; 174  ; 0            ; |system_top                                                                                                                                                                                                                                                                                                                                                                 ; system_top                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 64.5 (0.5)           ; 73.0 (0.5)                       ; 9.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 64.0 (0.0)           ; 72.5 (0.0)                       ; 9.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 64.0 (0.0)           ; 72.5 (0.0)                       ; 9.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                             ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 64.0 (1.9)           ; 72.5 (2.8)                       ; 9.5 (1.0)                                         ; 1.0 (0.2)                        ; 0.0 (0.0)            ; 89 (1)              ; 93 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                         ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 62.1 (0.0)           ; 69.8 (0.0)                       ; 8.5 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 62.1 (42.5)          ; 69.8 (48.2)                      ; 8.5 (6.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 88 (55)             ; 88 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                        ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.2 (10.2)          ; 12.6 (12.6)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                      ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 773.3 (53.6)         ; 1481.5 (184.5)                   ; 708.5 (131.0)                                     ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 501 (2)             ; 2971 (424)                ; 0 (0)         ; 868352            ; 106   ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 719.6 (0.0)          ; 1297.0 (0.0)                     ; 577.5 (0.0)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 499 (0)             ; 2547 (0)                  ; 0 (0)         ; 868352            ; 106   ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                            ; sld_signaltap_impl                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 719.6 (77.8)         ; 1297.0 (458.8)                   ; 577.5 (381.2)                                     ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 499 (68)            ; 2547 (937)                ; 0 (0)         ; 868352            ; 106   ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                     ; sld_signaltap_implb                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25.3 (24.7)          ; 36.8 (36.0)                      ; 11.5 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                      ; altdpram                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                  ; lpm_decode                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                        ; decode_vnf                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 868352            ; 106   ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                |altsyncram_ok84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 868352            ; 106   ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ok84:auto_generated                                                                                                                                                                      ; altsyncram_ok84                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                      ; lpm_shiftreg                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 5.2 (5.2)            ; 8.5 (8.5)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                             ; serial_crc_16                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 43.6 (43.6)          ; 55.6 (55.6)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                          ; sld_buffer_manager                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 381.8 (0.5)          ; 551.6 (0.5)                      ; 169.9 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 259 (1)             ; 1119 (1)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                         ; sld_ela_control                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 1.2 (1.2)            ; 1.8 (1.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 347.2 (0.0)          ; 517.3 (0.0)                      ; 170.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 212 (0)             ; 1103 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                  ; sld_ela_basic_multi_level_trigger                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 154.4 (154.4)        ; 284.7 (284.7)                    ; 130.4 (130.4)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 679 (679)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                       ; lpm_shiftreg                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 192.9 (0.0)          ; 232.5 (0.0)                      ; 39.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 212 (0)             ; 424 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                   ; sld_mbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                             ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                           ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                             ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                             ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                             ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                             ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                             ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                             ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                             ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                            ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                             ; sld_sbpmg                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 32.1 (27.1)          ; 32.1 (27.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                           ; sld_ela_trigger_flow_mgr                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 2.4 (2.4)            ; 5.0 (5.0)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                   ; lpm_shiftreg                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 160.7 (5.8)          ; 160.7 (5.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (11)             ; 294 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                    ; sld_offload_buffer_mgr                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8.8 (0.0)            ; 9.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                          ; lpm_counter                                       ; work         ;
;                   |cntr_jai:auto_generated|                                                                                             ; 8.8 (8.8)            ; 9.0 (9.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated                                                                                  ; cntr_jai                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                   ; lpm_counter                                       ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                                           ; cntr_82j                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                         ; lpm_counter                                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                                                 ; cntr_29i                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                            ; lpm_counter                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                    ; cntr_kri                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                   ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 106.5 (106.5)        ; 106.5 (106.5)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 212 (212)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                    ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                 ; lpm_shiftreg                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                               ; sld_rom_sr                                        ; work         ;
;    |system_bd:i_system_bd|                                                                                                              ; 10325.7 (0.0)        ; 12855.0 (0.0)                    ; 2592.0 (0.0)                                      ; 62.7 (0.0)                       ; 0.0 (0.0)            ; 11192 (0)           ; 20061 (0)                 ; 0 (0)         ; 576656            ; 83    ; 9          ; 0    ; 0            ; |system_top|system_bd:i_system_bd                                                                                                                                                                                                                                                                                                                                           ; system_bd                                         ; system_bd    ;
;       |altera_pll_reconfig_top:pixel_clk_pll_reconfig|                                                                                  ; 1151.9 (0.0)         ; 1255.7 (0.0)                     ; 112.3 (0.0)                                       ; 8.5 (0.0)                        ; 0.0 (0.0)            ; 1703 (0)            ; 721 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig                                                                                                                                                                                                                                                                                            ; altera_pll_reconfig_top                           ; system_bd    ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|                                          ; 1151.9 (1025.6)      ; 1255.7 (1121.7)                  ; 112.3 (104.5)                                     ; 8.5 (8.4)                        ; 0.0 (0.0)            ; 1703 (1480)         ; 721 (645)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                                        ; altera_pll_reconfig_core                          ; system_bd    ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                      ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                                                                   ; altera_std_synchronizer                           ; system_bd    ;
;             |dprio_mux:dprio_mux_inst|                                                                                                  ; 68.0 (68.0)          ; 74.1 (74.1)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (117)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                               ; dprio_mux                                         ; system_bd    ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                                                                      ; 38.6 (35.2)          ; 39.7 (35.3)                      ; 1.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 73 (68)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                                   ; dyn_phase_shift                                   ; system_bd    ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                                ; generic_lcell_comb                                ; system_bd    ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                                ; generic_lcell_comb                                ; system_bd    ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                                ; generic_lcell_comb                                ; system_bd    ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                                ; generic_lcell_comb                                ; system_bd    ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                                                                     ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                                ; generic_lcell_comb                                ; system_bd    ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                                                                      ; 6.8 (6.8)            ; 7.2 (7.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                                   ; fpll_dprio_init                                   ; system_bd    ;
;             |generic_lcell_comb:lcell_dprio_read|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                                    ; generic_lcell_comb                                ; system_bd    ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                                      ; generic_lcell_comb                                ; system_bd    ;
;             |self_reset:self_reset_inst|                                                                                                ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                                             ; self_reset                                        ; system_bd    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (2.5)            ; 8.0 (5.2)                        ; 5.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                           ; system_bd    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                         ; system_bd    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                         ; system_bd    ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                ; altera_reset_controller                           ; system_bd    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                         ; system_bd    ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                ; altera_reset_controller                           ; system_bd    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                         ; system_bd    ;
;       |axi_dmac:axi_adc_dma|                                                                                                            ; 503.2 (0.0)          ; 583.8 (0.0)                      ; 82.9 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 587 (0)             ; 904 (0)                   ; 0 (0)         ; 4200              ; 8     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma                                                                                                                                                                                                                                                                                                                      ; axi_dmac                                          ; system_bd    ;
;          |axi_dmac_regmap:i_regmap|                                                                                                     ; 224.1 (108.7)        ; 265.4 (123.4)                    ; 43.2 (16.7)                                       ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 343 (181)           ; 331 (75)                  ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap                                                                                                                                                                                                                                                                                             ; axi_dmac_regmap                                   ; system_bd    ;
;             |axi_dmac_regmap_request:i_regmap_request|                                                                                  ; 62.6 (59.7)          ; 70.5 (67.2)                      ; 7.9 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (93)             ; 103 (97)                  ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request                                                                                                                                                                                                                                                    ; axi_dmac_regmap_request                           ; system_bd    ;
;                |util_axis_fifo:i_transfer_lenghts_fifo|                                                                                 ; 2.8 (0.9)            ; 3.3 (1.3)                        ; 0.5 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (3)               ; 6 (1)                     ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo                                                                                                                                                                                                             ; util_axis_fifo                                    ; system_bd    ;
;                   |altsyncram:fifo.sync_clocks.ram_rtl_0|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                      |altsyncram_s7p1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 104               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0|altsyncram_s7p1:auto_generated                                                                                                                                        ; altsyncram_s7p1                                   ; work         ;
;                   |util_axis_fifo_address_generator:fifo.i_address_gray|                                                                ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray                                                                                                                                                        ; util_axis_fifo_address_generator                  ; system_bd    ;
;             |up_axi:i_up_axi|                                                                                                           ; 52.8 (52.8)          ; 71.5 (71.5)                      ; 18.7 (18.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 153 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi                                                                                                                                                                                                                                                                             ; up_axi                                            ; system_bd    ;
;          |axi_dmac_transfer:i_transfer|                                                                                                 ; 279.1 (0.0)          ; 318.3 (0.0)                      ; 39.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 244 (0)             ; 573 (0)                   ; 0 (0)         ; 4096              ; 7     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer                                                                                                                                                                                                                                                                                         ; axi_dmac_transfer                                 ; system_bd    ;
;             |axi_dmac_reset_manager:i_reset_manager|                                                                                    ; 8.4 (8.4)            ; 9.8 (9.8)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager                                                                                                                                                                                                                                                  ; axi_dmac_reset_manager                            ; system_bd    ;
;             |request_arb:i_request_arb|                                                                                                 ; 270.7 (24.6)         ; 308.5 (30.4)                     ; 38.2 (5.8)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 232 (29)            ; 558 (51)                  ; 0 (0)         ; 4096              ; 7     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb                                                                                                                                                                                                                                                               ; request_arb                                       ; system_bd    ;
;                |axi_dmac_burst_memory:i_store_and_forward|                                                                              ; 137.9 (19.7)         ; 144.8 (20.8)                     ; 7.3 (1.2)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 39 (29)             ; 297 (33)                  ; 0 (0)         ; 4096              ; 7     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward                                                                                                                                                                                                                     ; axi_dmac_burst_memory                             ; system_bd    ;
;                   |ad_mem_asym:i_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 7     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem                                                                                                                                                                                                   ; ad_mem_asym                                       ; system_bd    ;
;                      |altsyncram:m_ram_rtl_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 7     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                         |altsyncram_c3q1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 7     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_c3q1:auto_generated                                                                                                                                             ; altsyncram_c3q1                                   ; work         ;
;                   |axi_dmac_resize_dest:i_resize_dest|                                                                                  ; 118.2 (118.2)        ; 124.0 (124.0)                    ; 6.2 (6.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 10 (10)             ; 264 (264)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest                                                                                                                                                                                  ; axi_dmac_resize_dest                              ; system_bd    ;
;                |axi_dmac_response_manager:i_response_manager|                                                                           ; 19.2 (17.7)          ; 20.9 (18.7)                      ; 1.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (30)             ; 27 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager                                                                                                                                                                                                                  ; axi_dmac_response_manager                         ; system_bd    ;
;                   |util_axis_fifo:i_dest_response_fifo|                                                                                 ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo                                                                                                                                                                              ; util_axis_fifo                                    ; system_bd    ;
;                |dest_axi_mm:i_dest_dma_mm|                                                                                              ; 35.2 (6.6)           ; 43.8 (13.6)                      ; 8.6 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (12)             ; 67 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm                                                                                                                                                                                                                                     ; dest_axi_mm                                       ; system_bd    ;
;                   |address_generator:i_addr_gen|                                                                                        ; 24.7 (24.7)          ; 26.0 (26.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen                                                                                                                                                                                                        ; address_generator                                 ; system_bd    ;
;                   |response_handler:i_response_handler|                                                                                 ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|response_handler:i_response_handler                                                                                                                                                                                                 ; response_handler                                  ; system_bd    ;
;                |request_generator:i_req_gen|                                                                                            ; 20.8 (20.8)          ; 21.5 (21.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen                                                                                                                                                                                                                                   ; request_generator                                 ; system_bd    ;
;                |src_fifo_inf:i_src_dma_fifo|                                                                                            ; 13.5 (0.3)           ; 13.8 (0.3)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (1)              ; 18 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_fifo_inf:i_src_dma_fifo                                                                                                                                                                                                                                   ; src_fifo_inf                                      ; system_bd    ;
;                   |data_mover:i_data_mover|                                                                                             ; 13.2 (13.2)          ; 13.5 (13.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_fifo_inf:i_src_dma_fifo|data_mover:i_data_mover                                                                                                                                                                                                           ; data_mover                                        ; system_bd    ;
;                |util_axis_fifo:i_dest_req_fifo|                                                                                         ; 8.5 (8.5)            ; 14.5 (14.5)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo                                                                                                                                                                                                                                ; util_axis_fifo                                    ; system_bd    ;
;                |util_axis_fifo:i_src_dest_bl_fifo|                                                                                      ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo                                                                                                                                                                                                                             ; util_axis_fifo                                    ; system_bd    ;
;                |util_axis_fifo:i_src_req_fifo|                                                                                          ; 9.2 (9.2)            ; 16.7 (16.7)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo                                                                                                                                                                                                                                 ; util_axis_fifo                                    ; system_bd    ;
;       |axi_dmac:video_dmac|                                                                                                             ; 522.1 (0.0)          ; 625.2 (0.0)                      ; 103.2 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 781 (0)             ; 856 (0)                   ; 0 (0)         ; 6280              ; 3     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac                                                                                                                                                                                                                                                                                                                       ; axi_dmac                                          ; system_bd    ;
;          |axi_dmac_regmap:i_regmap|                                                                                                     ; 272.4 (125.7)        ; 327.0 (142.2)                    ; 54.6 (16.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 414 (226)           ; 409 (74)                  ; 0 (0)         ; 136               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap                                                                                                                                                                                                                                                                                              ; axi_dmac_regmap                                   ; system_bd    ;
;             |axi_dmac_regmap_request:i_regmap_request|                                                                                  ; 96.7 (93.9)          ; 116.9 (113.9)                    ; 20.2 (20.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (120)           ; 189 (184)                 ; 0 (0)         ; 136               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request                                                                                                                                                                                                                                                     ; axi_dmac_regmap_request                           ; system_bd    ;
;                |util_axis_fifo:i_transfer_lenghts_fifo|                                                                                 ; 2.8 (1.2)            ; 3.0 (1.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (2)               ; 5 (1)                     ; 0 (0)         ; 136               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo                                                                                                                                                                                                              ; util_axis_fifo                                    ; system_bd    ;
;                   |altsyncram:fifo.sync_clocks.ram_rtl_0|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 136               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_q7p1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 136               ; 1     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0|altsyncram_q7p1:auto_generated                                                                                                                                         ; altsyncram_q7p1                                   ; work         ;
;                   |util_axis_fifo_address_generator:fifo.i_address_gray|                                                                ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray                                                                                                                                                         ; util_axis_fifo_address_generator                  ; system_bd    ;
;             |up_axi:i_up_axi|                                                                                                           ; 50.1 (50.1)          ; 67.9 (67.9)                      ; 17.8 (17.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 146 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi                                                                                                                                                                                                                                                                              ; up_axi                                            ; system_bd    ;
;          |axi_dmac_transfer:i_transfer|                                                                                                 ; 249.7 (0.0)          ; 298.2 (0.0)                      ; 48.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 367 (0)             ; 447 (0)                   ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer                                                                                                                                                                                                                                                                                          ; axi_dmac_transfer                                 ; system_bd    ;
;             |axi_dmac_reset_manager:i_reset_manager|                                                                                    ; 11.3 (9.0)           ; 15.8 (13.2)                      ; 4.5 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 31 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager                                                                                                                                                                                                                                                   ; axi_dmac_reset_manager                            ; system_bd    ;
;                |sync_bits:i_sync_control_dest|                                                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|sync_bits:i_sync_control_dest                                                                                                                                                                                                                     ; sync_bits                                         ; system_bd    ;
;                |sync_bits:i_sync_control_src|                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|sync_bits:i_sync_control_src                                                                                                                                                                                                                      ; sync_bits                                         ; system_bd    ;
;                |sync_bits:i_sync_status_dest|                                                                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|sync_bits:i_sync_status_dest                                                                                                                                                                                                                      ; sync_bits                                         ; system_bd    ;
;                |sync_bits:i_sync_status_src|                                                                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|sync_bits:i_sync_status_src                                                                                                                                                                                                                       ; sync_bits                                         ; system_bd    ;
;             |dmac_2d_transfer:i_2d_transfer|                                                                                            ; 54.2 (54.2)          ; 73.1 (73.1)                      ; 18.8 (18.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 119 (119)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer                                                                                                                                                                                                                                                           ; dmac_2d_transfer                                  ; system_bd    ;
;             |request_arb:i_request_arb|                                                                                                 ; 184.1 (40.3)         ; 209.3 (43.5)                     ; 25.2 (3.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 275 (65)            ; 297 (42)                  ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb                                                                                                                                                                                                                                                                ; request_arb                                       ; system_bd    ;
;                |axi_dmac_burst_memory:i_store_and_forward|                                                                              ; 42.2 (42.2)          ; 49.5 (49.5)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 67 (67)                   ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward                                                                                                                                                                                                                      ; axi_dmac_burst_memory                             ; system_bd    ;
;                   |ad_mem_asym:i_mem|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem                                                                                                                                                                                                    ; ad_mem_asym                                       ; system_bd    ;
;                      |altsyncram:m_ram_rtl_0|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0                                                                                                                                                                             ; altsyncram                                        ; work         ;
;                         |altsyncram_o3q1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 2     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated                                                                                                                                              ; altsyncram_o3q1                                   ; work         ;
;                |axi_dmac_response_manager:i_response_manager|                                                                           ; 19.9 (14.6)          ; 20.2 (14.6)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (26)             ; 24 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager                                                                                                                                                                                                                   ; axi_dmac_response_manager                         ; system_bd    ;
;                   |util_axis_fifo:i_dest_response_fifo|                                                                                 ; 5.1 (3.1)            ; 5.6 (3.4)                        ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 7 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo                                                                                                                                                                               ; util_axis_fifo                                    ; system_bd    ;
;                      |sync_bits:zerodeep.i_raddr_sync|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo|sync_bits:zerodeep.i_raddr_sync                                                                                                                                               ; sync_bits                                         ; system_bd    ;
;                      |sync_bits:zerodeep.i_waddr_sync|                                                                                  ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo|sync_bits:zerodeep.i_waddr_sync                                                                                                                                               ; sync_bits                                         ; system_bd    ;
;                |dest_axi_stream:i_dest_dma_stream|                                                                                      ; 11.1 (5.7)           ; 12.1 (5.8)                       ; 1.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (10)             ; 15 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream                                                                                                                                                                                                                              ; dest_axi_stream                                   ; system_bd    ;
;                   |response_generator:i_response_generator|                                                                             ; 5.4 (5.4)            ; 6.3 (6.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|response_generator:i_response_generator                                                                                                                                                                                      ; response_generator                                ; system_bd    ;
;                |request_generator:i_req_gen|                                                                                            ; 22.0 (22.0)          ; 24.2 (24.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen                                                                                                                                                                                                                                    ; request_generator                                 ; system_bd    ;
;                |src_axi_mm:i_src_dma_mm|                                                                                                ; 31.0 (4.4)           ; 33.9 (4.8)                       ; 2.9 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (6)              ; 57 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm                                                                                                                                                                                                                                        ; src_axi_mm                                        ; system_bd    ;
;                   |address_generator:i_addr_gen|                                                                                        ; 24.5 (24.5)          ; 26.9 (26.9)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen                                                                                                                                                                                                           ; address_generator                                 ; system_bd    ;
;                   |splitter:i_req_splitter|                                                                                             ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|splitter:i_req_splitter                                                                                                                                                                                                                ; splitter                                          ; system_bd    ;
;                |sync_bits:i_sync_req_response_id|                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|sync_bits:i_sync_req_response_id                                                                                                                                                                                                                               ; sync_bits                                         ; system_bd    ;
;                |sync_bits:i_sync_src_request_id|                                                                                        ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|sync_bits:i_sync_src_request_id                                                                                                                                                                                                                                ; sync_bits                                         ; system_bd    ;
;                |util_axis_fifo:i_dest_req_fifo|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo                                                                                                                                                                                                                                 ; util_axis_fifo                                    ; system_bd    ;
;                |util_axis_fifo:i_src_req_fifo|                                                                                          ; 11.2 (9.2)           ; 19.7 (17.7)                      ; 8.5 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (4)               ; 40 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo                                                                                                                                                                                                                                  ; util_axis_fifo                                    ; system_bd    ;
;                   |sync_bits:zerodeep.i_raddr_sync|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo|sync_bits:zerodeep.i_raddr_sync                                                                                                                                                                                                  ; sync_bits                                         ; system_bd    ;
;                   |sync_bits:zerodeep.i_waddr_sync|                                                                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo|sync_bits:zerodeep.i_waddr_sync                                                                                                                                                                                                  ; sync_bits                                         ; system_bd    ;
;       |axi_hdmi_tx:vga_out|                                                                                                             ; 769.6 (0.0)          ; 1027.9 (0.0)                     ; 258.8 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1058 (0)            ; 1617 (0)                  ; 0 (0)         ; 24576             ; 3     ; 9          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out                                                                                                                                                                                                                                                                                                                       ; axi_hdmi_tx                                       ; system_bd    ;
;          |altddio_out:i_clk_oddr|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr                                                                                                                                                                                                                                                                                                ; altddio_out                                       ; work         ;
;             |ddio_out_e4b:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr|ddio_out_e4b:auto_generated                                                                                                                                                                                                                                                                    ; ddio_out_e4b                                      ; work         ;
;          |axi_hdmi_tx_core:i_tx_core|                                                                                                   ; 312.3 (233.3)        ; 385.0 (269.2)                    ; 72.8 (36.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 530 (380)           ; 465 (281)                 ; 0 (0)         ; 24576             ; 3     ; 9          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core                                                                                                                                                                                                                                                                                            ; axi_hdmi_tx_core                                  ; system_bd    ;
;             |ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|                                                                                          ; 79.0 (0.0)           ; 115.8 (0.0)                      ; 36.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (0)             ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 9          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb                                                                                                                                                                                                                                                           ; ad_csc_RGB2CrYCb                                  ; system_bd    ;
;                |ad_csc:j_csc_1_Cb|                                                                                                      ; 27.3 (27.3)          ; 39.8 (39.8)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb                                                                                                                                                                                                                                         ; ad_csc                                            ; system_bd    ;
;                |ad_csc:j_csc_1_Cr|                                                                                                      ; 24.7 (24.7)          ; 40.0 (40.0)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr                                                                                                                                                                                                                                         ; ad_csc                                            ; system_bd    ;
;                |ad_csc:j_csc_1_Y|                                                                                                       ; 27.0 (27.0)          ; 36.0 (36.0)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y                                                                                                                                                                                                                                          ; ad_csc                                            ; system_bd    ;
;             |ad_mem:i_mem|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem                                                                                                                                                                                                                                                                               ; ad_mem                                            ; system_bd    ;
;                |altsyncram:m_ram_rtl_0|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0                                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                   |altsyncram_0aj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24576             ; 3     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated                                                                                                                                                                                                                         ; altsyncram_0aj1                                   ; work         ;
;          |axi_hdmi_tx_vdma:i_vdma|                                                                                                      ; 50.2 (50.2)          ; 63.9 (63.9)                      ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma                                                                                                                                                                                                                                                                                               ; axi_hdmi_tx_vdma                                  ; system_bd    ;
;          |up_axi:i_up_axi|                                                                                                              ; 54.5 (54.5)          ; 71.7 (71.7)                      ; 17.2 (17.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 153 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi                                                                                                                                                                                                                                                                                                       ; up_axi                                            ; system_bd    ;
;          |up_hdmi_tx:i_up|                                                                                                              ; 352.5 (164.8)        ; 507.3 (190.2)                    ; 155.2 (25.3)                                      ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 386 (248)           ; 899 (322)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up                                                                                                                                                                                                                                                                                                       ; up_hdmi_tx                                        ; system_bd    ;
;             |ad_rst:i_core_rst_reg|                                                                                                     ; 0.8 (0.8)            ; 3.0 (3.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg                                                                                                                                                                                                                                                                                 ; ad_rst                                            ; system_bd    ;
;             |ad_rst:i_vdma_rst_reg|                                                                                                     ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg                                                                                                                                                                                                                                                                                 ; ad_rst                                            ; system_bd    ;
;             |up_clock_mon:i_clock_mon|                                                                                                  ; 64.0 (64.0)          ; 85.5 (85.5)                      ; 21.5 (21.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon                                                                                                                                                                                                                                                                              ; up_clock_mon                                      ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 101.0 (101.0)        ; 187.7 (187.7)                    ; 87.0 (87.0)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 9 (9)               ; 420 (420)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                                                            ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_vdma_xfer_status|                                                                                         ; 12.5 (12.5)          ; 20.0 (20.0)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status                                                                                                                                                                                                                                                                     ; up_xfer_status                                    ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 8.8 (8.8)            ; 18.0 (18.0)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                                                          ; up_xfer_status                                    ; system_bd    ;
;       |axi_ltc235x:axi_ltc235x|                                                                                                         ; 1406.8 (60.7)        ; 1770.5 (63.1)                    ; 376.4 (3.2)                                       ; 12.7 (0.9)                       ; 0.0 (0.0)            ; 2022 (68)           ; 2238 (34)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x                                                                                                                                                                                                                                                                                                                   ; axi_ltc235x                                       ; system_bd    ;
;          |axi_ltc235x_cmos:i_ltc235x_cmos|                                                                                              ; 579.6 (579.6)        ; 624.6 (624.6)                    ; 54.6 (54.6)                                       ; 9.7 (9.7)                        ; 0.0 (0.0)            ; 939 (939)           ; 492 (492)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos                                                                                                                                                                                                                                                                                   ; axi_ltc235x_cmos                                  ; system_bd    ;
;          |up_adc_channel:regmap_channels[0].i_up_adc_channel|                                                                           ; 62.3 (49.8)          ; 94.1 (68.1)                      ; 31.8 (18.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (64)             ; 148 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel                                                                                                                                                                                                                                                                ; up_adc_channel                                    ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 2.3 (2.3)            ; 7.0 (7.0)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                     ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 10.2 (10.2)          ; 19.0 (19.0)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                   ; up_xfer_status                                    ; system_bd    ;
;          |up_adc_channel:regmap_channels[1].i_up_adc_channel|                                                                           ; 58.2 (50.2)          ; 88.9 (67.9)                      ; 30.7 (17.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (58)             ; 142 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel                                                                                                                                                                                                                                                                ; up_adc_channel                                    ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 3.0 (3.0)            ; 7.5 (7.5)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                     ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 5.0 (5.0)            ; 13.5 (13.5)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                   ; up_xfer_status                                    ; system_bd    ;
;          |up_adc_channel:regmap_channels[2].i_up_adc_channel|                                                                           ; 56.0 (48.0)          ; 81.7 (63.2)                      ; 25.7 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (56)             ; 143 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel                                                                                                                                                                                                                                                                ; up_adc_channel                                    ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 2.3 (2.3)            ; 6.2 (6.2)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                     ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 5.7 (5.7)            ; 12.3 (12.3)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                   ; up_xfer_status                                    ; system_bd    ;
;          |up_adc_channel:regmap_channels[3].i_up_adc_channel|                                                                           ; 54.9 (48.4)          ; 85.7 (66.2)                      ; 30.8 (17.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (57)             ; 142 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel                                                                                                                                                                                                                                                                ; up_adc_channel                                    ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 2.0 (2.0)            ; 6.5 (6.5)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                     ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 4.5 (4.5)            ; 13.0 (13.0)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                   ; up_xfer_status                                    ; system_bd    ;
;          |up_adc_channel:regmap_channels[4].i_up_adc_channel|                                                                           ; 57.2 (49.2)          ; 80.4 (62.4)                      ; 24.2 (14.2)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 65 (53)             ; 143 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel                                                                                                                                                                                                                                                                ; up_adc_channel                                    ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 2.3 (2.3)            ; 5.8 (5.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                     ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 5.7 (5.7)            ; 12.2 (12.2)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                   ; up_xfer_status                                    ; system_bd    ;
;          |up_adc_channel:regmap_channels[5].i_up_adc_channel|                                                                           ; 54.2 (46.2)          ; 79.1 (58.1)                      ; 24.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (52)             ; 142 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel                                                                                                                                                                                                                                                                ; up_adc_channel                                    ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 3.5 (3.5)            ; 8.0 (8.0)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                     ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 4.5 (4.5)            ; 13.0 (13.0)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                   ; up_xfer_status                                    ; system_bd    ;
;          |up_adc_channel:regmap_channels[6].i_up_adc_channel|                                                                           ; 55.9 (49.4)          ; 88.2 (68.7)                      ; 32.4 (19.4)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 68 (56)             ; 142 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel                                                                                                                                                                                                                                                                ; up_adc_channel                                    ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 2.0 (2.0)            ; 6.5 (6.5)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                     ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 4.5 (4.5)            ; 13.0 (13.0)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                   ; up_xfer_status                                    ; system_bd    ;
;          |up_adc_channel:regmap_channels[7].i_up_adc_channel|                                                                           ; 58.7 (52.2)          ; 87.2 (67.7)                      ; 28.6 (15.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (64)             ; 142 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel                                                                                                                                                                                                                                                                ; up_adc_channel                                    ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 2.0 (2.0)            ; 6.5 (6.5)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                     ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 4.5 (4.5)            ; 13.0 (13.0)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                   ; up_xfer_status                                    ; system_bd    ;
;          |up_adc_common:i_up_adc_common|                                                                                                ; 254.6 (175.1)        ; 323.7 (203.6)                    ; 69.9 (28.9)                                       ; 0.8 (0.4)                        ; 0.0 (0.0)            ; 382 (267)           ; 413 (282)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common                                                                                                                                                                                                                                                                                     ; up_adc_common                                     ; system_bd    ;
;             |ad_rst:i_core_rst_reg|                                                                                                     ; 0.6 (0.6)            ; 3.0 (3.0)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg                                                                                                                                                                                                                                                               ; ad_rst                                            ; system_bd    ;
;             |up_clock_mon:i_clock_mon|                                                                                                  ; 63.2 (63.2)          ; 90.1 (90.1)                      ; 27.3 (27.3)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 93 (93)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon                                                                                                                                                                                                                                                            ; up_clock_mon                                      ; system_bd    ;
;             |up_xfer_cntrl:i_xfer_cntrl|                                                                                                ; 7.8 (7.8)            ; 8.5 (8.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl                                                                                                                                                                                                                                                          ; up_xfer_cntrl                                     ; system_bd    ;
;             |up_xfer_status:i_xfer_status|                                                                                              ; 7.9 (7.9)            ; 18.5 (18.5)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status                                                                                                                                                                                                                                                        ; up_xfer_status                                    ; system_bd    ;
;          |up_axi:i_up_axi|                                                                                                              ; 54.3 (54.3)          ; 73.9 (73.9)                      ; 19.6 (19.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 155 (155)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi                                                                                                                                                                                                                                                                                                   ; up_axi                                            ; system_bd    ;
;       |axi_pwm_gen:adc_pwm_gen|                                                                                                         ; 405.2 (23.5)         ; 477.8 (23.5)                     ; 76.7 (0.0)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 433 (42)            ; 830 (35)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen                                                                                                                                                                                                                                                                                                                   ; axi_pwm_gen                                       ; system_bd    ;
;          |axi_pwm_gen_1:i0_axi_pwm_gen_1|                                                                                               ; 98.3 (98.3)          ; 102.0 (102.0)                    ; 7.7 (7.7)                                         ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 178 (178)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1                                                                                                                                                                                                                                                                                    ; axi_pwm_gen_1                                     ; system_bd    ;
;          |axi_pwm_gen_regmap:i_regmap|                                                                                                  ; 228.7 (228.7)        ; 279.5 (279.5)                    ; 50.8 (50.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 246 (246)           ; 462 (462)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap                                                                                                                                                                                                                                                                                       ; axi_pwm_gen_regmap                                ; system_bd    ;
;          |up_axi:i_up_axi|                                                                                                              ; 54.7 (54.7)          ; 72.8 (72.8)                      ; 18.2 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 155 (155)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi                                                                                                                                                                                                                                                                                                   ; up_axi                                            ; system_bd    ;
;       |axi_sysid:axi_sysid_0|                                                                                                           ; 84.8 (31.7)          ; 110.2 (38.0)                     ; 25.4 (6.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (48)            ; 211 (67)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_sysid:axi_sysid_0                                                                                                                                                                                                                                                                                                                     ; axi_sysid                                         ; system_bd    ;
;          |up_axi:i_up_axi|                                                                                                              ; 53.2 (53.2)          ; 72.2 (72.2)                      ; 19.1 (19.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 144 (144)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi                                                                                                                                                                                                                                                                                                     ; up_axi                                            ; system_bd    ;
;       |sysid_rom:rom_sys_0|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|sysid_rom:rom_sys_0                                                                                                                                                                                                                                                                                                                       ; sysid_rom                                         ; system_bd    ;
;          |altsyncram:lut_rom_rtl_0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|sysid_rom:rom_sys_0|altsyncram:lut_rom_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;             |altsyncram_cmd1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|sysid_rom:rom_sys_0|altsyncram:lut_rom_rtl_0|altsyncram_cmd1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_cmd1                                   ; work         ;
;       |system_bd_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 569.7 (0.0)          ; 713.7 (0.0)                      ; 152.5 (0.0)                                       ; 8.5 (0.0)                        ; 0.0 (0.0)            ; 505 (0)             ; 1268 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; system_bd_mm_interconnect_0                       ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo|                                                                        ; 66.5 (66.5)          ; 77.7 (77.7)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (132)           ; 131 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo|                                                                          ; 16.1 (16.1)          ; 16.6 (16.6)                      ; 1.1 (1.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 23 (23)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 74.2 (0.0)           ; 97.4 (0.0)                       ; 23.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 205 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                              ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 74.2 (74.2)          ; 97.4 (97.4)                      ; 23.2 (23.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 205 (205)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                          ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 58.0 (0.0)           ; 63.6 (0.0)                       ; 6.1 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 161 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 58.0 (58.0)          ; 63.6 (63.6)                      ; 6.1 (6.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 161 (161)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 92.3 (0.0)           ; 115.8 (0.0)                      ; 25.5 (0.0)                                        ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 240 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                                                ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 92.3 (92.3)          ; 115.8 (115.8)                    ; 25.5 (25.5)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 240 (240)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                            ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 32.0 (0.0)           ; 39.9 (0.0)                       ; 8.5 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 32.0 (32.0)          ; 39.9 (39.9)                      ; 8.5 (8.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 6 (6)               ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 7.6 (0.0)            ; 14.0 (0.0)                       ; 6.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 7.6 (7.6)            ; 14.0 (14.0)                      ; 6.7 (6.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 49.3 (0.0)           ; 74.5 (0.0)                       ; 25.5 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 49.3 (49.3)          ; 74.5 (74.5)                      ; 25.5 (25.5)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|                                                                     ; 68.3 (39.0)          ; 72.8 (41.1)                      ; 6.3 (2.3)                                         ; 1.8 (0.3)                        ; 0.0 (0.0)            ; 135 (87)            ; 27 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent                                                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                       ; system_bd    ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 29.3 (29.3)          ; 31.7 (31.7)                      ; 4.0 (4.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 48 (48)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                              ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|                                                                     ; 76.4 (0.0)           ; 108.2 (0.0)                      ; 34.3 (0.0)                                        ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 76.4 (46.0)          ; 108.2 (74.7)                     ; 34.3 (30.8)                                       ; 2.4 (2.2)                        ; 0.0 (0.0)            ; 109 (50)            ; 176 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                      ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 29.0 (29.0)          ; 32.0 (32.0)                      ; 3.3 (3.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 54 (54)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                         ; altera_default_burst_converter                    ; system_bd    ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_slave_agent:sys_int_mem_s1_agent|                                                                               ; 9.8 (1.5)            ; 10.2 (1.7)                       ; 0.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (3)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_int_mem_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; system_bd    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_int_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_slave_translator:sys_int_mem_s1_translator|                                                                     ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_int_mem_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; system_bd    ;
;          |system_bd_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 18.2 (16.2)          ; 21.2 (19.4)                      ; 3.0 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (55)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                 ; system_bd_mm_interconnect_0_cmd_mux               ; system_bd    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                    ; altera_merlin_arbitrator                          ; system_bd    ;
;          |system_bd_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                             ; system_bd_mm_interconnect_0_rsp_demux             ; system_bd    ;
;       |system_bd_mm_interconnect_1:mm_interconnect_1|                                                                                   ; 4212.6 (0.0)         ; 5417.0 (0.0)                     ; 1223.4 (0.0)                                      ; 19.0 (0.0)                       ; 0.0 (0.0)            ; 3189 (0)            ; 10004 (0)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                             ; system_bd_mm_interconnect_1                       ; system_bd    ;
;          |altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rdata_fifo|                                              ; 20.2 (20.2)          ; 22.9 (22.9)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rsp_fifo|                                                ; 16.9 (16.9)          ; 20.3 (20.3)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rdata_fifo|                                                                        ; 29.0 (29.0)          ; 43.8 (43.8)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rsp_fifo|                                                                          ; 17.1 (17.1)          ; 22.0 (22.0)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rdata_fifo|                                                                        ; 27.7 (27.7)          ; 41.7 (41.7)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rsp_fifo|                                                                          ; 16.4 (16.4)          ; 21.1 (21.1)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_gpio_out_s1_agent_rdata_fifo|                                                                       ; 34.6 (34.6)          ; 41.4 (41.4)                      ; 6.9 (6.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 68 (68)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_out_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_gpio_out_s1_agent_rsp_fifo|                                                                         ; 16.9 (16.9)          ; 20.0 (20.0)                      ; 3.3 (3.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 24 (24)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo|                                                                  ; 4.7 (4.7)            ; 6.5 (6.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|                                                                    ; 14.8 (14.8)          ; 19.3 (19.3)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rdata_fifo|                                                              ; 13.9 (13.9)          ; 22.6 (22.6)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rdata_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rsp_fifo|                                                                ; 18.1 (18.1)          ; 22.5 (22.5)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 41.1 (0.0)           ; 53.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                              ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 41.1 (41.1)          ; 53.0 (53.0)                      ; 12.0 (12.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                          ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 18.8 (0.0)           ; 25.2 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 18.8 (18.8)          ; 25.2 (25.2)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 11.5 (0.0)           ; 12.6 (0.0)                       ; 1.4 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 11.5 (11.5)          ; 12.6 (12.6)                      ; 1.4 (1.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 35.1 (0.0)           ; 46.0 (0.0)                       ; 11.4 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 35.1 (35.1)          ; 46.0 (46.0)                      ; 11.4 (11.4)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_004|                                                                           ; 38.2 (0.0)           ; 54.2 (0.0)                       ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 38.2 (38.2)          ; 54.2 (54.2)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_005|                                                                           ; 17.7 (0.0)           ; 21.7 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 17.7 (17.7)          ; 21.7 (21.7)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_006|                                                                           ; 8.4 (0.0)            ; 14.8 (0.0)                       ; 6.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_006                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.4 (8.4)            ; 14.8 (14.8)                      ; 6.5 (6.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_007|                                                                           ; 32.2 (0.0)           ; 46.2 (0.0)                       ; 15.4 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_007                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 32.2 (32.2)          ; 46.2 (46.2)                      ; 15.4 (15.4)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_008|                                                                           ; 45.3 (0.0)           ; 56.5 (0.0)                       ; 11.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_008                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 45.3 (45.3)          ; 56.5 (56.5)                      ; 11.7 (11.7)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_009|                                                                           ; 20.5 (0.0)           ; 25.8 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_009                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 20.5 (20.5)          ; 25.8 (25.8)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_009|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_010|                                                                           ; 10.0 (0.0)           ; 14.7 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_010                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.0 (10.0)          ; 14.7 (14.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_011|                                                                           ; 35.2 (0.0)           ; 45.2 (0.0)                       ; 11.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_011                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 35.2 (35.2)          ; 45.2 (45.2)                      ; 11.0 (11.0)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_012|                                                                           ; 43.8 (0.0)           ; 57.0 (0.0)                       ; 13.5 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 43.8 (43.8)          ; 57.0 (57.0)                      ; 13.5 (13.5)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_013|                                                                           ; 22.5 (0.0)           ; 27.2 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_013                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 22.5 (22.5)          ; 27.2 (27.2)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_014|                                                                           ; 10.3 (0.0)           ; 13.0 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_014                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.3 (10.3)          ; 13.0 (13.0)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_015|                                                                           ; 36.1 (0.0)           ; 46.2 (0.0)                       ; 11.5 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_015                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 36.1 (36.1)          ; 46.2 (46.2)                      ; 11.5 (11.5)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_015|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_016|                                                                           ; 44.0 (0.0)           ; 54.5 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 44.0 (44.0)          ; 54.5 (54.5)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_017|                                                                           ; 20.8 (0.0)           ; 26.8 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_017                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 20.8 (20.8)          ; 26.8 (26.8)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_017|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_018|                                                                           ; 10.3 (0.0)           ; 12.8 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_018                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 10.3 (10.3)          ; 12.8 (12.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_019|                                                                           ; 37.3 (0.0)           ; 42.3 (0.0)                       ; 7.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_019                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 37.3 (37.3)          ; 42.3 (42.3)                      ; 7.0 (7.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_019|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_020|                                                                           ; 40.2 (0.0)           ; 54.0 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 40.2 (40.2)          ; 54.0 (54.0)                      ; 13.8 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_021|                                                                           ; 17.4 (0.0)           ; 22.8 (0.0)                       ; 5.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_021                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 17.4 (17.4)          ; 22.8 (22.8)                      ; 5.8 (5.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 5 (5)               ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_021|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_022|                                                                           ; 9.4 (0.0)            ; 14.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_022                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.4 (9.4)            ; 14.5 (14.5)                      ; 5.2 (5.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_022|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_023|                                                                           ; 35.8 (0.0)           ; 46.2 (0.0)                       ; 11.5 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_023                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 35.8 (35.8)          ; 46.2 (46.2)                      ; 11.5 (11.5)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_023|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_024|                                                                           ; 16.0 (0.0)           ; 21.8 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_024                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 16.0 (16.0)          ; 21.8 (21.8)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_024|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_025|                                                                           ; 12.2 (0.0)           ; 16.4 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_025                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 12.2 (12.2)          ; 16.4 (16.4)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_025|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_026|                                                                           ; 45.7 (0.0)           ; 57.0 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 45.7 (45.7)          ; 57.0 (57.0)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 126 (126)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_027|                                                                           ; 23.3 (0.0)           ; 29.3 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_027                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 23.3 (23.3)          ; 29.3 (29.3)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_027|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_028|                                                                           ; 42.2 (0.0)           ; 51.7 (0.0)                       ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 42.2 (42.2)          ; 51.7 (51.7)                      ; 9.4 (9.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_029|                                                                           ; 33.4 (0.0)           ; 39.8 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_029                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 33.4 (33.4)          ; 39.8 (39.8)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_030|                                                                           ; 41.6 (0.0)           ; 53.6 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_030                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 41.6 (41.6)          ; 53.6 (53.6)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_031|                                                                           ; 33.6 (0.0)           ; 39.8 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_031                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 33.6 (33.6)          ; 39.8 (39.8)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_032|                                                                           ; 41.2 (0.0)           ; 54.4 (0.0)                       ; 13.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 41.2 (41.2)          ; 54.4 (54.4)                      ; 13.2 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_033|                                                                           ; 34.3 (0.0)           ; 40.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_033                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 34.3 (34.3)          ; 40.8 (40.8)                      ; 6.8 (6.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_033|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_034|                                                                           ; 30.3 (0.0)           ; 38.6 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 30.3 (30.3)          ; 38.6 (38.6)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_035|                                                                           ; 23.8 (0.0)           ; 28.9 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_035                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 23.8 (23.8)          ; 28.9 (28.9)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_035|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 65.5 (0.0)           ; 86.9 (0.0)                       ; 21.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 189 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 65.5 (65.5)          ; 86.9 (86.9)                      ; 21.7 (21.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 189 (189)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 12.5 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                                        ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 12.5 (12.5)          ; 12.2 (12.2)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                    ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_002|                                                                         ; 44.7 (0.0)           ; 58.4 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002                                                                                                                                                                                                                                        ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 44.7 (44.7)          ; 58.4 (58.4)                      ; 13.8 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                    ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_003|                                                                         ; 39.7 (0.0)           ; 38.5 (0.0)                       ; 0.4 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_003                                                                                                                                                                                                                                        ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 39.7 (39.7)          ; 38.5 (38.5)                      ; 0.4 (0.4)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                    ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 44.3 (0.0)           ; 71.3 (0.0)                       ; 27.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 149 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                                                ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 44.3 (44.3)          ; 71.3 (71.3)                      ; 27.0 (27.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 149 (149)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                            ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 33.5 (0.0)           ; 39.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 33.5 (33.5)          ; 39.0 (39.0)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 49.2 (0.0)           ; 66.8 (0.0)                       ; 17.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 146 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 49.2 (49.2)          ; 66.8 (66.8)                      ; 17.7 (17.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 146 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 31.8 (0.0)           ; 41.0 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 31.8 (31.8)          ; 41.0 (41.0)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_004|                                                                             ; 58.8 (0.0)           ; 77.8 (0.0)                       ; 19.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 58.8 (58.8)          ; 77.8 (77.8)                      ; 19.0 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_005|                                                                             ; 34.5 (0.0)           ; 45.3 (0.0)                       ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 34.5 (34.5)          ; 45.3 (45.3)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_006|                                                                             ; 48.8 (0.0)           ; 71.7 (0.0)                       ; 22.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 157 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 48.8 (48.8)          ; 71.7 (71.7)                      ; 22.8 (22.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_007|                                                                             ; 35.3 (0.0)           ; 47.5 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_007                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 35.3 (35.3)          ; 47.5 (47.5)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_007|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_008|                                                                             ; 59.3 (0.0)           ; 71.5 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_008                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 59.3 (59.3)          ; 71.5 (71.5)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 154 (154)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_009|                                                                             ; 35.5 (0.0)           ; 41.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_009                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 35.5 (35.5)          ; 41.0 (41.0)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_010|                                                                             ; 50.8 (0.0)           ; 70.0 (0.0)                       ; 19.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 148 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 50.8 (50.8)          ; 70.0 (70.0)                      ; 19.2 (19.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 148 (148)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_011|                                                                             ; 31.5 (0.0)           ; 36.7 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 31.5 (31.5)          ; 36.7 (36.7)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_013|                                                                             ; 26.8 (0.0)           ; 32.3 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_013                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 26.8 (26.8)          ; 32.3 (32.3)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_013|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_014|                                                                             ; 57.8 (0.0)           ; 69.0 (0.0)                       ; 11.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_014                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 57.8 (57.8)          ; 69.0 (69.0)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 150 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_014|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_015|                                                                             ; 35.0 (0.0)           ; 41.8 (0.0)                       ; 7.4 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_015                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 35.0 (35.0)          ; 41.8 (41.8)                      ; 7.4 (7.4)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 3 (3)               ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_015|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_016|                                                                             ; 52.5 (0.0)           ; 68.0 (0.0)                       ; 15.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_016                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 52.5 (52.5)          ; 68.0 (68.0)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_016|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_017|                                                                             ; 29.0 (0.0)           ; 32.8 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_017                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 29.0 (29.0)          ; 32.8 (32.8)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_017|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_018|                                                                             ; 52.8 (0.0)           ; 64.2 (0.0)                       ; 11.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_018                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 52.8 (52.8)          ; 64.2 (64.2)                      ; 11.4 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_018|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_019|                                                                             ; 29.0 (0.0)           ; 38.5 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_019                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 29.0 (29.0)          ; 38.5 (38.5)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_019|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_020|                                                                             ; 50.5 (0.0)           ; 63.7 (0.0)                       ; 13.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 137 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_020                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 50.5 (50.5)          ; 63.7 (63.7)                      ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_020|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_021|                                                                             ; 28.7 (0.0)           ; 36.6 (0.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_021                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 28.7 (28.7)          ; 36.6 (36.6)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_021|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_022|                                                                             ; 42.0 (0.0)           ; 52.9 (0.0)                       ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 42.0 (42.0)          ; 52.9 (52.9)                      ; 10.9 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_023|                                                                             ; 30.0 (0.0)           ; 40.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_023                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 30.0 (30.0)          ; 40.0 (40.0)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_023|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_024|                                                                             ; 7.9 (0.0)            ; 14.5 (0.0)                       ; 6.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_024                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 7.9 (7.9)            ; 14.5 (14.5)                      ; 6.7 (6.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_024|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_025|                                                                             ; 9.5 (0.0)            ; 14.5 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_025                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.5 (9.5)            ; 14.5 (14.5)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_025|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_026|                                                                             ; 7.7 (0.0)            ; 14.5 (0.0)                       ; 6.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_026                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 7.7 (7.7)            ; 14.5 (14.5)                      ; 6.8 (6.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_026|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_027|                                                                             ; 9.7 (0.0)            ; 13.9 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_027                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.7 (9.7)            ; 13.9 (13.9)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_028|                                                                             ; 7.8 (0.0)            ; 14.5 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_028                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 7.8 (7.8)            ; 14.5 (14.5)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_028|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_029|                                                                             ; 9.6 (0.0)            ; 13.3 (0.0)                       ; 3.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_029                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 9.6 (9.6)            ; 13.3 (13.3)                      ; 3.8 (3.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_029|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_031|                                                                             ; 8.8 (0.0)            ; 14.5 (0.0)                       ; 6.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_031                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.8 (8.8)            ; 14.5 (14.5)                      ; 6.2 (6.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_031|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_032|                                                                             ; 11.0 (0.0)           ; 13.0 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_032                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 11.0 (11.0)          ; 13.0 (13.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_032|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_033|                                                                             ; 8.3 (0.0)            ; 14.5 (0.0)                       ; 6.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_033                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.3 (8.3)            ; 14.5 (14.5)                      ; 6.3 (6.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_033|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_034|                                                                             ; 8.0 (0.0)            ; 14.2 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_034                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.0 (8.0)            ; 14.2 (14.2)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_034|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_035|                                                                             ; 8.6 (0.0)            ; 14.7 (0.0)                       ; 6.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_035                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.6 (8.6)            ; 14.7 (14.7)                      ; 6.3 (6.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_035|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_036|                                                                             ; 24.0 (0.0)           ; 46.5 (0.0)                       ; 22.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_036                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 24.0 (24.0)          ; 46.5 (46.5)                      ; 22.5 (22.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_036|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_037|                                                                             ; 24.2 (0.0)           ; 46.5 (0.0)                       ; 22.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_037                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 24.2 (24.2)          ; 46.5 (46.5)                      ; 22.3 (22.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_037|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_038|                                                                             ; 25.5 (0.0)           ; 46.5 (0.0)                       ; 21.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_038                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 25.5 (25.5)          ; 46.5 (46.5)                      ; 21.0 (21.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_038|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_039|                                                                             ; 34.7 (0.0)           ; 45.5 (0.0)                       ; 11.3 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_039                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 34.7 (34.7)          ; 45.5 (45.5)                      ; 11.3 (11.3)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_039|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_040|                                                                             ; 33.5 (0.0)           ; 46.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 33.5 (33.5)          ; 46.5 (46.5)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_041|                                                                             ; 39.5 (0.0)           ; 39.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_041                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 39.5 (39.5)          ; 39.8 (39.8)                      ; 0.8 (0.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_041|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_042|                                                                             ; 25.2 (0.0)           ; 42.2 (0.0)                       ; 17.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_042                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 25.2 (25.2)          ; 42.2 (42.2)                      ; 17.0 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_042|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_043|                                                                             ; 24.0 (0.0)           ; 47.5 (0.0)                       ; 23.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_043                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 24.0 (24.0)          ; 47.5 (47.5)                      ; 23.5 (23.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_043|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_044|                                                                             ; 31.5 (0.0)           ; 45.9 (0.0)                       ; 14.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_044                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 31.5 (31.5)          ; 45.9 (45.9)                      ; 14.4 (14.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_044|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_045|                                                                             ; 26.5 (0.0)           ; 45.3 (0.0)                       ; 18.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_045                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 26.5 (26.5)          ; 45.3 (45.3)                      ; 18.8 (18.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_045|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_046|                                                                             ; 26.0 (0.0)           ; 47.0 (0.0)                       ; 21.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_046                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 26.0 (26.0)          ; 47.0 (47.0)                      ; 21.0 (21.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_046|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_047|                                                                             ; 22.7 (0.0)           ; 25.5 (0.0)                       ; 3.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_047                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 22.7 (22.7)          ; 25.5 (25.5)                      ; 3.2 (3.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_047|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|                                                                  ; 60.4 (33.0)          ; 65.6 (36.3)                      ; 5.5 (3.3)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 133 (77)            ; 30 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                 ; altera_merlin_axi_master_ni                       ; system_bd    ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 27.4 (27.4)          ; 29.3 (29.3)                      ; 2.2 (2.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 56 (56)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                           ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|                                                                           ; 16.6 (1.1)           ; 21.9 (1.1)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 41 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent                                                                                                                                                                                                                                          ; altera_merlin_axi_slave_ni                        ; system_bd    ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 4.0 (4.0)            ; 6.8 (6.8)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 4.1 (4.1)            ; 6.6 (6.6)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                                  ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|                                                                           ; 15.8 (1.2)           ; 23.8 (1.5)                       ; 8.1 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 44 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent                                                                                                                                                                                                                                          ; altera_merlin_axi_slave_ni                        ; system_bd    ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 5.2 (5.2)            ; 8.3 (8.3)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 2.2 (2.2)            ; 7.1 (7.1)                        ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                                  ; 6.9 (6.9)            ; 6.9 (6.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|                                                                           ; 15.8 (1.1)           ; 24.0 (1.2)                       ; 8.3 (0.1)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 46 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent                                                                                                                                                                                                                                          ; altera_merlin_axi_slave_ni                        ; system_bd    ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 4.5 (4.5)            ; 8.5 (8.5)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 3.0 (3.0)            ; 6.7 (6.7)                        ; 3.8 (3.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                                  ; 7.2 (7.2)            ; 7.7 (7.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|                                                                           ; 15.4 (1.1)           ; 24.2 (1.1)                       ; 8.9 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 40 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent                                                                                                                                                                                                                                          ; altera_merlin_axi_slave_ni                        ; system_bd    ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 4.8 (4.8)            ; 8.3 (8.3)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 2.5 (2.5)            ; 7.6 (7.6)                        ; 5.3 (5.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                                  ; 7.1 (7.1)            ; 7.2 (7.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_axi_slave_ni:vga_out_s_axi_agent|                                                                               ; 17.9 (1.1)           ; 21.6 (1.2)                       ; 3.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 41 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent                                                                                                                                                                                                                                              ; altera_merlin_axi_slave_ni                        ; system_bd    ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 5.3 (5.3)            ; 6.3 (6.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 4.2 (4.2)            ; 7.1 (7.1)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                                  ; 6.9 (6.9)            ; 6.9 (6.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|                                                                            ; 14.6 (0.9)           ; 23.3 (0.9)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 42 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent                                                                                                                                                                                                                                           ; altera_merlin_axi_slave_ni                        ; system_bd    ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 4.8 (4.8)            ; 8.8 (8.8)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 1.8 (1.8)            ; 6.6 (6.6)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_merlin_burst_uncompressor:read_burst_uncompressor|                                                                  ; 6.9 (6.9)            ; 7.0 (7.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|                                                               ; 48.3 (0.0)           ; 56.8 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 48.3 (22.3)          ; 56.8 (30.8)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (31)             ; 96 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 26.0 (26.0)          ; 26.0 (26.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                   ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|                                                               ; 52.7 (0.0)           ; 67.0 (0.0)                       ; 14.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 52.7 (27.0)          ; 67.0 (40.7)                      ; 14.3 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (23)             ; 124 (85)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 25.7 (25.7)          ; 26.3 (26.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                   ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter|                                                               ; 41.3 (0.0)           ; 47.6 (0.0)                       ; 6.9 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 41.3 (19.1)          ; 47.6 (25.9)                      ; 6.9 (6.9)                                         ; 0.6 (0.1)                        ; 0.0 (0.0)            ; 66 (26)             ; 72 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 22.2 (22.2)          ; 21.7 (21.7)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 40 (40)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                   ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|                                                               ; 43.8 (0.0)           ; 62.2 (0.0)                       ; 18.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 43.8 (21.8)          ; 62.2 (39.3)                      ; 18.3 (17.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (18)             ; 104 (75)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 22.0 (22.0)          ; 22.8 (22.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                   ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|                                                               ; 47.3 (0.0)           ; 57.0 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 47.3 (21.8)          ; 57.0 (31.5)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (31)             ; 94 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 25.5 (25.5)          ; 25.5 (25.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                   ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|                                                               ; 51.1 (0.0)           ; 71.6 (0.0)                       ; 20.6 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 51.1 (24.4)          ; 71.6 (44.2)                      ; 20.6 (19.9)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 73 (23)             ; 127 (88)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 26.7 (26.7)          ; 27.3 (27.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                   ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|                                                               ; 44.5 (0.0)           ; 57.0 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 44.5 (21.0)          ; 57.0 (32.2)                      ; 12.5 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (28)             ; 83 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 23.5 (23.5)          ; 24.8 (24.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                   ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|                                                               ; 44.5 (0.0)           ; 61.0 (0.0)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 44.5 (21.2)          ; 61.0 (37.0)                      ; 16.5 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (20)             ; 112 (79)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 23.3 (23.3)          ; 24.0 (24.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                   ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|                                           ; 58.7 (0.0)           ; 64.5 (0.0)                       ; 6.7 (0.0)                                         ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 58.7 (35.2)          ; 64.5 (40.8)                      ; 6.7 (6.5)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 77 (35)             ; 111 (86)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                            ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 22.2 (22.2)          ; 22.2 (22.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                               ; altera_default_burst_converter                    ; system_bd    ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                      ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|                                                                     ; 47.8 (0.0)           ; 49.9 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 47.8 (29.8)          ; 49.9 (32.9)                      ; 2.1 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (31)             ; 90 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                      ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 15.3 (15.3)          ; 15.3 (15.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                         ; altera_default_burst_converter                    ; system_bd    ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|                                                                     ; 47.9 (0.0)           ; 52.1 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 47.9 (30.9)          ; 52.1 (35.5)                      ; 4.2 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (31)             ; 91 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                      ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 15.1 (15.1)          ; 15.1 (15.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                         ; altera_default_burst_converter                    ; system_bd    ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|                                                                    ; 44.8 (0.0)           ; 46.8 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 44.8 (28.8)          ; 46.8 (30.9)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (29)             ; 92 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 14.4 (14.4)          ; 14.4 (14.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                        ; altera_default_burst_converter                    ; system_bd    ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                               ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_burst_adapter:sys_id_control_slave_burst_adapter|                                                               ; 28.9 (0.0)           ; 38.1 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_id_control_slave_burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 28.9 (16.1)          ; 38.1 (24.9)                      ; 9.2 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (26)             ; 49 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                   ; altera_default_burst_converter                    ; system_bd    ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                          ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|                                                           ; 47.2 (0.0)           ; 49.7 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 47.2 (26.5)          ; 49.7 (29.8)                      ; 2.5 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (32)             ; 78 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 18.5 (18.5)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                               ; altera_default_burst_converter                    ; system_bd    ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                      ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|                                                                   ; 50.5 (0.0)           ; 63.2 (0.0)                       ; 13.2 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 50.5 (23.5)          ; 63.2 (35.5)                      ; 13.2 (12.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 81 (31)             ; 94 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                    ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 26.9 (26.9)          ; 27.7 (27.7)                      ; 1.2 (1.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 50 (50)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                       ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|                                                                   ; 53.8 (0.0)           ; 70.2 (0.0)                       ; 16.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 131 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 53.8 (27.0)          ; 70.2 (41.8)                      ; 16.3 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (23)             ; 131 (89)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                    ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 26.8 (26.8)          ; 28.3 (28.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                       ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|                                                                ; 39.3 (0.0)           ; 49.8 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 39.3 (18.3)          ; 49.8 (27.3)                      ; 10.5 (9.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (26)             ; 75 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                 ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 21.0 (21.0)          ; 22.5 (22.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                    ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|                                                                ; 41.2 (0.0)           ; 62.2 (0.0)                       ; 21.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; system_bd    ;
;             |altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|                                             ; 41.2 (20.2)          ; 62.2 (39.2)                      ; 21.0 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (18)             ; 103 (76)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter                                                                                                                                                 ; altera_merlin_burst_adapter_new                   ; system_bd    ;
;                |altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|                           ; 21.0 (21.0)          ; 23.0 (23.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter                                                    ; altera_default_burst_converter                    ; system_bd    ;
;          |altera_merlin_slave_agent:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent|                                                     ; 10.2 (1.5)           ; 10.4 (1.5)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (4)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; system_bd    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8.6 (8.6)            ; 8.9 (8.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_slave_agent:sys_gpio_bd_s1_agent|                                                                               ; 10.0 (2.3)           ; 10.0 (2.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (5)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_bd_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; system_bd    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_bd_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_slave_agent:sys_gpio_in_s1_agent|                                                                               ; 9.7 (2.0)            ; 10.9 (2.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (5)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_in_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; system_bd    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.7 (7.7)            ; 8.9 (8.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_slave_agent:sys_gpio_out_s1_agent|                                                                              ; 9.7 (2.1)            ; 10.2 (2.2)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_out_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; system_bd    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.6 (7.6)            ; 7.9 (7.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_slave_agent:sys_id_control_slave_agent|                                                                         ; 8.3 (0.7)            ; 8.6 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (2)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_id_control_slave_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; system_bd    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_slave_agent:sys_spi_spi_control_port_agent|                                                                     ; 8.7 (1.4)            ; 8.7 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_spi_spi_control_port_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; system_bd    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; system_bd    ;
;          |altera_merlin_slave_translator:pixel_clk_pll_reconfig_mgmt_avalon_slave_translator|                                           ; 5.9 (5.9)            ; 7.8 (7.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_clk_pll_reconfig_mgmt_avalon_slave_translator                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; system_bd    ;
;          |altera_merlin_slave_translator:sys_gpio_bd_s1_translator|                                                                     ; -0.1 (-0.1)          ; 15.0 (15.0)                      ; 15.1 (15.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; system_bd    ;
;          |altera_merlin_slave_translator:sys_gpio_in_s1_translator|                                                                     ; 1.4 (1.4)            ; 14.2 (14.2)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_in_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; system_bd    ;
;          |altera_merlin_slave_translator:sys_gpio_out_s1_translator|                                                                    ; 10.5 (10.5)          ; 11.6 (11.6)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_out_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; system_bd    ;
;          |altera_merlin_slave_translator:sys_id_control_slave_translator|                                                               ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_id_control_slave_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; system_bd    ;
;          |altera_merlin_slave_translator:sys_spi_spi_control_port_translator|                                                           ; 3.0 (3.0)            ; 7.0 (7.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; system_bd    ;
;          |altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_rd_limiter|                                                           ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; system_bd    ;
;          |altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter|                                                           ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; system_bd    ;
;          |system_bd_mm_interconnect_1_cmd_demux:cmd_demux|                                                                              ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                             ; system_bd_mm_interconnect_1_cmd_demux             ; system_bd    ;
;          |system_bd_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                         ; system_bd_mm_interconnect_1_cmd_demux             ; system_bd    ;
;          |system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012|                                                                          ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012                                                                                                                                                                                                                                         ; system_bd_mm_interconnect_1_cmd_mux_012           ; system_bd    ;
;          |system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_013|                                                                          ; 21.1 (19.1)          ; 24.0 (22.0)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (71)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_013                                                                                                                                                                                                                                         ; system_bd_mm_interconnect_1_cmd_mux_012           ; system_bd    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; altera_merlin_arbitrator                          ; system_bd    ;
;          |system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_014|                                                                          ; 18.8 (17.1)          ; 19.9 (18.2)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (64)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_014                                                                                                                                                                                                                                         ; system_bd_mm_interconnect_1_cmd_mux_012           ; system_bd    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; altera_merlin_arbitrator                          ; system_bd    ;
;          |system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_015|                                                                          ; 18.5 (16.6)          ; 20.6 (18.8)                      ; 2.1 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (64)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_015                                                                                                                                                                                                                                         ; system_bd_mm_interconnect_1_cmd_mux_012           ; system_bd    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; altera_merlin_arbitrator                          ; system_bd    ;
;          |system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_016|                                                                          ; 18.6 (17.2)          ; 19.5 (18.2)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (64)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_016                                                                                                                                                                                                                                         ; system_bd_mm_interconnect_1_cmd_mux_012           ; system_bd    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; altera_merlin_arbitrator                          ; system_bd    ;
;          |system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_017|                                                                          ; 15.2 (13.3)          ; 16.8 (15.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_017                                                                                                                                                                                                                                         ; system_bd_mm_interconnect_1_cmd_mux_012           ; system_bd    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; altera_merlin_arbitrator                          ; system_bd    ;
;          |system_bd_mm_interconnect_1_router:router|                                                                                    ; 16.3 (16.3)          ; 17.2 (17.2)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router:router                                                                                                                                                                                                                                                   ; system_bd_mm_interconnect_1_router                ; system_bd    ;
;          |system_bd_mm_interconnect_1_router_001:router_001|                                                                            ; 13.7 (13.7)          ; 17.0 (17.0)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                                           ; system_bd_mm_interconnect_1_router_001            ; system_bd    ;
;          |system_bd_mm_interconnect_1_rsp_demux_012:rsp_demux_013|                                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_rsp_demux_012:rsp_demux_013                                                                                                                                                                                                                                     ; system_bd_mm_interconnect_1_rsp_demux_012         ; system_bd    ;
;          |system_bd_mm_interconnect_1_rsp_demux_012:rsp_demux_014|                                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_rsp_demux_012:rsp_demux_014                                                                                                                                                                                                                                     ; system_bd_mm_interconnect_1_rsp_demux_012         ; system_bd    ;
;          |system_bd_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                  ; 46.3 (46.3)          ; 45.8 (45.8)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 81 (81)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                 ; system_bd_mm_interconnect_1_rsp_mux               ; system_bd    ;
;          |system_bd_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                              ; 150.3 (150.3)        ; 152.7 (152.7)                    ; 2.9 (2.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 298 (298)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                             ; system_bd_mm_interconnect_1_rsp_mux               ; system_bd    ;
;       |system_bd_mm_interconnect_2:mm_interconnect_2|                                                                                   ; 294.2 (0.0)          ; 406.7 (0.0)                      ; 113.5 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 217 (0)             ; 716 (0)                   ; 0 (0)         ; 928               ; 3     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                             ; system_bd_mm_interconnect_2                       ; system_bd    ;
;          |altera_avalon_dc_fifo:async_fifo|                                                                                             ; 11.7 (11.1)          ; 22.2 (12.8)                      ; 10.5 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 45 (21)                   ; 0 (0)         ; 928               ; 3     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo                                                                                                                                                                                                                                                            ; altera_avalon_dc_fifo                             ; system_bd    ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0.1 (0.0)            ; 4.8 (0.0)                        ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                             ; altera_dcfifo_synchronizer_bundle                 ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                     ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; -0.2 (-0.2)          ; 1.1 (1.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                     ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                     ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                     ; altera_std_synchronizer_nocut                     ; system_bd    ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0.5 (0.0)            ; 4.6 (0.0)                        ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                            ; altera_dcfifo_synchronizer_bundle                 ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.2 (0.2)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                    ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.2 (0.2)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                    ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                    ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                    ; altera_std_synchronizer_nocut                     ; system_bd    ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 928               ; 3     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                |altsyncram_c6j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 928               ; 3     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated                                                                                                                                                                                                        ; altsyncram_c6j1                                   ; work         ;
;          |altera_avalon_dc_fifo:async_fifo_001|                                                                                         ; 7.0 (5.0)            ; 10.0 (5.2)                       ; 3.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (8)              ; 19 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_001                                                                                                                                                                                                                                                        ; altera_avalon_dc_fifo                             ; system_bd    ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 2.0 (0.0)            ; 4.8 (0.0)                        ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_001|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                        ; altera_dcfifo_synchronizer_bundle                 ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_001|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_001|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_001|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0.9 (0.9)            ; 1.4 (1.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_001|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;          |altera_avalon_dc_fifo:async_fifo_002|                                                                                         ; 11.3 (11.1)          ; 22.0 (12.6)                      ; 10.8 (1.6)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 44 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002                                                                                                                                                                                                                                                        ; altera_avalon_dc_fifo                             ; system_bd    ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0.1 (0.0)            ; 4.7 (0.0)                        ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                 ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                 ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                 ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                 ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                 ; altera_std_synchronizer_nocut                     ; system_bd    ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0.1 (0.0)            ; 4.7 (0.0)                        ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                        ; altera_dcfifo_synchronizer_bundle                 ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; -0.2 (-0.2)          ; 1.1 (1.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.2 (0.2)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;          |altera_avalon_dc_fifo:async_fifo_003|                                                                                         ; 11.9 (11.8)          ; 23.5 (13.2)                      ; 12.0 (1.9)                                        ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 21 (21)             ; 44 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003                                                                                                                                                                                                                                                        ; altera_avalon_dc_fifo                             ; system_bd    ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0.1 (0.0)            ; 4.5 (0.0)                        ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                         ; altera_dcfifo_synchronizer_bundle                 ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; -0.2 (-0.2)          ; 1.1 (1.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                 ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                 ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                 ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; -0.2 (-0.2)          ; 1.1 (1.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                 ; altera_std_synchronizer_nocut                     ; system_bd    ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0.1 (0.0)            ; 5.8 (0.0)                        ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                        ; altera_dcfifo_synchronizer_bundle                 ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_003|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 76.5 (0.0)           ; 113.3 (0.0)                      ; 36.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 234 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                              ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 76.5 (76.5)          ; 113.3 (113.3)                    ; 36.8 (36.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 234 (234)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                          ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 1.2 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                                          ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                      ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 84.3 (0.0)           ; 117.5 (0.0)                      ; 33.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 234 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                                                ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 84.3 (84.3)          ; 117.5 (117.5)                    ; 33.2 (33.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 234 (234)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                            ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 1.1 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 0.9 (0.0)            ; 2.0 (0.0)                        ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                                            ; altera_avalon_st_pipeline_stage                   ; system_bd    ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 0.9 (0.9)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                        ; altera_avalon_st_pipeline_base                    ; system_bd    ;
;          |altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|                                                                     ; 33.3 (6.2)           ; 35.5 (7.5)                       ; 2.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (12)             ; 38 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent                                                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                       ; system_bd    ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 27.2 (27.2)          ; 28.0 (28.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                              ; altera_merlin_address_alignment                   ; system_bd    ;
;          |altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|                                                                     ; 50.5 (8.2)           ; 53.2 (8.2)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (14)             ; 45 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent                                                                                                                                                                                                                                    ; altera_merlin_axi_slave_ni                        ; system_bd    ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; system_bd    ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 32.8 (32.8)          ; 35.8 (35.8)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; system_bd    ;
;       |system_bd_pixel_clk_pll:pixel_clk_pll|                                                                                           ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll                                                                                                                                                                                                                                                                                                     ; system_bd_pixel_clk_pll                           ; system_bd    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                             ; altera_pll                                        ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                            ; altera_cyclonev_pll                               ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                            ; altera_cyclonev_pll_base                          ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                                                             ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                                               ; dps_extra_kick                                    ; work         ;
;       |system_bd_sys_gpio_bd:sys_gpio_bd|                                                                                               ; 38.3 (38.3)          ; 45.7 (45.7)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 98 (98)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd                                                                                                                                                                                                                                                                                                         ; system_bd_sys_gpio_bd                             ; system_bd    ;
;       |system_bd_sys_gpio_in:sys_gpio_in|                                                                                               ; 24.5 (24.5)          ; 32.0 (32.0)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_gpio_in:sys_gpio_in                                                                                                                                                                                                                                                                                                         ; system_bd_sys_gpio_in                             ; system_bd    ;
;       |system_bd_sys_gpio_out:sys_gpio_out|                                                                                             ; 16.3 (16.3)          ; 22.8 (22.8)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out                                                                                                                                                                                                                                                                                                       ; system_bd_sys_gpio_out                            ; system_bd    ;
;       |system_bd_sys_hps:sys_hps|                                                                                                       ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps                                                                                                                                                                                                                                                                                                                 ; system_bd_sys_hps                                 ; system_bd    ;
;          |system_bd_sys_hps_fpga_interfaces:fpga_interfaces|                                                                            ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                               ; system_bd_sys_hps_fpga_interfaces                 ; system_bd    ;
;          |system_bd_sys_hps_hps_io:hps_io|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                 ; system_bd_sys_hps_hps_io                          ; system_bd    ;
;             |system_bd_sys_hps_hps_io_border:border|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border                                                                                                                                                                                                                                          ; system_bd_sys_hps_hps_io_border                   ; system_bd    ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; system_bd    ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; system_bd    ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; system_bd    ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; system_bd    ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; system_bd    ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; system_bd    ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; system_bd    ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; system_bd    ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; system_bd    ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; system_bd    ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; system_bd    ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; system_bd    ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; system_bd    ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; system_bd    ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; system_bd    ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; system_bd    ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; system_bd    ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; system_bd    ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; system_bd    ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_bd    ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; system_bd    ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_bd    ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; system_bd    ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_bd    ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; system_bd    ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_bd    ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_bd    ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; system_bd    ;
;       |system_bd_sys_int_mem:sys_int_mem|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_int_mem:sys_int_mem                                                                                                                                                                                                                                                                                                         ; system_bd_sys_int_mem                             ; system_bd    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_int_mem:sys_int_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;             |altsyncram_shj1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_int_mem:sys_int_mem|altsyncram:the_altsyncram|altsyncram_shj1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_shj1                                   ; work         ;
;       |system_bd_sys_spi:sys_spi|                                                                                                       ; 45.5 (45.5)          ; 64.7 (64.7)                      ; 19.2 (19.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 118 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|system_bd_sys_spi:sys_spi                                                                                                                                                                                                                                                                                                                 ; system_bd_sys_spi                                 ; system_bd    ;
;       |util_cpack2_impl:util_adc_pack|                                                                                                  ; 274.1 (76.1)         ; 285.9 (73.8)                     ; 18.0 (0.0)                                        ; 6.2 (2.2)                        ; 0.0 (0.0)            ; 379 (10)            ; 348 (154)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack                                                                                                                                                                                                                                                                                                            ; util_cpack2_impl                                  ; system_bd    ;
;          |pack_shell:i_pack_shell|                                                                                                      ; 197.7 (60.0)         ; 212.1 (63.4)                     ; 18.4 (3.8)                                        ; 3.9 (0.3)                        ; 0.0 (0.0)            ; 369 (57)            ; 194 (174)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell                                                                                                                                                                                                                                                                                    ; pack_shell                                        ; system_bd    ;
;             |pack_network:gen_network[0].i_ctrl_interconnect|                                                                           ; 106.0 (4.6)          ; 117.7 (4.2)                      ; 15.0 (0.0)                                        ; 3.3 (0.5)                        ; 0.0 (0.0)            ; 193 (0)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[0].i_ctrl_interconnect                                                                                                                                                                                                                                    ; pack_network                                      ; system_bd    ;
;                |pack_ctrl:i_ctrl|                                                                                                       ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 41 (41)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[0].i_ctrl_interconnect|pack_ctrl:i_ctrl                                                                                                                                                                                                                   ; pack_ctrl                                         ; system_bd    ;
;                |pack_interconnect:i_interconnect|                                                                                       ; 85.1 (85.1)          ; 97.3 (97.3)                      ; 15.0 (15.0)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 152 (152)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[0].i_ctrl_interconnect|pack_interconnect:i_interconnect                                                                                                                                                                                                   ; pack_interconnect                                 ; system_bd    ;
;             |pack_network:gen_network[1].i_ctrl_interconnect|                                                                           ; 31.3 (1.0)           ; 31.0 (1.0)                       ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect                                                                                                                                                                                                                                    ; pack_network                                      ; system_bd    ;
;                |pack_ctrl:i_ctrl|                                                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect|pack_ctrl:i_ctrl                                                                                                                                                                                                                   ; pack_ctrl                                         ; system_bd    ;
;                |pack_interconnect:i_interconnect|                                                                                       ; 28.9 (28.9)          ; 28.7 (28.7)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 114 (114)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect|pack_interconnect:i_interconnect                                                                                                                                                                                                   ; pack_interconnect                                 ; system_bd    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                               ;
+---------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; vga_clk       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; vga_hsync     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_vsync     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_red[0]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_red[1]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_red[2]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_red[3]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_red[4]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_red[5]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_red[6]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_red[7]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_grn[0]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_grn[1]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_grn[2]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_grn[3]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_grn[4]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_grn[5]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_grn[6]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_grn[7]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blu[0]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blu[1]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blu[2]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blu[3]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blu[4]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blu[5]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blu[6]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blu[7]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_bd_o[0]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_bd_o[1]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_bd_o[2]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_bd_o[3]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; cnv           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; scki          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdi           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ddr3_a[0]     ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[1]     ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[2]     ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[3]     ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[4]     ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[5]     ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[6]     ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[7]     ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[8]     ; Output   ; --    ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[9]     ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[10]    ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[11]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[12]    ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[13]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; ddr3_a[14]    ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; ddr3_ba[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; ddr3_ba[1]    ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; ddr3_ba[2]    ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; ddr3_reset_n  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; ddr3_ck_p     ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; ddr3_ck_n     ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; ddr3_cke      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; ddr3_cs_n     ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; ddr3_ras_n    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; ddr3_cas_n    ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; ddr3_we_n     ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; ddr3_dm[0]    ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; ddr3_dm[1]    ; Output   ; --    ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dm[2]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_dm[3]    ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; ddr3_odt      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; eth1_tx_clk   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; eth1_tx_ctl   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; eth1_tx_d[0]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; eth1_tx_d[1]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; eth1_tx_d[2]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; eth1_tx_d[3]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; eth1_mdc      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; qspi_ss0      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; qspi_clk      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdio_clk      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_stp      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spim1_ss0     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spim1_clk     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; spim1_mosi    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; uart0_tx      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_blank_n   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vga_sync_n    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lvds_cmos_n   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; pd            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; cs_n          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; scko          ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; ddr3_dq[0]    ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[1]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[2]    ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[3]    ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[4]    ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[5]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[6]    ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[7]    ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[8]    ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[9]    ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[10]   ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[11]   ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[12]   ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[13]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[14]   ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[15]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[16]   ; Bidir    ; (0)   ; (1)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[17]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[18]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[19]   ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[20]   ; Bidir    ; (0)   ; (1)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[21]   ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[22]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[23]   ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[24]   ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[25]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[26]   ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[27]   ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[28]   ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[29]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[30]   ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; ddr3_dq[31]   ; Bidir    ; (12)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; ddr3_dqs_p[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_dqs_p[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_dqs_p[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_dqs_p[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_dqs_n[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_dqs_n[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_dqs_n[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; ddr3_dqs_n[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; eth1_mdio     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; qspi_io[0]    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; qspi_io[1]    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; qspi_io[2]    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; qspi_io[3]    ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdio_cmd      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdio_d[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdio_d[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdio_d[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdio_d[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; usb1_d[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; gpio_bd_i[0]  ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_bd_i[1]  ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_bd_i[2]  ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_bd_i[3]  ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_bd_i[4]  ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_bd_i[5]  ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_bd_i[6]  ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; gpio_bd_i[7]  ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sys_clk       ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdo_0         ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdo_1         ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdo_2         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdo_3         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdo_4         ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdo_5         ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdo_6         ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sdo_7         ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; eth1_rx_d[0]  ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; eth1_rx_d[1]  ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; eth1_rx_d[2]  ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; eth1_rx_d[3]  ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; eth1_rx_clk   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; eth1_rx_ctl   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; spim1_miso    ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; uart0_rx      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; usb1_clk      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; usb1_dir      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; usb1_nxt      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; ddr3_rzq      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; busy          ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; scko                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder                                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
; ddr3_dq[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[4]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[5]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[6]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[7]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[8]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[9]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[10]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[11]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[12]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[13]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[14]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[15]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[16]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 1       ;
; ddr3_dq[17]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[18]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[19]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[20]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 1       ;
; ddr3_dq[21]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[22]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[23]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[24]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[25]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[26]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[27]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[28]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[29]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[30]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; ddr3_dq[31]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; ddr3_dqs_p[0]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3_dqs_p[1]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3_dqs_p[2]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3_dqs_p[3]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; eth1_mdio                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; qspi_io[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; qspi_io[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; qspi_io[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; qspi_io[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sdio_cmd                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; sdio_d[0]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; sdio_d[1]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; sdio_d[2]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; sdio_d[3]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; usb1_d[0]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; usb1_d[1]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; usb1_d[2]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; usb1_d[3]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; usb1_d[4]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; usb1_d[5]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; usb1_d[6]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; usb1_d[7]                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; gpio_bd_i[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|WideOr0~4                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; gpio_bd_i[1]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|WideOr0~4                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; gpio_bd_i[2]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|WideOr0~4                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; gpio_bd_i[3]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|WideOr0~5                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; gpio_bd_i[4]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|WideOr0~5                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|read_mux_out[4]~4                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; gpio_bd_i[5]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|WideOr0~5                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|read_mux_out[5]~5                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; gpio_bd_i[6]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|WideOr0~6                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|read_mux_out[6]~6                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; gpio_bd_i[7]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|WideOr0~6                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|read_mux_out[7]~7                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; sys_clk                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; sdo_0                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_0[0]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[204]~feeder                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; sdo_1                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_1[0]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[205]                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[205]~feeder                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]~feeder                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; sdo_2                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_2[0]                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[206]                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[206]~feeder                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdo_3                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_3[0]                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[207]                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]~feeder                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]~feeder                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdo_4                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_4[0]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[208]~feeder                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]~feeder                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
; sdo_5                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_5[0]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[209]                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[209]                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; sdo_6                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_6[0]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[210]                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]~feeder                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; sdo_7                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_7[0]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]~feeder                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]~feeder                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]~feeder                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[211]~feeder                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; eth1_rx_d[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; eth1_rx_d[1]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; eth1_rx_d[2]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; eth1_rx_d[3]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; eth1_rx_clk                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; eth1_rx_ctl                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; spim1_miso                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; uart0_rx                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; usb1_clk                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; usb1_dir                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; usb1_nxt                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; ddr3_rzq                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; busy                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|busy_m1~0                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Location                                     ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y2_N3                                ; 1314    ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y2_N3                                ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                 ; FF_X7_Y14_N26                                ; 27      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                    ; LABCELL_X2_Y14_N33                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                         ; LABCELL_X7_Y14_N30                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                         ; LABCELL_X1_Y10_N15                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                           ; FF_X9_Y14_N50                                ; 112     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                           ; FF_X9_Y14_N38                                ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                                                           ; MLABCELL_X8_Y14_N36                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0                                                           ; MLABCELL_X8_Y14_N33                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                            ; LABCELL_X2_Y14_N42                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                    ; LABCELL_X1_Y10_N30                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1                               ; MLABCELL_X3_Y14_N30                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                      ; FF_X2_Y14_N47                                ; 15      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                     ; FF_X3_Y14_N38                                ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                      ; FF_X2_Y14_N5                                 ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                               ; MLABCELL_X3_Y14_N33                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                     ; FF_X6_Y14_N2                                 ; 57      ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                   ; LABCELL_X7_Y14_N42                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                    ; LABCELL_X11_Y16_N36                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                    ; LABCELL_X11_Y18_N6                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                     ; FF_X3_Y6_N29                                 ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                  ; FF_X11_Y16_N50                               ; 37      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                                                                        ; FF_X11_Y16_N49                               ; 73      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y17_N51                          ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y18_N9                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y14_N9                           ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y14_N24                          ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                    ; FF_X9_Y6_N53                                 ; 1032    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y17_N15                          ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~1                                                                                                                                                                                                                            ; MLABCELL_X6_Y14_N42                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~1                                                                                                                                                                                                                      ; LABCELL_X11_Y18_N48                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                                               ; LABCELL_X11_Y18_N42                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                ; LABCELL_X11_Y18_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                               ; LABCELL_X11_Y20_N45                          ; 38      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                    ; LABCELL_X1_Y11_N57                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                          ; MLABCELL_X6_Y6_N42                           ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jai:auto_generated|cout_actual                                                                                               ; MLABCELL_X6_Y6_N39                           ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|cout_actual                                                                                                              ; LABCELL_X1_Y11_N18                           ; 6       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                 ; LABCELL_X2_Y6_N54                            ; 2       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                           ; LABCELL_X2_Y10_N27                           ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                              ; MLABCELL_X6_Y6_N36                           ; 211     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                ; MLABCELL_X6_Y6_N48                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                       ; MLABCELL_X6_Y6_N45                           ; 2       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                    ; LABCELL_X1_Y11_N0                            ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                                       ; LABCELL_X1_Y11_N3                            ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~5                                                                                                                                                                                                                                           ; LABCELL_X1_Y12_N18                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1                                                                                                                                                                                                                                      ; LABCELL_X1_Y10_N45                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                        ; LABCELL_X10_Y14_N42                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]~0                                                                                                                                                                                                                                                        ; MLABCELL_X6_Y14_N18                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                                                       ; LABCELL_X10_Y17_N12                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                                   ; LABCELL_X10_Y17_N33                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y14_N15                          ; 705     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                                                                                                                  ; PIN_AF14                                     ; 20443   ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~1                                                                                                                                                                                                              ; LABCELL_X18_Y12_N30                          ; 29      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~23                                                                                                                                                                                                              ; LABCELL_X19_Y6_N42                           ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~32                                                                                                                                                                                                              ; LABCELL_X17_Y7_N9                            ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2]~0                                                                                                                                                                                              ; LABCELL_X17_Y7_N51                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7]~0                                                                                                                                                                                              ; LABCELL_X19_Y6_N33                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[15]~0                                                                                                                                                                     ; LABCELL_X27_Y7_N51                           ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[15]~1                                                                                                                                                                     ; LABCELL_X27_Y7_N57                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[12]~0                                                                                                                                                                  ; LABCELL_X22_Y12_N51                          ; 21      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[12]~1                                                                                                                                                                  ; LABCELL_X22_Y12_N48                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                                                                                      ; LABCELL_X24_Y10_N30                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                                                                                   ; FF_X19_Y6_N17                                ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~0                                                                                                                                                                                         ; MLABCELL_X21_Y18_N12                         ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]~1                                                                                                                                                                                         ; MLABCELL_X21_Y18_N3                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                                                ; MLABCELL_X21_Y18_N21                         ; 611     ; Async. clear, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1]~6                                                                                                                                                                                                          ; LABCELL_X10_Y7_N12                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]~7                                                                                                                                                                                                          ; LABCELL_X19_Y7_N42                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]~4                                                                                                                                                                                                           ; LABCELL_X10_Y7_N6                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1]~3                                                                                                                                                                                                           ; LABCELL_X11_Y12_N24                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2]~2                                                                                                                                                                                                           ; LABCELL_X10_Y7_N18                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]~1                                                                                                                                                                                                           ; LABCELL_X12_Y7_N54                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1]~0                                                                                                                                                                                                           ; LABCELL_X10_Y7_N9                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]~5                                                                                                                                                                                                           ; LABCELL_X10_Y7_N51                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0]~1                                                                                                                                                                                                           ; LABCELL_X10_Y7_N48                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6]~0                                                                                                                                                                                                          ; LABCELL_X10_Y7_N15                           ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7]~3                                                                                                                                                                                                          ; LABCELL_X10_Y7_N33                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2]~5                                                                                                                                                                                                          ; LABCELL_X11_Y13_N18                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4]~4                                                                                                                                                                                                          ; LABCELL_X10_Y7_N24                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2]~6                                                                                                                                                                                                          ; LABCELL_X19_Y7_N3                            ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0]~2                                                                                                                                                                                                           ; LABCELL_X16_Y10_N39                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15]~2                                                                                                                                                                                                ; LABCELL_X16_Y10_N57                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]~0                                                                                                                                                                                                 ; LABCELL_X10_Y7_N27                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7]~1                                                                                                                                                                                                 ; LABCELL_X10_Y7_N21                           ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3]~0                                                                                                                                                                                                           ; LABCELL_X23_Y12_N48                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]~0                                                                                                                                                                                                               ; MLABCELL_X21_Y13_N42                         ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]~4                                                                                                                                                                                                                ; LABCELL_X22_Y13_N54                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2]~2                                                                                                                                                                                                       ; LABCELL_X23_Y12_N54                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13]~0                                                                                                                                                                                                     ; LABCELL_X22_Y10_N57                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[24]~1                                                                                                                                                                                                               ; MLABCELL_X21_Y12_N0                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6]~1                                                                                                                                                                                                               ; LABCELL_X22_Y8_N36                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]~0                                                                                                                                                                                                               ; LABCELL_X23_Y10_N48                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5]~0                                                                                                                                                                                                             ; LABCELL_X22_Y13_N30                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                      ; FF_X25_Y41_N26                               ; 2075    ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                      ; FF_X45_Y64_N26                               ; 612     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                 ; FF_X27_Y40_N49                               ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                  ; FF_X27_Y40_N26                               ; 2832    ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                  ; FF_X27_Y40_N26                               ; 9983    ; Async. clear                                        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|always4~0                                                                                                                                                                                                                                                                   ; LABCELL_X29_Y50_N21                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_dest_address[4]~0                                                                                                                                                                                                                                                    ; LABCELL_X33_Y45_N21                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_enable_tlen_reporting~0                                                                                                                                                                                                                                              ; LABCELL_X33_Y45_N36                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[14]~0                                                                                                                                                                                                                                                       ; LABCELL_X33_Y45_N12                          ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[23]~0                                                                                                                                                                                                                                           ; LABCELL_X30_Y47_N15                          ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[23]~1                                                                                                                                                                                                                                           ; LABCELL_X29_Y50_N0                           ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1]~0                                                                                                                                                                                                                                                         ; LABCELL_X30_Y47_N45                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[0]~0                                                                                                                                                                                                                                                     ; LABCELL_X30_Y47_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|fifo.m_mem_read~0                                                                                                                                                                                                                    ; MLABCELL_X28_Y49_N0                          ; 3       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|ctrl_enable                                                                                                                                                                                                                                                                                                          ; FF_X31_Y45_N11                               ; 22      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|ctrl_pause~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y45_N15                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[10]~0                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y41_N18                         ; 37      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[10]~1                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y41_N33                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[5]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y45_N21                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[1]~3                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y41_N54                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rreq_int                                                                                                                                                                                                                                                                                          ; FF_X28_Y41_N38                               ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wcount[4]~3                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y40_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[22]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y40_N39                          ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_irq_mask[1]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y45_N39                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_rdata[7]~17                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y47_N30                          ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_rdata[7]~34                                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y46_N12                         ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_scratch[27]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y45_N18                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|do_reset                                                                                                                                                                                                                                                                  ; FF_X31_Y45_N58                               ; 4       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|reset_gen[0].reset_async[0]                                                                                                                                                                                                                                               ; FF_X27_Y47_N41                               ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|reset_gen[0].reset_sync[0]                                                                                                                                                                                                                                                ; FF_X31_Y45_N2                                ; 152     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|always9~0                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N39                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest|count[1]~2                                                                                                                                                                                                ; LABCELL_X36_Y54_N51                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest|data[64]~0                                                                                                                                                                                                ; LABCELL_X45_Y58_N45                          ; 194     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest|mem_data_ready~0                                                                                                                                                                                          ; LABCELL_X45_Y58_N24                          ; 264     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~10                                                                                                                                                                                                                             ; LABCELL_X36_Y51_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~11                                                                                                                                                                                                                             ; LABCELL_X36_Y51_N3                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~12                                                                                                                                                                                                                             ; LABCELL_X36_Y51_N6                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~13                                                                                                                                                                                                                             ; LABCELL_X36_Y51_N36                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[1]~1                                                                                                                                                                                                                       ; LABCELL_X45_Y58_N9                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat~0                                                                                                                                                                                                                                  ; LABCELL_X45_Y58_N6                           ; 9       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_burst_ready                                                                                                                                                                                                                             ; LABCELL_X45_Y58_N0                           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[0]~3                                                                                                                                                                                                                            ; LABCELL_X36_Y54_N48                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_beat_counter[0]~1                                                                                                                                                                                                                        ; LABCELL_X36_Y51_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|always0~0                                                                                                                                                                                                                                 ; LABCELL_X30_Y51_N57                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|measured_burst_length[6]~3                                                                                                                                                                                                                ; MLABCELL_X25_Y47_N57                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|to_complete_count[0]~0                                                                                                                                                                                                                    ; LABCELL_X29_Y50_N30                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|transfer_id[0]~0                                                                                                                                                                                                                          ; MLABCELL_X28_Y50_N12                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo|zerodeep.axis_data_d[0]~0                                                                                                                                                                             ; LABCELL_X30_Y51_N12                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|addr_valid                                                                                                                                                                                                                      ; FF_X39_Y54_N17                               ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|addr_valid~2                                                                                                                                                                                                                    ; MLABCELL_X39_Y54_N27                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|address[19]~0                                                                                                                                                                                                                   ; LABCELL_X36_Y54_N54                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|always1~0                                                                                                                                                                                                                       ; LABCELL_X36_Y54_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|id[0]~0                                                                                                                                                                                                                         ; LABCELL_X31_Y51_N15                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen|req_ready                                                                                                                                                                                                                       ; FF_X36_Y54_N26                               ; 33      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|bl_mem~72                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N24                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|bl_mem~73                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N27                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|bl_mem~74                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N42                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|bl_mem~75                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N45                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|bl_mem~76                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N57                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|bl_mem~77                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N54                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|bl_mem~78                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N33                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|bl_mem~79                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y53_N0                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|response_handler:i_response_handler|id[0]~0                                                                                                                                                                                                                  ; MLABCELL_X34_Y50_N57                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|always1~1                                                                                                                                                                                                                                                  ; LABCELL_X33_Y51_N24                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[12]~2                                                                                                                                                                                                                                          ; LABCELL_X33_Y49_N57                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[2]~1                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y49_N33                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|state.STATE_IDLE                                                                                                                                                                                                                                           ; FF_X34_Y49_N8                                ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_fifo_inf:i_src_dma_fifo|data_mover:i_data_mover|always5~0                                                                                                                                                                                                                          ; LABCELL_X33_Y51_N18                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_fifo_inf:i_src_dma_fifo|data_mover:i_data_mover|last_load                                                                                                                                                                                                                          ; LABCELL_X33_Y51_N42                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_fifo_inf:i_src_dma_fifo|data_mover:i_data_mover|last_non_eot~1                                                                                                                                                                                                                     ; MLABCELL_X34_Y51_N0                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_fifo_inf:i_src_dma_fifo|data_mover:i_data_mover|m_axi_valid                                                                                                                                                                                                                        ; LABCELL_X33_Y51_N54                          ; 14      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_fifo_inf:i_src_dma_fifo|data_mover:i_data_mover|req_ready                                                                                                                                                                                                                          ; LABCELL_X33_Y51_N12                          ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo|zerodeep.axis_data_d[11]~0                                                                                                                                                                                                                              ; MLABCELL_X34_Y50_N12                         ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo|zerodeep.axis_valid_d~0                                                                                                                                                                                                                              ; LABCELL_X37_Y54_N51                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo|zerodeep.axis_data_d[36]~0                                                                                                                                                                                                                               ; LABCELL_X33_Y51_N21                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|always5~0                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y40_N54                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_dest_stride[12]~0                                                                                                                                                                                                                                                     ; LABCELL_X37_Y39_N45                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_last~0                                                                                                                                                                                                                                                                ; LABCELL_X37_Y39_N54                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_src_address[10]~0                                                                                                                                                                                                                                                     ; LABCELL_X37_Y39_N18                          ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_src_stride[11]~0                                                                                                                                                                                                                                                      ; LABCELL_X37_Y39_N42                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_x_length[23]~0                                                                                                                                                                                                                                                        ; LABCELL_X37_Y39_N9                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_dma_y_length[7]~0                                                                                                                                                                                                                                                         ; LABCELL_X37_Y39_N6                           ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[22]~0                                                                                                                                                                                                                                            ; LABCELL_X35_Y40_N0                           ; 44      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_measured_transfer_length[22]~1                                                                                                                                                                                                                                            ; LABCELL_X35_Y40_N33                          ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id[1]~1                                                                                                                                                                                                                                                          ; LABCELL_X36_Y41_N45                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|up_transfer_id_eot[1]~1                                                                                                                                                                                                                                                      ; LABCELL_X35_Y40_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|fifo.m_mem_read~0                                                                                                                                                                                                                     ; LABCELL_X35_Y40_N51                          ; 4       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|ctrl_enable~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y39_N0                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[6]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y34_N45                          ; 35      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_axi_rdata_int[6]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y37_N45                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_raddr_int[0]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y38_N39                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rcount[3]~3                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y37_N36                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_rreq_int                                                                                                                                                                                                                                                                                           ; FF_X40_Y34_N38                               ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wcount[4]~3                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y35_N21                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_axi:i_up_axi|up_wdata_int[0]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y35_N12                          ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_irq_mask[0]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y39_N33                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_rdata[15]~19                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y38_N12                          ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|up_scratch[9]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X37_Y39_N12                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|do_reset                                                                                                                                                                                                                                                                   ; FF_X46_Y41_N31                               ; 8       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|reset_gen[0].reset_sync[0]                                                                                                                                                                                                                                                 ; FF_X42_Y40_N35                               ; 79      ; Async. clear, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|reset_gen[2].reset_async[0]                                                                                                                                                                                                                                                ; FF_X48_Y40_N23                               ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|reset_gen[2].reset_sync[0]                                                                                                                                                                                                                                                 ; FF_X46_Y41_N26                               ; 42      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|always6~0                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y42_N33                          ; 114     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|eot_id[1]~0                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y41_N24                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|req_id[0]~0                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y44_N57                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer|y_length[23]~0                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y43_N12                          ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|always2~0                                                                                                                                                                                                                                     ; LABCELL_X50_Y38_N39                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|always9~0                                                                                                                                                                                                                                     ; LABCELL_X50_Y39_N48                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~64                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N15                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~65                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N12                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~66                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N9                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~67                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N0                           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~68                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N42                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~69                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N21                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~70                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N45                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem~71                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N48                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[3]~1                                                                                                                                                                                                                        ; LABCELL_X48_Y36_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat~0                                                                                                                                                                                                                                   ; LABCELL_X50_Y39_N24                          ; 4       ; Read enable                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_id_next[3]~0                                                                                                                                                                                                                             ; LABCELL_X50_Y39_N42                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid~0                                                                                                                                                                                                                                  ; LABCELL_X50_Y39_N54                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_beat_counter[3]~1                                                                                                                                                                                                                         ; LABCELL_X48_Y36_N18                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|to_complete_count[0]~0                                                                                                                                                                                                                     ; LABCELL_X48_Y41_N15                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|transfer_id[1]~0                                                                                                                                                                                                                           ; LABCELL_X50_Y41_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo|zerodeep.s_axis_waddr~0                                                                                                                                                                                ; LABCELL_X43_Y39_N36                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[2]~0                                                                                                                                                                                                                                               ; LABCELL_X50_Y39_N30                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|burst_count[8]~2                                                                                                                                                                                                                                            ; MLABCELL_X47_Y42_N57                         ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|id[1]~1                                                                                                                                                                                                                                                     ; LABCELL_X45_Y38_N9                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen|state.STATE_IDLE                                                                                                                                                                                                                                            ; FF_X47_Y41_N38                               ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|addr_valid                                                                                                                                                                                                                         ; FF_X47_Y40_N17                               ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|addr_valid~1                                                                                                                                                                                                                       ; MLABCELL_X47_Y40_N12                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|address[5]~0                                                                                                                                                                                                                       ; LABCELL_X45_Y39_N3                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|id[2]~0                                                                                                                                                                                                                            ; LABCELL_X45_Y39_N27                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen|req_ready                                                                                                                                                                                                                          ; FF_X45_Y39_N32                               ; 33      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|splitter:i_req_splitter|m_valid[1]~0                                                                                                                                                                                                                            ; MLABCELL_X47_Y39_N24                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_throttled_request_id[2]~2                                                                                                                                                                                                                                                           ; LABCELL_X45_Y39_N54                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo|zerodeep.axis_data_d[0]~0                                                                                                                                                                                                                                ; LABCELL_X48_Y39_N27                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X50_Y42_N9                           ; 50      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|LessThan0~15                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y24_N54                          ; 43      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|LessThan1~15                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y22_N36                          ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|always8~0                                                                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y36_N24                         ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_enable~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X62_Y30_N24                          ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_fs_ret_toggle~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X59_Y35_N39                         ; 40      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_wr                                                                                                                                                                                                                                                                                                                ; FF_X50_Y39_N1                                ; 6       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_axi_rdata_int[31]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y30_N15                          ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_axi_rdata_int[31]~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y29_N27                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_raddr_int[4]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y29_N18                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_rcount[3]~3                                                                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y30_N54                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wcount[2]~3                                                                                                                                                                                                                                                                                                                 ; LABCELL_X68_Y30_N33                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi|up_wdata_int[24]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X68_Y28_N30                          ; 50      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                                                                                      ; FF_X68_Y31_N17                               ; 236     ; Async. clear, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst                                                                                                                                                                                                                                                                                                      ; FF_X77_Y31_N14                               ; 60      ; Async. clear, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~10                                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y29_N27                          ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~12                                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y29_N9                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~15                                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y29_N54                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~16                                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y29_N24                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~17                                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y27_N21                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~18                                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y29_N30                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~19                                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y29_N57                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~20                                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y29_N0                           ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~3                                                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y27_N33                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~5                                                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y27_N15                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~6                                                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y27_N57                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~7                                                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y27_N18                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|always0~8                                                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y27_N12                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|always2~0                                                                                                                                                                                                                                                                                             ; LABCELL_X74_Y31_N42                          ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count[18]~1                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y31_N39                          ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|d_count_reset_s                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y31_N21                          ; 42      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_d_count[18]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X74_Y31_N45                          ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_clock_mon:i_clock_mon|up_d_count[18]~1                                                                                                                                                                                                                                                                                      ; LABCELL_X74_Y31_N33                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_core_preset                                                                                                                                                                                                                                                                                                                 ; FF_X73_Y27_N37                               ; 6       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_rreq_s~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X66_Y30_N12                          ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[234]                                                                                                                                                                                                                                                                               ; FF_X65_Y23_N53                               ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                                                                                                                                                                                                                                                                     ; LABCELL_X73_Y24_N15                          ; 203     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|up_xfer_data[57]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X73_Y24_N36                          ; 204     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|always0~1                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y32_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|up_data_status_int[1]~1                                                                                                                                                                                                                                                                      ; MLABCELL_X72_Y32_N57                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|always0~1                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y31_N21                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|up_data_status_int[1]~1                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y33_N48                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|Decoder15~0                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y57_N39                          ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|Decoder15~1                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y57_N30                          ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|Decoder15~2                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y57_N54                          ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|Decoder15~3                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y57_N33                          ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|Decoder15~4                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y57_N36                          ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|Decoder15~5                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y57_N21                          ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|Decoder15~6                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y57_N18                          ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|Decoder15~7                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y57_N57                          ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_init[5][22]~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y54_N21                         ; 194     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[0][1]~10                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y55_N21                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[1][13]~27                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y56_N57                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[2][13]~44                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y54_N24                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[3][12]~61                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y56_N21                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[4][13]~78                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y56_N54                         ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[5][13]~95                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y56_N18                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[6][13]~112                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y53_N21                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_data_store[7][12]~129                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y56_N45                          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_valid                                                                                                                                                                                                                                                                                                  ; FF_X11_Y54_N2                                ; 126     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|always2~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y54_N12                          ; 192     ; Latch enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|always8~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y54_N51                          ; 48      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock~5                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y54_N18                          ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_adc_dcfilt_coeff[1]~0                                                                                                                                                                                                                                                                ; LABCELL_X16_Y44_N0                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_adc_dfmt_enable~1                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y44_N6                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_adc_iqcor_coeff_1[5]~0                                                                                                                                                                                                                                                               ; LABCELL_X17_Y44_N21                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_adc_pnseq_sel[0]~0                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y44_N42                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_rdata_int[23]~29                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y42_N42                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                                                                                                                                                                                                                              ; LABCELL_X16_Y50_N27                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_xfer_status:i_xfer_status|always0~1                                                                                                                                                                                                                                                  ; LABCELL_X16_Y50_N45                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_xfer_status:i_xfer_status|up_data_status_int[37]~1                                                                                                                                                                                                                                   ; LABCELL_X16_Y50_N9                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_adc_data_sel[3]~0                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y44_N48                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_adc_dcfilt_coeff[7]~0                                                                                                                                                                                                                                                                ; LABCELL_X13_Y44_N18                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_adc_iqcor_coeff_2[12]~0                                                                                                                                                                                                                                                              ; LABCELL_X17_Y44_N39                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_adc_lb_enb~0                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y44_N51                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_rdata_int[28]~28                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y42_N12                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                                                                                                                                                                                                                              ; MLABCELL_X15_Y51_N57                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_xfer_status:i_xfer_status|always0~0                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y49_N42                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel|up_xfer_status:i_xfer_status|up_data_status_int[36]~1                                                                                                                                                                                                                                   ; MLABCELL_X15_Y51_N21                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_adc_dcfilt_coeff[8]~0                                                                                                                                                                                                                                                                ; LABCELL_X17_Y44_N57                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_adc_dfmt_type~0                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y44_N30                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_adc_iqcor_coeff_2[5]~0                                                                                                                                                                                                                                                               ; LABCELL_X17_Y44_N33                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_adc_pnseq_sel[2]~0                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y44_N27                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_rdata_int[31]~28                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y44_N54                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                                                                                                                                                                                                                              ; LABCELL_X16_Y51_N51                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_xfer_status:i_xfer_status|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X16_Y51_N3                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel|up_xfer_status:i_xfer_status|up_data_status_int[36]~1                                                                                                                                                                                                                                   ; LABCELL_X16_Y51_N21                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_adc_dcfilt_offset[0]~0                                                                                                                                                                                                                                                               ; LABCELL_X17_Y44_N45                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_adc_dfmt_enable~0                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y44_N12                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_adc_iqcor_coeff_1[13]~0                                                                                                                                                                                                                                                              ; LABCELL_X17_Y44_N9                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_adc_pnseq_sel[3]~0                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y44_N24                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_rdata_int[30]~28                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y47_N30                          ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                                                                                                                                                                                                                              ; LABCELL_X16_Y52_N57                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_xfer_status:i_xfer_status|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X16_Y52_N27                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel|up_xfer_status:i_xfer_status|up_data_status_int[36]~1                                                                                                                                                                                                                                   ; LABCELL_X13_Y49_N33                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_adc_data_sel[3]~0                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y47_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_adc_dcfilt_offset[0]~0                                                                                                                                                                                                                                                               ; LABCELL_X16_Y44_N45                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_adc_enable~0                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y48_N33                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_adc_iqcor_coeff_1[11]~0                                                                                                                                                                                                                                                              ; LABCELL_X17_Y44_N3                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_rdata_int[7]~19                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y42_N54                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                                                                                                                                                                                                                              ; MLABCELL_X15_Y50_N57                         ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_xfer_status:i_xfer_status|always0~0                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y50_N33                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel|up_xfer_status:i_xfer_status|up_data_status_int[38]~1                                                                                                                                                                                                                                   ; MLABCELL_X15_Y50_N21                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_adc_dcfilt_coeff[15]~0                                                                                                                                                                                                                                                               ; LABCELL_X16_Y44_N57                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_adc_iqcor_coeff_2[6]~0                                                                                                                                                                                                                                                               ; LABCELL_X9_Y44_N45                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_adc_pn_type~0                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y44_N15                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_adc_pnseq_sel[0]~0                                                                                                                                                                                                                                                                   ; LABCELL_X9_Y44_N33                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_rdata_int[20]~18                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y42_N33                          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_s                                                                                                                                                                                                                                              ; LABCELL_X16_Y53_N57                          ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_xfer_status:i_xfer_status|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X9_Y52_N0                            ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel|up_xfer_status:i_xfer_status|up_data_status_int[38]~1                                                                                                                                                                                                                                   ; LABCELL_X16_Y53_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel|up_adc_data_sel[3]~1                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y45_N9                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel|up_adc_dcfilt_coeff[15]~1                                                                                                                                                                                                                                                               ; LABCELL_X13_Y44_N36                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel|up_adc_dfmt_enable~0                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y45_N33                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel|up_adc_iqcor_coeff_2[14]~1                                                                                                                                                                                                                                                              ; LABCELL_X11_Y45_N57                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel|up_rdata_int[22]~19                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y42_N0                           ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel|up_xfer_status:i_xfer_status|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X13_Y53_N48                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel|up_xfer_status:i_xfer_status|up_data_status_int[37]~1                                                                                                                                                                                                                                   ; LABCELL_X10_Y49_N57                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel|up_adc_dcfilt_offset[2]~0                                                                                                                                                                                                                                                               ; LABCELL_X16_Y45_N3                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel|up_adc_dfmt_type~1                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y45_N42                          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel|up_adc_iqcor_coeff_2[11]~0                                                                                                                                                                                                                                                              ; LABCELL_X16_Y45_N36                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel|up_adc_pnseq_sel[3]~0                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y45_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel|up_rdata_int[25]~33                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y42_N9                           ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel|up_xfer_status:i_xfer_status|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X17_Y49_N48                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel|up_xfer_status:i_xfer_status|up_data_status_int[37]~1                                                                                                                                                                                                                                   ; LABCELL_X16_Y49_N3                           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                                                                    ; FF_X7_Y43_N47                                ; 24      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|always7~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y40_N6                           ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_adc_custom_control[2]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y40_N51                         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_adc_custom_wr[19]~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y40_N6                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_adc_gpio_out_int[15]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y40_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_adc_num_lanes[1]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y42_N57                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_adc_start_code[22]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y40_N27                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|always2~0                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y40_N36                          ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count[3]~1                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y39_N45                          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|d_count_reset_s                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y39_N0                           ; 36      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|up_d_count[15]~0                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y38_N45                          ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon|up_d_count[15]~1                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y40_N42                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_core_preset                                                                                                                                                                                                                                                                                               ; FF_X11_Y41_N20                               ; 3       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_drp_rwn_int~0                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y40_N36                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_drp_wdata_int[20]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y40_N45                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_mmcm_resetn~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X15_Y40_N57                         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_rdata_int[28]~102                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y41_N42                          ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_scratch[24]~0                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y40_N48                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_timer[24]~8                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y40_N30                          ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                                                                                                                                                                                                               ; FF_X7_Y43_N11                                ; 543     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|always0~1                                                                                                                                                                                                                                                                       ; MLABCELL_X8_Y42_N36                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|up_data_status_int[35]~1                                                                                                                                                                                                                                                        ; LABCELL_X9_Y42_N3                            ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_axi_rdata_int[29]~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y38_N48                         ; 35      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_axi_rdata_int[29]~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y38_N51                         ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_raddr_int[12]~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y40_N27                         ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_rcount[2]~3                                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y38_N54                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_wcount[3]~4                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y40_N27                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_axi:i_up_axi|up_wdata_int[17]~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y39_N33                         ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|always0~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y29_N51                          ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|always2~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y31_N6                           ; 44      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_cnt[17]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y31_N15                          ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_period_read~0                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y32_N3                           ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1|pulse_width_d[29]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y31_N27                          ; 69      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_offset_0[25]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y34_N45                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_offset_1[6]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y34_N0                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_offset_2[31]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y34_N30                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_offset_3[27]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y34_N57                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_0[18]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y34_N18                          ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_1[8]~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y34_N33                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_2[23]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y34_N51                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_period_3[26]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y34_N21                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_width_0[17]~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y34_N27                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_width_1[0]~1                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y34_N48                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_width_2[0]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y34_N36                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_pwm_width_3[0]~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y34_N12                         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_rdata[11]~7                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y34_N39                          ; 30      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_reset                                                                                                                                                                                                                                                                                                       ; FF_X21_Y34_N44                               ; 77      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap|up_scratch[19]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y34_N45                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[18]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y35_N30                          ; 37      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_axi_rdata_int[18]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y35_N0                           ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_raddr_int[3]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y33_N27                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_rcount[0]~3                                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y33_N15                         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_waddr_int[9]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y33_N3                           ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi|up_wcount[2]~3                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y31_N45                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_axi_rdata_int[16]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y26_N42                          ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_axi_rdata_int[16]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y26_N9                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_raddr_int[3]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y27_N3                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_rcount[1]~3                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y26_N3                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_waddr_int[5]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y27_N15                          ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi|up_wcount[2]~3                                                                                                                                                                                                                                                                                                               ; MLABCELL_X39_Y26_N24                         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_rack_s~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y26_N21                          ; 21      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_rdata_s[19]~3                                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y27_N6                           ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_scratch[3]~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y25_N0                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y46_N15                         ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y46_N30                         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X36_Y46_N56                               ; 165     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                       ; MLABCELL_X39_Y48_N39                         ; 81      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                             ; FF_X36_Y48_N2                                ; 207     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                           ; LABCELL_X36_Y48_N27                          ; 102     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X45_Y50_N15                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X45_Y50_N2                                ; 93      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X48_Y49_N11                               ; 27      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X45_Y49_N45                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X48_Y49_N26                               ; 157     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X48_Y49_N42                          ; 78      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                               ; FF_X42_Y53_N56                               ; 241     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                             ; LABCELL_X45_Y50_N39                          ; 120     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|awready~0                                                                                                                                                                                                                                                   ; LABCELL_X42_Y53_N27                          ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                                     ; LABCELL_X45_Y50_N30                          ; 116     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                      ; LABCELL_X40_Y51_N45                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~2                                                                                                                                                      ; LABCELL_X40_Y51_N36                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_int_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                               ; LABCELL_X36_Y46_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_int_mem_s1_agent|m0_write~0                                                                                                                                                                                                                                                            ; LABCELL_X36_Y48_N24                          ; 64      ; Read enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                       ; LABCELL_X45_Y50_N6                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                           ; FF_X43_Y50_N14                               ; 125     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                           ; LABCELL_X45_Y50_N36                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                            ; LABCELL_X23_Y14_N9                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                              ; LABCELL_X23_Y14_N27                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X40_Y17_N12                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_bd_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X40_Y17_N42                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X51_Y20_N51                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_in_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X51_Y20_N24                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_out_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X60_Y21_N54                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_gpio_out_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X60_Y21_N21                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X37_Y20_N45                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X37_Y20_N3                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                            ; MLABCELL_X59_Y25_N15                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X56_Y26_N30                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; LABCELL_X30_Y24_N24                          ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X30_Y24_N53                               ; 58      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X39_Y28_N14                               ; 31      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                       ; MLABCELL_X39_Y28_N27                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X29_Y26_N26                               ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; LABCELL_X29_Y26_N33                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; MLABCELL_X47_Y35_N27                         ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X47_Y35_N2                                ; 114     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; LABCELL_X42_Y30_N9                           ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X42_Y30_N38                               ; 53      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X46_Y32_N35                               ; 31      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                       ; LABCELL_X46_Y29_N36                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X39_Y33_N2                                ; 95      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_007|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; MLABCELL_X39_Y33_N9                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X65_Y31_N56                               ; 123     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                       ; MLABCELL_X65_Y31_N48                         ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_009|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; LABCELL_X63_Y29_N6                           ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_009|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X63_Y29_N11                               ; 63      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X65_Y31_N14                               ; 32      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                       ; LABCELL_X64_Y30_N54                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X52_Y30_N26                               ; 95      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_011|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; MLABCELL_X52_Y30_N30                         ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X30_Y37_N44                               ; 124     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                       ; LABCELL_X30_Y37_N39                          ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; LABCELL_X24_Y34_N45                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X24_Y34_N38                               ; 63      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X31_Y37_N32                               ; 32      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                       ; LABCELL_X31_Y37_N9                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_015|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X27_Y36_N32                               ; 95      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_015|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; LABCELL_X27_Y36_N51                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X27_Y29_N44                               ; 123     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                       ; LABCELL_X27_Y29_N18                          ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_017|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; MLABCELL_X21_Y33_N3                          ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_017|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X21_Y33_N32                               ; 63      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X27_Y33_N44                               ; 31      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                       ; LABCELL_X27_Y33_N27                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_019|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X25_Y37_N38                               ; 95      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_019|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; MLABCELL_X25_Y37_N27                         ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X42_Y34_N20                               ; 113     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                       ; LABCELL_X42_Y34_N36                          ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_021|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; LABCELL_X27_Y36_N57                          ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_021|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X28_Y37_N17                               ; 53      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_022|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X42_Y34_N8                                ; 31      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_022|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                       ; LABCELL_X43_Y31_N24                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_023|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X30_Y36_N14                               ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_023|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; LABCELL_X31_Y35_N42                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_024|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; LABCELL_X35_Y20_N12                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_024|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X35_Y20_N5                                ; 47      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_025|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X35_Y21_N14                               ; 39      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_025|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; LABCELL_X35_Y21_N21                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; MLABCELL_X21_Y12_N18                         ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_026|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X23_Y14_N2                                ; 129     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_027|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X33_Y19_N26                               ; 69      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_027|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; LABCELL_X33_Y23_N6                           ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; MLABCELL_X47_Y17_N27                         ; 57      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                                                     ; FF_X42_Y17_N35                               ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X47_Y17_N44                               ; 116     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X42_Y16_N53                               ; 100     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; LABCELL_X43_Y22_N51                          ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; LABCELL_X55_Y18_N18                          ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                                                     ; FF_X59_Y17_N29                               ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X55_Y18_N26                               ; 115     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X51_Y20_N20                               ; 99      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; MLABCELL_X47_Y24_N18                         ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; LABCELL_X64_Y21_N3                           ; 58      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X63_Y21_N50                               ; 117     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_033|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X60_Y21_N44                               ; 101     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_033|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; MLABCELL_X52_Y24_N57                         ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                     ; MLABCELL_X59_Y26_N12                         ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_034|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X59_Y26_N50                               ; 88      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_035|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                         ; FF_X52_Y25_N56                               ; 70      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_035|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                       ; LABCELL_X51_Y26_N18                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                         ; MLABCELL_X39_Y28_N51                         ; 58      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                             ; FF_X39_Y28_N44                               ; 117     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                       ; FF_X50_Y23_N50                               ; 50      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                     ; LABCELL_X50_Y23_N21                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                       ; FF_X52_Y28_N38                               ; 131     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                     ; MLABCELL_X52_Y28_N33                         ; 63      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                       ; FF_X55_Y32_N53                               ; 117     ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_003|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                     ; LABCELL_X55_Y32_N57                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X53_Y34_N38                               ; 191     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X57_Y34_N54                          ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X25_Y23_N50                               ; 88      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; MLABCELL_X25_Y23_N21                         ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X48_Y33_N50                               ; 147     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X48_Y33_N39                          ; 73      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X43_Y30_N8                                ; 84      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X43_Y30_N33                          ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X62_Y33_N5                                ; 157     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X62_Y33_N27                          ; 78      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X57_Y29_N26                               ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X57_Y29_N6                           ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X34_Y34_N29                               ; 158     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y34_N9                          ; 79      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_007|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X24_Y30_N56                               ; 93      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_007|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X24_Y34_N9                           ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X34_Y32_N56                               ; 155     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X33_Y30_N0                           ; 77      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X30_Y29_N8                                ; 95      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X29_Y29_N30                          ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X42_Y35_N26                               ; 149     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X42_Y35_N21                          ; 75      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X30_Y30_N5                                ; 87      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X30_Y30_N33                          ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_013|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X31_Y20_N57                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_013|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X31_Y20_N44                               ; 71      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_014|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X30_Y17_N51                          ; 75      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_014|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X30_Y17_N32                               ; 151     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_015|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X30_Y17_N15                          ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_015|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X30_Y17_N38                               ; 89      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_016|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; MLABCELL_X47_Y20_N30                         ; 68      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_016|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X47_Y20_N8                                ; 137     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_017|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; MLABCELL_X47_Y20_N39                         ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_017|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X47_Y20_N2                                ; 75      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_018|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X53_Y16_N6                           ; 68      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_018|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X53_Y16_N44                               ; 137     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_019|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X53_Y16_N33                          ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_019|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X53_Y16_N38                               ; 75      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_020|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X57_Y26_N3                           ; 68      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_020|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X57_Y26_N50                               ; 137     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_021|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X57_Y26_N15                          ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_021|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X57_Y26_N26                               ; 75      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X57_Y28_N27                          ; 54      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X57_Y28_N14                               ; 109     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_023|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; LABCELL_X57_Y27_N30                          ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_023|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X57_Y27_N44                               ; 80      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_024|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X43_Y28_N44                               ; 31      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_024|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X43_Y28_N0                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_025|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X45_Y28_N56                               ; 30      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_025|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X45_Y28_N21                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_026|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X48_Y23_N8                                ; 30      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_026|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X46_Y27_N36                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X40_Y31_N14                               ; 31      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X40_Y31_N57                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_028|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X36_Y29_N32                               ; 30      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_028|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X36_Y29_N3                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_029|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X43_Y28_N23                               ; 30      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_029|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X46_Y27_N33                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_031|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X33_Y23_N53                               ; 29      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_031|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                           ; FF_X35_Y23_N59                               ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_031|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X35_Y23_N27                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_032|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X43_Y22_N56                               ; 30      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_032|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X43_Y23_N3                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_033|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X45_Y24_N50                               ; 29      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_033|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                           ; FF_X47_Y23_N44                               ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_033|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X48_Y23_N27                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_034|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X50_Y22_N14                               ; 29      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_034|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                           ; FF_X51_Y23_N41                               ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_034|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X48_Y25_N54                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_035|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X50_Y26_N56                               ; 29      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_035|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X50_Y26_N27                          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_036|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X35_Y29_N2                                ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_036|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X35_Y29_N36                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_037|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X39_Y33_N35                               ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_037|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; MLABCELL_X39_Y34_N15                         ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_038|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X43_Y31_N38                               ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_038|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X43_Y31_N39                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_039|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X27_Y36_N38                               ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_039|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X27_Y34_N57                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X27_Y35_N41                               ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_040|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X27_Y35_N36                          ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_041|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X30_Y34_N11                               ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_041|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X30_Y34_N6                           ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_042|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X39_Y21_N20                               ; 86      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_042|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; MLABCELL_X39_Y23_N0                          ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_043|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X33_Y23_N29                               ; 93      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_043|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X35_Y24_N27                          ; 45      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_044|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X43_Y22_N38                               ; 93      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_044|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X43_Y24_N3                           ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_045|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X47_Y24_N56                               ; 94      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_045|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; MLABCELL_X47_Y25_N57                         ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_046|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X52_Y24_N14                               ; 93      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_046|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; MLABCELL_X52_Y24_N42                         ; 46      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_047|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                       ; MLABCELL_X52_Y26_N39                         ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_047|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                           ; FF_X50_Y26_N38                               ; 61      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_047|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                           ; FF_X52_Y26_N47                               ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                               ; FF_X37_Y26_N14                               ; 150     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                             ; LABCELL_X37_Y26_N45                          ; 75      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                 ; LABCELL_X53_Y34_N57                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                                       ; MLABCELL_X21_Y33_N24                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|write~0                                                                                                                                                                                                                      ; LABCELL_X27_Y29_N15                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:adc_pwm_gen_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                             ; MLABCELL_X25_Y37_N54                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                                       ; MLABCELL_X28_Y41_N21                         ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|write~0                                                                                                                                                                                                                      ; LABCELL_X42_Y34_N3                           ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_adc_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                             ; MLABCELL_X28_Y41_N45                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                                       ; MLABCELL_X21_Y38_N21                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|write~0                                                                                                                                                                                                                      ; LABCELL_X30_Y37_N36                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ltc235x_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                             ; LABCELL_X23_Y37_N39                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                                       ; LABCELL_X33_Y26_N27                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|write~0                                                                                                                                                                                                                      ; MLABCELL_X39_Y28_N33                         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                             ; LABCELL_X30_Y26_N33                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                                           ; LABCELL_X63_Y29_N15                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|write~0                                                                                                                                                                                                                          ; MLABCELL_X65_Y31_N33                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                                 ; LABCELL_X60_Y30_N3                           ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                                        ; LABCELL_X40_Y34_N51                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo|write~0                                                                                                                                                                                                                       ; LABCELL_X48_Y35_N3                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|sink_ready~0                                                                                                                                                                                              ; MLABCELL_X39_Y37_N48                         ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                  ; FF_X29_Y29_N50                               ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                               ; LABCELL_X29_Y29_N3                           ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                ; LABCELL_X29_Y29_N33                          ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|load_next_output_pck                                                                                                                                                    ; LABCELL_X29_Y29_N6                           ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                  ; FF_X40_Y32_N50                               ; 50      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                               ; LABCELL_X33_Y30_N18                          ; 69      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                ; LABCELL_X27_Y29_N48                          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                ; LABCELL_X33_Y30_N27                          ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                  ; FF_X35_Y31_N38                               ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                               ; LABCELL_X30_Y30_N30                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                ; LABCELL_X29_Y31_N6                           ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~2                                                                                                                                                ; LABCELL_X29_Y31_N36                          ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                  ; FF_X46_Y34_N56                               ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                               ; LABCELL_X42_Y35_N12                          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                ; LABCELL_X42_Y35_N6                           ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_adc_dma_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                ; LABCELL_X42_Y35_N45                          ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                  ; FF_X23_Y30_N50                               ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                               ; LABCELL_X24_Y34_N3                           ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                ; LABCELL_X24_Y34_N21                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~2                                                                                                                                                ; LABCELL_X24_Y32_N9                           ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                  ; FF_X34_Y35_N44                               ; 50      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                               ; MLABCELL_X34_Y34_N51                         ; 71      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                ; LABCELL_X30_Y37_N27                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                ; LABCELL_X33_Y38_N54                          ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                  ; FF_X30_Y23_N56                               ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                               ; MLABCELL_X25_Y23_N36                         ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                ; LABCELL_X30_Y24_N48                          ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~2                                                                                                                                                ; LABCELL_X30_Y23_N3                           ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                  ; FF_X37_Y25_N14                               ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                               ; LABCELL_X37_Y26_N36                          ; 66      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                ; LABCELL_X37_Y26_N9                           ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                ; LABCELL_X37_Y26_N24                          ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                           ; LABCELL_X22_Y15_N18                          ; 74      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                            ; MLABCELL_X25_Y14_N15                         ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_clk_pll_reconfig_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|load_next_output_pck                                                                                                                                ; MLABCELL_X28_Y16_N45                         ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                                     ; MLABCELL_X47_Y20_N42                         ; 67      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                      ; LABCELL_X43_Y19_N39                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_bd_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~2                                                                                                                                                      ; LABCELL_X43_Y19_N12                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                                     ; LABCELL_X53_Y16_N9                           ; 66      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                      ; LABCELL_X56_Y17_N15                          ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|load_next_output_pck                                                                                                                                                          ; LABCELL_X56_Y17_N39                          ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                                    ; LABCELL_X61_Y25_N27                          ; 67      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                     ; LABCELL_X62_Y24_N36                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_out_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|load_next_output_pck                                                                                                                                                         ; LABCELL_X64_Y23_N9                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                ; LABCELL_X30_Y20_N27                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_id_control_slave_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|load_next_output_pck                                                                                                                                                    ; LABCELL_X30_Y20_N18                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                           ; LABCELL_X57_Y28_N0                           ; 52      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                            ; LABCELL_X63_Y28_N3                           ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~2                                                                                                                                            ; LABCELL_X63_Y28_N39                          ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                      ; FF_X51_Y29_N2                                ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                                   ; LABCELL_X57_Y29_N51                          ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                    ; LABCELL_X57_Y29_N15                          ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|load_next_output_pck                                                                                                                                                        ; LABCELL_X60_Y30_N21                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                      ; FF_X62_Y34_N14                               ; 50      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                                   ; LABCELL_X62_Y33_N12                          ; 71      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                    ; LABCELL_X62_Y33_N57                          ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~1                                                                                                                                                    ; LABCELL_X62_Y33_N6                           ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                   ; FF_X45_Y30_N56                               ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                                ; LABCELL_X42_Y30_N21                          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                 ; LABCELL_X42_Y30_N54                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~2                                                                                                                                                 ; MLABCELL_X39_Y29_N33                         ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|new_burst                                                                   ; FF_X57_Y33_N56                               ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|always1~0                                                                                                                                                                ; LABCELL_X48_Y33_N57                          ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|enable_fixed_converter~0                                                                                                                                                 ; LABCELL_X48_Y33_N9                           ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|load_next_output_pck                                                                                                                                                     ; LABCELL_X48_Y33_N45                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_clk_pll_reconfig_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                     ; LABCELL_X29_Y18_N45                          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_bd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                               ; LABCELL_X42_Y16_N15                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                               ; LABCELL_X51_Y20_N0                           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_gpio_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; LABCELL_X63_Y23_N45                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                         ; LABCELL_X36_Y20_N45                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                     ; LABCELL_X53_Y26_N33                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_rd_limiter|cmd_src_valid[0]~0                                                                                                                                                                                                                                ; LABCELL_X53_Y31_N6                           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[3]~0                                                                                                                                                                                                                       ; LABCELL_X53_Y31_N0                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter|cmd_src_valid[0]~1                                                                                                                                                                                                                                ; LABCELL_X53_Y34_N15                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[3]~0                                                                                                                                                                                                                       ; LABCELL_X56_Y33_N36                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012|last_cycle~0                                                                                                                                                                                                                                                     ; LABCELL_X33_Y20_N45                          ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X30_Y17_N0                           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_013|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X30_Y17_N18                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; MLABCELL_X47_Y20_N21                         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_014|update_grant~0                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y20_N57                         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X53_Y16_N18                          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_015|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X53_Y16_N27                          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X57_Y26_N39                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_016|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X57_Y26_N6                           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                               ; LABCELL_X57_Y28_N57                          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_017|update_grant~0                                                                                                                                                                                                                                                   ; LABCELL_X57_Y28_N33                          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|internal_out_ready                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y58_N27                          ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                             ; FF_X45_Y56_N26                               ; 237     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                           ; LABCELL_X46_Y60_N24                          ; 117     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                         ; LABCELL_X50_Y61_N9                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                         ; LABCELL_X50_Y61_N0                           ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                               ; FF_X45_Y56_N29                               ; 238     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                                                                                                                             ; LABCELL_X45_Y60_N39                          ; 116     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|always6~0                                                                                                                                                                                                                                                   ; LABCELL_X45_Y58_N51                          ; 51      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[12]~2                                                                                                                                                                                                          ; LABCELL_X48_Y60_N18                          ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:read_rsp_fifo|write~0                                                                                                                                                                                                                 ; MLABCELL_X47_Y60_N42                         ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[12]~3                                                                                                                                                                                                         ; LABCELL_X46_Y60_N6                           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|write~1                                                                                                                                                                                                                ; LABCELL_X46_Y60_N18                          ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y5_N1                    ; 749     ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 320     ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|always1~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y17_N15                         ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd|always2~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y17_N12                         ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_gpio_in:sys_gpio_in|always1~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y18_N12                          ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out|always0~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X63_Y21_N21                          ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2h_sdram0_RVALID[0]                                                                                                                                                                                                                                                                   ; HPSINTERFACEFPGA2SDRAM_X52_Y53_N111          ; 5       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                         ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 25      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                      ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 30      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                           ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 16      ; Async. clear                                        ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]                                                                                                                                                                                                                                                                       ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 616     ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|Equal8~1                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y25_N3                           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|always6~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X62_Y25_N42                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|control_wr_strobe                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y25_N21                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|endofpacketvalue_wr_strobe                                                                                                                                                                                                                                                                                                               ; LABCELL_X63_Y26_N30                          ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|shift_reg[1]~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y25_N3                           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|slaveselect_wr_strobe                                                                                                                                                                                                                                                                                                                    ; LABCELL_X63_Y26_N33                          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|transmitting                                                                                                                                                                                                                                                                                                                             ; FF_X62_Y25_N17                               ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|write_tx_holding                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y25_N15                          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|ce_ctrl                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y53_N42                          ; 42      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|gen_pack.gen_output_buffer.prev_valid_d1[0]                                                                                                                                                                                                                                                                 ; FF_X34_Y56_N44                               ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|gen_pack.gen_output_buffer.prev_valid_d1[1]                                                                                                                                                                                                                                                                 ; FF_X36_Y56_N35                               ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|gen_pack.gen_output_buffer.prev_valid_d1[2]                                                                                                                                                                                                                                                                 ; FF_X34_Y56_N35                               ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|gen_pack.gen_output_buffer.prev_valid_d1[3]                                                                                                                                                                                                                                                                 ; FF_X31_Y56_N17                               ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|gen_pack.gen_output_buffer.prev_valid_d1[4]                                                                                                                                                                                                                                                                 ; FF_X31_Y56_N16                               ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|gen_pack.gen_output_buffer.prev_valid_d1[5]                                                                                                                                                                                                                                                                 ; FF_X34_Y56_N25                               ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect|ctrl[5]                                                                                                                                                                                                                                                     ; FF_X31_Y56_N56                               ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect|ctrl[7]                                                                                                                                                                                                                                                     ; FF_X31_Y56_N59                               ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|rotate[2]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y56_N15                          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|packed_fifo_wr_data[0]~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y56_N15                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|packed_fifo_wr_data[128]~4                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y57_N33                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|packed_fifo_wr_data[160]~5                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y58_N57                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|packed_fifo_wr_data[192]~6                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y56_N18                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|packed_fifo_wr_data[224]~7                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y57_N21                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|packed_fifo_wr_data[32]~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y56_N48                          ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|packed_fifo_wr_data[64]~2                                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y56_N36                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|packed_fifo_wr_data[96]~3                                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y56_N54                         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                           ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; sys_clk                                                                                                                        ; PIN_AF14                              ; 20443   ; Global Clock         ; GCLK4            ; --                        ;
; system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst                                                        ; FF_X27_Y40_N26                        ; 9983    ; Global Clock         ; GCLK3            ; --                        ;
; system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1             ; 749     ; Global Clock         ; GCLK7            ; --                        ;
; system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1] ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 320     ; Global Clock         ; GCLK6            ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                 ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 16      ; Global Clock         ; GCLK8            ; --                        ;
; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]             ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 616     ; Global Clock         ; GCLK13           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                      ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                   ; 2831    ;
; system_bd:i_system_bd|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; 2075    ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                              ; 1314    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                     ; 1032    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                             ; 705     ;
; system_bd:i_system_bd|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; 612     ;
; system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 611     ;
; system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                ; 543     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ok84:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 212          ; 4096         ; 212          ; yes                    ; no                      ; yes                    ; no                      ; 868352 ; 4096                        ; 212                         ; 4096                        ; 212                         ; 868352              ; 106         ; 0     ; None                                             ; M10K_X14_Y9_N0, M10K_X5_Y5_N0, M10K_X5_Y7_N0, M10K_X5_Y11_N0, M10K_X5_Y13_N0, M10K_X26_Y7_N0, M10K_X41_Y5_N0, M10K_X5_Y8_N0, M10K_X5_Y1_N0, M10K_X26_Y6_N0, M10K_X14_Y7_N0, M10K_X14_Y4_N0, M10K_X41_Y4_N0, M10K_X26_Y4_N0, M10K_X5_Y4_N0, M10K_X26_Y1_N0, M10K_X41_Y3_N0, M10K_X5_Y3_N0, M10K_X26_Y3_N0, M10K_X38_Y6_N0, M10K_X38_Y4_N0, M10K_X41_Y8_N0, M10K_X38_Y5_N0, M10K_X26_Y5_N0, M10K_X14_Y8_N0, M10K_X14_Y10_N0, M10K_X14_Y12_N0, M10K_X14_Y6_N0, M10K_X38_Y7_N0, M10K_X5_Y9_N0, M10K_X38_Y3_N0, M10K_X14_Y3_N0, M10K_X38_Y9_N0, M10K_X14_Y1_N0, M10K_X38_Y8_N0, M10K_X38_Y13_N0, M10K_X14_Y2_N0, M10K_X26_Y9_N0, M10K_X26_Y2_N0, M10K_X26_Y10_N0, M10K_X38_Y2_N0, M10K_X26_Y12_N0, M10K_X26_Y8_N0, M10K_X41_Y12_N0, M10K_X41_Y9_N0, M10K_X41_Y7_N0, M10K_X5_Y10_N0, M10K_X38_Y1_N0, M10K_X41_Y2_N0, M10K_X38_Y10_N0, M10K_X26_Y15_N0, M10K_X26_Y25_N0, M10K_X26_Y28_N0, M10K_X41_Y1_N0, M10K_X26_Y11_N0, M10K_X14_Y11_N0, M10K_X14_Y15_N0, M10K_X14_Y32_N0, M10K_X38_Y18_N0, M10K_X26_Y13_N0, M10K_X14_Y19_N0, M10K_X14_Y28_N0, M10K_X26_Y17_N0, M10K_X14_Y20_N0, M10K_X14_Y21_N0, M10K_X26_Y20_N0, M10K_X5_Y14_N0, M10K_X14_Y22_N0, M10K_X14_Y30_N0, M10K_X5_Y32_N0, M10K_X26_Y26_N0, M10K_X14_Y29_N0, M10K_X26_Y21_N0, M10K_X14_Y25_N0, M10K_X14_Y23_N0, M10K_X14_Y27_N0, M10K_X38_Y16_N0, M10K_X26_Y18_N0, M10K_X14_Y18_N0, M10K_X26_Y19_N0, M10K_X26_Y16_N0, M10K_X14_Y31_N0, M10K_X14_Y26_N0, M10K_X26_Y23_N0, M10K_X26_Y24_N0, M10K_X14_Y24_N0, M10K_X26_Y22_N0, M10K_X14_Y16_N0, M10K_X38_Y17_N0, M10K_X14_Y13_N0, M10K_X14_Y14_N0, M10K_X26_Y14_N0, M10K_X14_Y17_N0, M10K_X41_Y15_N0, M10K_X38_Y12_N0, M10K_X38_Y15_N0, M10K_X38_Y14_N0, M10K_X41_Y14_N0, M10K_X38_Y11_N0, M10K_X41_Y10_N0, M10K_X41_Y11_N0, M10K_X41_Y6_N0, M10K_X5_Y2_N0, M10K_X14_Y5_N0, M10K_X5_Y12_N0, M10K_X5_Y6_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0|altsyncram_s7p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 26           ; 4            ; 26           ; yes                    ; no                      ; yes                    ; no                      ; 104    ; 4                           ; 26                          ; 4                           ; 26                          ; 104                 ; 1           ; 0     ; None                                             ; M10K_X26_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_c3q1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 256          ; 16           ; 256          ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 16                          ; 256                         ; 16                          ; 256                         ; 4096                ; 7           ; 0     ; None                                             ; M10K_X41_Y59_N0, M10K_X38_Y58_N0, M10K_X41_Y57_N0, M10K_X38_Y59_N0, M10K_X41_Y58_N0, M10K_X38_Y57_N0, M10K_X38_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0|altsyncram_q7p1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 34           ; 4            ; 34           ; yes                    ; no                      ; yes                    ; no                      ; 136    ; 4                           ; 34                          ; 4                           ; 34                          ; 136                 ; 1           ; 0     ; None                                             ; M10K_X38_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2           ; 0     ; None                                             ; M10K_X49_Y36_N0, M10K_X49_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0|altsyncram_0aj1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 48           ; 512          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 24576  ; 512                         ; 48                          ; 512                         ; 48                          ; 24576               ; 3           ; 0     ; None                                             ; M10K_X58_Y34_N0, M10K_X58_Y36_N0, M10K_X58_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system_bd:i_system_bd|sysid_rom:rom_sys_0|altsyncram:lut_rom_rtl_0|altsyncram_cmd1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; ROM              ; Single Clock ; 512          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 512                         ; 32                          ; --                          ; --                          ; 16384               ; 2           ; 0     ; db/dc2677a_c5soc.ram0_sysid_rom_240c8d05.hdl.mif ; M10K_X26_Y27_N0, M10K_X26_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 116          ; 8            ; 116          ; yes                    ; no                      ; yes                    ; yes                     ; 928    ; 8                           ; 116                         ; 8                           ; 116                         ; 928                 ; 3           ; 0     ; None                                             ; M10K_X41_Y56_N0, M10K_X41_Y61_N0, M10K_X41_Y60_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; system_bd:i_system_bd|system_bd_sys_int_mem:sys_int_mem|altsyncram:the_altsyncram|altsyncram_shj1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 8192         ; 64           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 8192                        ; 64                          ; --                          ; --                          ; 524288              ; 64          ; 0     ; None                                             ; M10K_X38_Y36_N0, M10K_X26_Y49_N0, M10K_X38_Y46_N0, M10K_X38_Y44_N0, M10K_X41_Y41_N0, M10K_X41_Y48_N0, M10K_X26_Y48_N0, M10K_X41_Y36_N0, M10K_X41_Y47_N0, M10K_X38_Y47_N0, M10K_X38_Y51_N0, M10K_X38_Y50_N0, M10K_X41_Y49_N0, M10K_X38_Y48_N0, M10K_X49_Y47_N0, M10K_X38_Y49_N0, M10K_X41_Y40_N0, M10K_X26_Y39_N0, M10K_X38_Y39_N0, M10K_X41_Y43_N0, M10K_X41_Y38_N0, M10K_X41_Y39_N0, M10K_X26_Y47_N0, M10K_X38_Y43_N0, M10K_X38_Y40_N0, M10K_X26_Y42_N0, M10K_X41_Y52_N0, M10K_X26_Y40_N0, M10K_X38_Y38_N0, M10K_X26_Y43_N0, M10K_X26_Y45_N0, M10K_X38_Y52_N0, M10K_X41_Y51_N0, M10K_X26_Y52_N0, M10K_X26_Y50_N0, M10K_X26_Y51_N0, M10K_X38_Y37_N0, M10K_X41_Y37_N0, M10K_X26_Y38_N0, M10K_X41_Y45_N0, M10K_X49_Y49_N0, M10K_X38_Y34_N0, M10K_X49_Y48_N0, M10K_X41_Y46_N0, M10K_X38_Y35_N0, M10K_X41_Y34_N0, M10K_X49_Y44_N0, M10K_X41_Y35_N0, M10K_X49_Y45_N0, M10K_X49_Y46_N0, M10K_X38_Y45_N0, M10K_X41_Y50_N0, M10K_X49_Y50_N0, M10K_X49_Y42_N0, M10K_X38_Y42_N0, M10K_X41_Y44_N0, M10K_X49_Y51_N0, M10K_X49_Y39_N0, M10K_X26_Y44_N0, M10K_X26_Y41_N0, M10K_X41_Y42_N0, M10K_X49_Y43_N0, M10K_X49_Y41_N0, M10K_X49_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 9           ;
; Total number of DSP blocks        ; 9           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 5           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                            ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|Mult2~8 ; Two Independent 18x18 ; DSP_X54_Y8_N0  ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|Mult2~8  ; Two Independent 18x18 ; DSP_X32_Y8_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|Mult2~8 ; Two Independent 18x18 ; DSP_X54_Y12_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|Mult1~8 ; Two Independent 18x18 ; DSP_X54_Y6_N0  ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|Mult1~8  ; Two Independent 18x18 ; DSP_X32_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|Mult1~8 ; Two Independent 18x18 ; DSP_X54_Y14_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y10_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|Mult0~8  ; Two Independent 18x18 ; DSP_X32_Y12_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y16_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 41,750 / 289,320 ( 14 % ) ;
; C12 interconnects                           ; 1,331 / 13,420 ( 10 % )   ;
; C2 interconnects                            ; 12,932 / 119,108 ( 11 % ) ;
; C4 interconnects                            ; 9,263 / 56,300 ( 16 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 4,093 / 289,320 ( 1 % )   ;
; Global clocks                               ; 6 / 16 ( 38 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 163 / 852 ( 19 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 56 / 408 ( 14 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 126 / 156 ( 81 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 152 / 282 ( 54 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 4 / 64 ( 6 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 11,211 / 84,580 ( 13 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,004 / 12,676 ( 8 % )    ;
; R14/C12 interconnect drivers                ; 1,939 / 20,720 ( 9 % )    ;
; R3 interconnects                            ; 17,353 / 130,992 ( 13 % ) ;
; R6 interconnects                            ; 25,855 / 266,960 ( 10 % ) ;
; Spine clocks                                ; 35 / 360 ( 10 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 1            ; 174          ; 174          ; 0            ; 32           ; 178       ; 174          ; 0            ; 0            ; 0            ; 0            ; 0            ; 71           ; 46           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 178       ; 178       ; 83           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 177          ; 4            ; 4            ; 178          ; 146          ; 0         ; 4            ; 178          ; 178          ; 178          ; 178          ; 178          ; 107          ; 132          ; 178          ; 178          ; 178          ; 178          ; 132          ; 153          ; 178          ; 178          ; 178          ; 132          ; 153          ; 0         ; 0         ; 95           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; vga_clk             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_hsync           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_vsync           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_red[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_red[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_red[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_red[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_red[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_red[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_red[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_red[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_grn[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_grn[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_grn[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_grn[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_grn[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_grn[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_grn[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_grn[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_blu[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_blu[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_blu[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_blu[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_blu[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_blu[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_blu[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_blu[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; gpio_bd_o[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; gpio_bd_o[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; gpio_bd_o[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; gpio_bd_o[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; cnv                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; scki                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sdi                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_a[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_a[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_ba[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_ba[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_ba[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_reset_n        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_ck_p           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_ck_n           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_cke            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_cs_n           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_ras_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_cas_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_we_n           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dm[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dm[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dm[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dm[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_odt            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; eth1_tx_clk         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; eth1_tx_ctl         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; eth1_tx_d[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; eth1_tx_d[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; eth1_tx_d[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; eth1_tx_d[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; eth1_mdc            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; qspi_ss0            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; qspi_clk            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sdio_clk            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; usb1_stp            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; spim1_ss0           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; spim1_clk           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; spim1_mosi          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; uart0_tx            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_blank_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; vga_sync_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; lvds_cmos_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; pd                  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; cs_n                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; scko                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[13]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[14]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[15]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[16]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[17]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[18]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[19]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[20]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[21]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[22]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[23]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[24]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[25]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[26]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[27]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[28]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[29]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[30]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dq[31]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_dqs_p[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_dqs_p[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_dqs_p[2]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_dqs_p[3]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_dqs_n[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_dqs_n[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_dqs_n[2]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ddr3_dqs_n[3]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; eth1_mdio           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; qspi_io[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; qspi_io[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; qspi_io[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; qspi_io[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sdio_cmd            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sdio_d[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sdio_d[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sdio_d[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sdio_d[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; usb1_d[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; usb1_d[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; usb1_d[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; usb1_d[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; usb1_d[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; usb1_d[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; usb1_d[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; usb1_d[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; gpio_bd_i[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; gpio_bd_i[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; gpio_bd_i[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; gpio_bd_i[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; gpio_bd_i[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; gpio_bd_i[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; gpio_bd_i[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; gpio_bd_i[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; sys_clk             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; sdo_0               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; sdo_1               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; sdo_2               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; sdo_3               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; sdo_4               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; sdo_5               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; sdo_6               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; sdo_7               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; eth1_rx_d[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; eth1_rx_d[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; eth1_rx_d[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; eth1_rx_d[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; eth1_rx_clk         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; eth1_rx_ctl         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; spim1_miso          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; uart0_rx            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; usb1_clk            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; usb1_dir            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; usb1_nxt            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ddr3_rzq            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; busy                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                         ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                 ; Destination Clock(s)                                            ; Delay Added in ns ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; sys_clk                                                         ; sys_clk                                                         ; 4014.3            ;
; altera_reserved_tck                                             ; altera_reserved_tck                                             ; 1863.8            ;
; i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk ; i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk ; 122.0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 2.190             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 2.164             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 2.007             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.904             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.692             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.692             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.692             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.692             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.608             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.608             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.598             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.598             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.598             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.598             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.598             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.551             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.547             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.546             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.541             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.541             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 1.511             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.511             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.484             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.478             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.470             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; 1.468             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.466             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.466             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.466             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; 1.463             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.461             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.460             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; 1.444             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                         ; 1.441             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                     ; 1.437             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 1.436             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.429             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; 1.417             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.416             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; 1.415             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; 1.415             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.412             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.409             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 1.407             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.404             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.404             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; 1.399             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                         ; 1.399             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; 1.392             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.386             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.385             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.385             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.385             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 1.375             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.373             ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                           ; system_bd:i_system_bd|system_bd_sys_spi:sys_spi|EOP                                                                                                                                                                                                                                                                                                      ; 1.358             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; 1.356             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[3]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; 1.355             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; 1.351             ;
; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_019|altera_avalon_st_pipeline_base:core|data1[78]                                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sys_gpio_in_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[3]                                ; 1.335             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[4]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; 1.327             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                                      ; 1.308             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.286             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                    ; 1.280             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                                                      ; 1.278             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                   ; 1.276             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                                      ; 1.267             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                     ; 1.262             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                     ; 1.262             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                    ; 1.258             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                     ; 1.258             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ; 1.258             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                    ; 1.258             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]                                                                      ; 1.256             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.247             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; 1.247             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                    ; 1.244             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                     ; 1.244             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                     ; 1.244             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                     ; 1.244             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                     ; 1.244             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                     ; 1.244             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[445]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444]                                                                      ; 1.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265]                                                                      ; 1.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                                      ; 1.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                      ; 1.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                                      ; 1.235             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[632]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[631]                                                                      ; 1.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[631]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[630]                                                                      ; 1.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[630]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[629]                                                                      ; 1.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                       ; 1.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[587]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                                                      ; 1.232             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573]                                                                      ; 1.229             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]                                                                      ; 1.227             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]                                                                      ; 1.227             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]                                                                      ; 1.227             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]                                                                      ; 1.227             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                        ; 1.223             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]                                                                      ; 1.222             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|counter_reg_bit[0]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                                 ; 1.222             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 5CSXFC6D6F31C8ES for design "dc2677a_c5soc"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0|altsyncram_s7p1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 16 fanout uses global clock CLKCTRL_G8
    Info (11162): system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 845 fanout uses global clock CLKCTRL_G13
    Info (11162): system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 439 fanout uses global clock CLKCTRL_G6
    Info (11162): system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 1034 fanout uses global clock CLKCTRL_G7
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): sys_clk~inputCLKENA0 with 20452 fanout uses global clock CLKCTRL_G4
    Info (11162): system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 9738 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Warning (335093): The Timing Analyzer is analyzing 192 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/axi_hdmi_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 62
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc'
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces|f2sdram~FF_3781 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 15
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 15
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3781}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 15
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 25
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 25
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 25
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 31
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 31
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 31
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 41
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 41
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 41
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 45
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 45
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 45
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 51
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 51
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 51
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 68
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 68
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 68
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 73
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 73
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 73
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 77
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 77
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 77
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 80
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 80
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 80
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces|f2sdram~FF_801 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 84
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 84
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_801}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 84
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 88
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 88
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 88
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 92
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 92
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 92
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 96
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 96
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 96
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(98): *|fpga_interfaces|peripheral_i2c0|out_clk could not be matched with a pin File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 98
Warning (332049): Ignored create_clock at system_bd_sys_hps_fpga_interfaces.sdc(98): Argument <targets> is an empty collection File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 98
    Info (332050): create_clock -period 10.0 [get_pins -compatibility_mode *|fpga_interfaces|peripheral_i2c0|out_clk] File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 98
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/axi_dmac_constr.sdc'
Info (332104): Reading SDC File: 'system_constr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 13 -duty_cycle 50.00 -name {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 20 -duty_cycle 50.00 -name {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -multiply_by 26 -duty_cycle 50.00 -name {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_7[4] is being clocked by system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0]
Warning (332060): Node: usb1_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by usb1_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_3  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_953
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_4  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1014
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_5  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1079
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 23 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500    ddr3_ck_n
    Info (332111):    2.500    ddr3_ck_p
    Info (332111):    2.500 ddr3_dqs_n[0]_OUT
    Info (332111):    2.500 ddr3_dqs_n[1]_OUT
    Info (332111):    2.500 ddr3_dqs_n[2]_OUT
    Info (332111):    2.500 ddr3_dqs_n[3]_OUT
    Info (332111):    2.500 ddr3_dqs_p[0]_IN
    Info (332111):    2.500 ddr3_dqs_p[0]_OUT
    Info (332111):    2.500 ddr3_dqs_p[1]_IN
    Info (332111):    2.500 ddr3_dqs_p[1]_OUT
    Info (332111):    2.500 ddr3_dqs_p[2]_IN
    Info (332111):    2.500 ddr3_dqs_p[2]_OUT
    Info (332111):    2.500 ddr3_dqs_p[3]_IN
    Info (332111):    2.500 ddr3_dqs_p[3]_OUT
    Info (332111):   15.384 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):   10.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):    0.769 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   12.500 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332111):    2.500 i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):   20.000      sys_clk
    Info (332111):    2.500 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 212 registers into blocks of type Block RAM
    Extra Info (176218): Packed 288 registers into blocks of type DSP block
    Extra Info (176220): Created 56 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:28
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:34
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:29
Info (170193): Fitter routing operations beginning
Info (170089): 4e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:43
Info (11888): Total time spent on timing analysis during the Fitter is 58.18 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:49
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_dqs_p[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_dqs_p[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_dqs_p[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_dqs_p[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[31] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[30] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[29] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[28] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[27] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[26] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[25] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[24] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[23] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[22] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[9] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[8] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[7] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[6] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[5] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[4] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[0] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[1] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[2] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[3] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[10] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[11] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[12] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[13] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[14] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[15] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[16] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[17] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[18] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[19] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[20] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[21] uses the SSTL-15 Class I I/O standard File: /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
Info (144001): Generated suppressed messages file /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/dc2677a_c5soc.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 153 warnings
    Info: Peak virtual memory: 3475 megabytes
    Info: Processing ended: Mon Jan 16 08:29:05 2023
    Info: Elapsed time: 00:04:18
    Info: Total CPU time (on all processors): 00:10:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/dc2677a_c5soc.fit.smsg.


