0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/GitHub/uart-16bit-even-parity-verilog/uart-16bit-even-parity-verilog.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/GitHub/uart-16bit-even-parity-verilog/uart-16bit-even-parity-verilog.srcs/sim_1/new/tb.v,1765741462,verilog,,,,tb,,,,,,,,
C:/Users/Varada Govind/Documents/GitHub/uart-16bit-even-parity-verilog/uart-16bit-even-parity-verilog.srcs/sources_1/new/uart_rx.v,1765990536,verilog,,C:/Users/Varada Govind/Documents/GitHub/uart-16bit-even-parity-verilog/uart-16bit-even-parity-verilog.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
C:/Users/Varada Govind/Documents/GitHub/uart-16bit-even-parity-verilog/uart-16bit-even-parity-verilog.srcs/sources_1/new/uart_tx.v,1765740455,verilog,,C:/Users/Varada Govind/Documents/GitHub/uart-16bit-even-parity-verilog/uart-16bit-even-parity-verilog.srcs/sim_1/new/tb.v,,uart_tx,,,,,,,,
