<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Sat Oct 29 16:07:48 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">bnn.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.45</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">798825, 2857861, 798826, 2857862, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_max_pool_fu_437">dut_max_pool, 1986, 9442, 1986, 9442, none</column>
<column name="grp_dut_conv_fu_479">dut_conv, 47393, 992321, 47393, 992321, none</column>
<column name="grp_dut_reshape_fu_579">dut_reshape, 162, 162, 162, 162, none</column>
<column name="grp_dut_dense_1_fu_587">dut_dense_1, 663297, 663297, 663297, 663297, none</column>
<column name="grp_dut_dense_fu_612">dut_dense, 13091, 13091, 13091, 13091, none</column>
<column name="grp_dut_pad_fu_622">dut_pad, 11604, 88738, 11604, 88738, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">272, 272, 34, -, -, 8, no</column>
<column name=" + Loop 1.1">32, 32, 1, -, -, 32, no</column>
<column name="- Loop 2">18, 18, 2, -, -, 9, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 63</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">12, 45, 10120, 31315</column>
<column name="Memory">64, -, 32, 96</column>
<column name="Multiplexer">-, -, -, 1245</column>
<column name="Register">-, -, 121, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">27, 20, 9, 61</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dut_conv_fu_479">dut_conv, 2, 21, 4807, 5244</column>
<column name="grp_dut_dense_fu_612">dut_dense, 1, 5, 1045, 1851</column>
<column name="grp_dut_dense_1_fu_587">dut_dense_1, 9, 5, 1095, 1884</column>
<column name="grp_dut_max_pool_fu_437">dut_max_pool, 0, 9, 2360, 17938</column>
<column name="grp_dut_pad_fu_622">dut_pad, 0, 5, 456, 658</column>
<column name="grp_dut_reshape_fu_579">dut_reshape, 0, 0, 357, 3740</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_0_U">dut_input_0, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_1_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_2_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_3_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_4_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_5_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_6_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_7_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_8_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_9_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_10_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_11_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_12_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_13_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_14_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="input_15_U">dut_input_1, 0, 2, 6, 324, 1, 1, 324</column>
<column name="mem_conv1_0_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_1_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_2_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_3_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_4_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_5_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_6_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_7_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_8_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_9_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_10_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_11_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_12_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_13_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_14_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv1_15_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_0_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_1_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_2_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_3_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_4_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_5_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_6_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_7_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_8_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_9_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_10_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_11_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_12_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_13_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_14_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="mem_conv2_15_U">dut_mem_conv1_0, 1, 0, 0, 324, 1, 1, 324</column>
<column name="threshold1_V_0_U">dut_threshold1_V_0, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_1_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_13_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_14_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_15_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_7_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_8_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_9_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_10_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_11_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_12_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_13_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_14_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_15_U">dut_threshold1_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_10_U">dut_threshold1_V_10, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_11_U">dut_threshold1_V_11, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_12_U">dut_threshold1_V_12, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_2_U">dut_threshold1_V_2, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_3_U">dut_threshold1_V_3, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_4_U">dut_threshold1_V_4, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_5_U">dut_threshold1_V_5, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_6_U">dut_threshold1_V_6, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_7_U">dut_threshold1_V_7, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_8_U">dut_threshold1_V_8, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold1_V_9_U">dut_threshold1_V_9, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_0_U">dut_threshold2_V_0, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_1_U">dut_threshold2_V_1, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_2_U">dut_threshold2_V_2, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_3_U">dut_threshold2_V_3, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_4_U">dut_threshold2_V_4, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_5_U">dut_threshold2_V_5, 1, 0, 0, 324, 8, 1, 2592</column>
<column name="threshold2_V_6_U">dut_threshold2_V_6, 1, 0, 0, 324, 8, 1, 2592</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_670_p2">+, 0, 0, 4, 4, 1</column>
<column name="i_3_fu_741_p2">+, 0, 0, 4, 4, 1</column>
<column name="j_fu_702_p2">+, 0, 0, 6, 6, 1</column>
<column name="tmp_7_fu_716_p2">+, 0, 0, 8, 8, 8</column>
<column name="ap_sig_324">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_345">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_664_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_fu_696_p2">icmp, 0, 0, 3, 6, 7</column>
<column name="exitcond_i_fu_730_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="phitmp_i_fu_747_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Hi_assign_reg_402">6, 2, 6, 12</column>
<column name="ap_NS_fsm">18, 23, 1, 23</column>
<column name="grp_dut_conv_fu_479_I">6, 3, 6, 18</column>
<column name="grp_dut_conv_fu_479_L">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_M">7, 3, 7, 21</column>
<column name="grp_dut_conv_fu_479_N">7, 3, 7, 21</column>
<column name="grp_dut_conv_fu_479_input_0_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_0_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_10_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_10_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_11_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_11_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_12_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_12_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_13_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_13_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_14_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_14_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_15_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_15_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_1_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_1_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_2_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_2_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_3_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_3_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_4_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_4_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_5_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_5_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_6_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_6_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_7_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_7_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_8_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_8_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_9_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_input_9_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_479_threshold_0_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_10_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_11_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_12_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_13_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_14_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_15_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_1_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_2_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_3_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_4_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_5_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_6_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_7_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_8_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_479_threshold_9_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_max_pool_fu_437_I">6, 3, 6, 18</column>
<column name="grp_dut_max_pool_fu_437_M">7, 3, 7, 21</column>
<column name="grp_dut_max_pool_fu_437_input_0_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_0_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_10_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_10_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_11_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_11_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_12_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_12_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_13_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_13_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_14_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_14_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_15_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_15_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_1_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_1_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_2_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_2_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_3_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_3_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_4_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_4_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_5_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_5_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_6_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_6_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_7_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_7_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_8_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_8_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_9_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_437_input_9_q1">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_I">6, 3, 6, 18</column>
<column name="grp_dut_pad_fu_622_M">7, 3, 7, 21</column>
<column name="grp_dut_pad_fu_622_input_0_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_10_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_11_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_12_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_13_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_14_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_15_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_1_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_2_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_3_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_4_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_5_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_6_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_7_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_8_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_622_input_9_q0">1, 3, 1, 3</column>
<column name="i_reg_391">4, 2, 4, 8</column>
<column name="input_0_address0">9, 3, 9, 27</column>
<column name="input_0_ce0">1, 3, 1, 3</column>
<column name="max_id_V_reg_426">4, 2, 4, 8</column>
<column name="mem_conv1_0_address0">18, 11, 9, 99</column>
<column name="mem_conv1_0_address1">9, 5, 9, 45</column>
<column name="mem_conv1_0_ce0">4, 11, 1, 11</column>
<column name="mem_conv1_0_ce1">1, 5, 1, 5</column>
<column name="mem_conv1_0_d0">1, 6, 1, 6</column>
<column name="mem_conv1_0_d1">1, 3, 1, 3</column>
<column name="mem_conv1_0_we0">1, 6, 1, 6</column>
<column name="mem_conv1_0_we1">1, 3, 1, 3</column>
<column name="mem_conv1_10_address0">18, 8, 9, 72</column>
<column name="mem_conv1_10_address1">9, 4, 9, 36</column>
<column name="mem_conv1_10_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_10_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_10_d0">1, 4, 1, 4</column>
<column name="mem_conv1_10_we0">1, 4, 1, 4</column>
<column name="mem_conv1_10_we1">1, 2, 1, 2</column>
<column name="mem_conv1_11_address0">18, 8, 9, 72</column>
<column name="mem_conv1_11_address1">9, 4, 9, 36</column>
<column name="mem_conv1_11_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_11_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_11_d0">1, 4, 1, 4</column>
<column name="mem_conv1_11_we0">1, 4, 1, 4</column>
<column name="mem_conv1_11_we1">1, 2, 1, 2</column>
<column name="mem_conv1_12_address0">18, 8, 9, 72</column>
<column name="mem_conv1_12_address1">9, 4, 9, 36</column>
<column name="mem_conv1_12_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_12_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_12_d0">1, 4, 1, 4</column>
<column name="mem_conv1_12_we0">1, 4, 1, 4</column>
<column name="mem_conv1_12_we1">1, 2, 1, 2</column>
<column name="mem_conv1_13_address0">18, 8, 9, 72</column>
<column name="mem_conv1_13_address1">9, 4, 9, 36</column>
<column name="mem_conv1_13_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_13_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_13_d0">1, 4, 1, 4</column>
<column name="mem_conv1_13_we0">1, 4, 1, 4</column>
<column name="mem_conv1_13_we1">1, 2, 1, 2</column>
<column name="mem_conv1_14_address0">18, 8, 9, 72</column>
<column name="mem_conv1_14_address1">9, 4, 9, 36</column>
<column name="mem_conv1_14_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_14_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_14_d0">1, 4, 1, 4</column>
<column name="mem_conv1_14_we0">1, 4, 1, 4</column>
<column name="mem_conv1_14_we1">1, 2, 1, 2</column>
<column name="mem_conv1_15_address0">18, 8, 9, 72</column>
<column name="mem_conv1_15_address1">9, 4, 9, 36</column>
<column name="mem_conv1_15_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_15_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_15_d0">1, 4, 1, 4</column>
<column name="mem_conv1_15_we0">1, 4, 1, 4</column>
<column name="mem_conv1_15_we1">1, 2, 1, 2</column>
<column name="mem_conv1_1_address0">18, 9, 9, 81</column>
<column name="mem_conv1_1_address1">9, 5, 9, 45</column>
<column name="mem_conv1_1_ce0">4, 9, 1, 9</column>
<column name="mem_conv1_1_ce1">1, 5, 1, 5</column>
<column name="mem_conv1_1_d0">1, 5, 1, 5</column>
<column name="mem_conv1_1_d1">1, 3, 1, 3</column>
<column name="mem_conv1_1_we0">1, 5, 1, 5</column>
<column name="mem_conv1_1_we1">1, 3, 1, 3</column>
<column name="mem_conv1_2_address0">18, 8, 9, 72</column>
<column name="mem_conv1_2_address1">9, 4, 9, 36</column>
<column name="mem_conv1_2_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_2_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_2_d0">1, 4, 1, 4</column>
<column name="mem_conv1_2_we0">1, 4, 1, 4</column>
<column name="mem_conv1_2_we1">1, 2, 1, 2</column>
<column name="mem_conv1_3_address0">18, 8, 9, 72</column>
<column name="mem_conv1_3_address1">9, 4, 9, 36</column>
<column name="mem_conv1_3_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_3_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_3_d0">1, 4, 1, 4</column>
<column name="mem_conv1_3_we0">1, 4, 1, 4</column>
<column name="mem_conv1_3_we1">1, 2, 1, 2</column>
<column name="mem_conv1_4_address0">18, 8, 9, 72</column>
<column name="mem_conv1_4_address1">9, 4, 9, 36</column>
<column name="mem_conv1_4_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_4_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_4_d0">1, 4, 1, 4</column>
<column name="mem_conv1_4_we0">1, 4, 1, 4</column>
<column name="mem_conv1_4_we1">1, 2, 1, 2</column>
<column name="mem_conv1_5_address0">18, 8, 9, 72</column>
<column name="mem_conv1_5_address1">9, 4, 9, 36</column>
<column name="mem_conv1_5_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_5_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_5_d0">1, 4, 1, 4</column>
<column name="mem_conv1_5_we0">1, 4, 1, 4</column>
<column name="mem_conv1_5_we1">1, 2, 1, 2</column>
<column name="mem_conv1_6_address0">18, 8, 9, 72</column>
<column name="mem_conv1_6_address1">9, 4, 9, 36</column>
<column name="mem_conv1_6_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_6_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_6_d0">1, 4, 1, 4</column>
<column name="mem_conv1_6_we0">1, 4, 1, 4</column>
<column name="mem_conv1_6_we1">1, 2, 1, 2</column>
<column name="mem_conv1_7_address0">18, 8, 9, 72</column>
<column name="mem_conv1_7_address1">9, 4, 9, 36</column>
<column name="mem_conv1_7_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_7_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_7_d0">1, 4, 1, 4</column>
<column name="mem_conv1_7_we0">1, 4, 1, 4</column>
<column name="mem_conv1_7_we1">1, 2, 1, 2</column>
<column name="mem_conv1_8_address0">18, 8, 9, 72</column>
<column name="mem_conv1_8_address1">9, 4, 9, 36</column>
<column name="mem_conv1_8_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_8_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_8_d0">1, 4, 1, 4</column>
<column name="mem_conv1_8_we0">1, 4, 1, 4</column>
<column name="mem_conv1_8_we1">1, 2, 1, 2</column>
<column name="mem_conv1_9_address0">18, 8, 9, 72</column>
<column name="mem_conv1_9_address1">9, 4, 9, 36</column>
<column name="mem_conv1_9_ce0">2, 8, 1, 8</column>
<column name="mem_conv1_9_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_9_d0">1, 4, 1, 4</column>
<column name="mem_conv1_9_we0">1, 4, 1, 4</column>
<column name="mem_conv1_9_we1">1, 2, 1, 2</column>
<column name="mem_conv2_0_address0">18, 9, 9, 81</column>
<column name="mem_conv2_0_address1">9, 5, 9, 45</column>
<column name="mem_conv2_0_ce0">4, 9, 1, 9</column>
<column name="mem_conv2_0_ce1">1, 5, 1, 5</column>
<column name="mem_conv2_0_d0">1, 5, 1, 5</column>
<column name="mem_conv2_0_we0">1, 5, 1, 5</column>
<column name="mem_conv2_0_we1">1, 2, 1, 2</column>
<column name="mem_conv2_10_address0">9, 6, 9, 54</column>
<column name="mem_conv2_10_address1">9, 4, 9, 36</column>
<column name="mem_conv2_10_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_10_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_10_d0">1, 4, 1, 4</column>
<column name="mem_conv2_10_we0">1, 4, 1, 4</column>
<column name="mem_conv2_10_we1">1, 2, 1, 2</column>
<column name="mem_conv2_11_address0">9, 6, 9, 54</column>
<column name="mem_conv2_11_address1">9, 4, 9, 36</column>
<column name="mem_conv2_11_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_11_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_11_d0">1, 4, 1, 4</column>
<column name="mem_conv2_11_we0">1, 4, 1, 4</column>
<column name="mem_conv2_11_we1">1, 2, 1, 2</column>
<column name="mem_conv2_12_address0">9, 6, 9, 54</column>
<column name="mem_conv2_12_address1">9, 4, 9, 36</column>
<column name="mem_conv2_12_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_12_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_12_d0">1, 4, 1, 4</column>
<column name="mem_conv2_12_we0">1, 4, 1, 4</column>
<column name="mem_conv2_12_we1">1, 2, 1, 2</column>
<column name="mem_conv2_13_address0">9, 6, 9, 54</column>
<column name="mem_conv2_13_address1">9, 4, 9, 36</column>
<column name="mem_conv2_13_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_13_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_13_d0">1, 4, 1, 4</column>
<column name="mem_conv2_13_we0">1, 4, 1, 4</column>
<column name="mem_conv2_13_we1">1, 2, 1, 2</column>
<column name="mem_conv2_14_address0">9, 6, 9, 54</column>
<column name="mem_conv2_14_address1">9, 4, 9, 36</column>
<column name="mem_conv2_14_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_14_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_14_d0">1, 4, 1, 4</column>
<column name="mem_conv2_14_we0">1, 4, 1, 4</column>
<column name="mem_conv2_14_we1">1, 2, 1, 2</column>
<column name="mem_conv2_15_address0">9, 6, 9, 54</column>
<column name="mem_conv2_15_address1">9, 4, 9, 36</column>
<column name="mem_conv2_15_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_15_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_15_d0">1, 4, 1, 4</column>
<column name="mem_conv2_15_we0">1, 4, 1, 4</column>
<column name="mem_conv2_15_we1">1, 2, 1, 2</column>
<column name="mem_conv2_1_address0">9, 7, 9, 63</column>
<column name="mem_conv2_1_address1">9, 5, 9, 45</column>
<column name="mem_conv2_1_ce0">1, 7, 1, 7</column>
<column name="mem_conv2_1_ce1">1, 5, 1, 5</column>
<column name="mem_conv2_1_d0">1, 4, 1, 4</column>
<column name="mem_conv2_1_we0">1, 4, 1, 4</column>
<column name="mem_conv2_1_we1">1, 2, 1, 2</column>
<column name="mem_conv2_2_address0">9, 6, 9, 54</column>
<column name="mem_conv2_2_address1">9, 4, 9, 36</column>
<column name="mem_conv2_2_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_2_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_2_d0">1, 4, 1, 4</column>
<column name="mem_conv2_2_we0">1, 4, 1, 4</column>
<column name="mem_conv2_2_we1">1, 2, 1, 2</column>
<column name="mem_conv2_3_address0">9, 6, 9, 54</column>
<column name="mem_conv2_3_address1">9, 4, 9, 36</column>
<column name="mem_conv2_3_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_3_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_3_d0">1, 4, 1, 4</column>
<column name="mem_conv2_3_we0">1, 4, 1, 4</column>
<column name="mem_conv2_3_we1">1, 2, 1, 2</column>
<column name="mem_conv2_4_address0">9, 6, 9, 54</column>
<column name="mem_conv2_4_address1">9, 4, 9, 36</column>
<column name="mem_conv2_4_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_4_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_4_d0">1, 4, 1, 4</column>
<column name="mem_conv2_4_we0">1, 4, 1, 4</column>
<column name="mem_conv2_4_we1">1, 2, 1, 2</column>
<column name="mem_conv2_5_address0">9, 6, 9, 54</column>
<column name="mem_conv2_5_address1">9, 4, 9, 36</column>
<column name="mem_conv2_5_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_5_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_5_d0">1, 4, 1, 4</column>
<column name="mem_conv2_5_we0">1, 4, 1, 4</column>
<column name="mem_conv2_5_we1">1, 2, 1, 2</column>
<column name="mem_conv2_6_address0">9, 6, 9, 54</column>
<column name="mem_conv2_6_address1">9, 4, 9, 36</column>
<column name="mem_conv2_6_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_6_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_6_d0">1, 4, 1, 4</column>
<column name="mem_conv2_6_we0">1, 4, 1, 4</column>
<column name="mem_conv2_6_we1">1, 2, 1, 2</column>
<column name="mem_conv2_7_address0">9, 6, 9, 54</column>
<column name="mem_conv2_7_address1">9, 4, 9, 36</column>
<column name="mem_conv2_7_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_7_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_7_d0">1, 4, 1, 4</column>
<column name="mem_conv2_7_we0">1, 4, 1, 4</column>
<column name="mem_conv2_7_we1">1, 2, 1, 2</column>
<column name="mem_conv2_8_address0">9, 6, 9, 54</column>
<column name="mem_conv2_8_address1">9, 4, 9, 36</column>
<column name="mem_conv2_8_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_8_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_8_d0">1, 4, 1, 4</column>
<column name="mem_conv2_8_we0">1, 4, 1, 4</column>
<column name="mem_conv2_8_we1">1, 2, 1, 2</column>
<column name="mem_conv2_9_address0">9, 6, 9, 54</column>
<column name="mem_conv2_9_address1">9, 4, 9, 36</column>
<column name="mem_conv2_9_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_9_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_9_d0">1, 4, 1, 4</column>
<column name="mem_conv2_9_we0">1, 4, 1, 4</column>
<column name="mem_conv2_9_we1">1, 2, 1, 2</column>
<column name="output_V_reg_413">32, 2, 32, 64</column>
<column name="strm_in_V_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Hi_assign_reg_402">6, 0, 6, 0</column>
<column name="ap_CS_fsm">22, 0, 22, 0</column>
<column name="ap_reg_grp_dut_conv_fu_479_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_dense_1_fu_587_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_dense_fu_612_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_max_pool_fu_437_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_pad_fu_622_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_reshape_fu_579_ap_start">1, 0, 1, 0</column>
<column name="i_2_reg_757">4, 0, 4, 0</column>
<column name="i_3_reg_793">4, 0, 4, 0</column>
<column name="i_reg_391">4, 0, 4, 0</column>
<column name="max_id_V_cast2_reg_780">4, 0, 32, 28</column>
<column name="max_id_V_reg_426">4, 0, 4, 0</column>
<column name="output_V_reg_413">32, 0, 32, 0</column>
<column name="tmp_V_1_reg_762">32, 0, 32, 0</column>
<column name="tmp_s_reg_767">3, 0, 8, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_V_V_dout">in, 32, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_empty_n">in, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_read">out, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_out_V_V_din">out, 32, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_full_n">in, 1, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_write">out, 1, ap_fifo, strm_out_V_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.38</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp.V', bnn.cpp:30">read, 4.38, 4.38, -, -, -, fifo, read, &apos;strm_in_V_V&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
