ARM GAS  /tmp/cc8Q3Ggl.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB130:
  28              		.file 1 "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /tmp/cc8Q3Ggl.s 			page 2


  31:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  58:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  59:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  61:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  62:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  63:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  64:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  65:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  66:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  67:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  68:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  69:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  70:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  71:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  72:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  73:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  74:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  75:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  76:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  77:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  78:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  79:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  80:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  81:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  82:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  83:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  84:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  85:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  86:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  87:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/cc8Q3Ggl.s 			page 3


  88:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  89:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  90:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  91:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  92:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  93:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  94:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  95:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  96:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
  97:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  98:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  99:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 100:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 101:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 102:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 103:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 104:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 105:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 106:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 107:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 108:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 109:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 110:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 111:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 112:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 113:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 114:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 115:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 116:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 117:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 118:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 120:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 121:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 122:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 123:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 124:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 125:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 126:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 127:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 128:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 129:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 130:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 131:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 132:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 133:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 134:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 135:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 136:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 137:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 138:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 139:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 140:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 141:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 142:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 143:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 144:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
ARM GAS  /tmp/cc8Q3Ggl.s 			page 4


 145:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 146:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
 147:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 148:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 149:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 150:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 151:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 152:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 153:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 154:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 155:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 156:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 157:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 158:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 159:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 160:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 161:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 162:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 163:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 164:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 165:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 166:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 167:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 168:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 169:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 170:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 171:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 172:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 173:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 174:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 175:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 176:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 177:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 178:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 179:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 180:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 181:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 182:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 183:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 184:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 185:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 186:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 187:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 188:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 189:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 190:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 191:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 192:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 193:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 194:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 195:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 196:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 197:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 198:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 199:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 200:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 201:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
ARM GAS  /tmp/cc8Q3Ggl.s 			page 5


 202:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 203:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  29              		.loc 1 203 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 204:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  34              		.loc 1 204 3 view .LVU1
 205:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  35              		.loc 1 205 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE130:
  41              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  42              		.align	1
  43              		.weak	HAL_RCC_OscConfig
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu fpv4-sp-d16
  49              	HAL_RCC_OscConfig:
  50              	.LVL0:
  51              	.LFB131:
 206:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 207:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 208:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 209:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 210:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 211:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 212:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 213:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 214:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 215:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 216:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 217:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 218:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 219:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 220:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 221:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 222:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  52              		.loc 1 222 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 8
  55              		@ frame_needed = 0, uses_anonymous_args = 0
 223:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  56              		.loc 1 223 3 view .LVU4
 224:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 225:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 226:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
  57              		.loc 1 226 3 view .LVU5
  58              		.loc 1 226 5 is_stmt 0 view .LVU6
  59 0000 0028     		cmp	r0, #0
  60 0002 00F0E081 		beq	.L52
 222:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  61              		.loc 1 222 1 view .LVU7
ARM GAS  /tmp/cc8Q3Ggl.s 			page 6


  62 0006 70B5     		push	{r4, r5, r6, lr}
  63              	.LCFI0:
  64              		.cfi_def_cfa_offset 16
  65              		.cfi_offset 4, -16
  66              		.cfi_offset 5, -12
  67              		.cfi_offset 6, -8
  68              		.cfi_offset 14, -4
  69 0008 82B0     		sub	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 24
  72 000a 0446     		mov	r4, r0
 227:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 228:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 229:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 230:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 231:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 232:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  73              		.loc 1 232 3 is_stmt 1 view .LVU8
 233:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 234:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  74              		.loc 1 234 3 view .LVU9
  75              		.loc 1 234 25 is_stmt 0 view .LVU10
  76 000c 0368     		ldr	r3, [r0]
  77              		.loc 1 234 5 view .LVU11
  78 000e 13F0010F 		tst	r3, #1
  79 0012 3BD0     		beq	.L4
 235:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 236:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 237:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  80              		.loc 1 237 5 is_stmt 1 view .LVU12
 238:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 239:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
  81              		.loc 1 239 5 view .LVU13
  82              		.loc 1 239 9 is_stmt 0 view .LVU14
  83 0014 9F4B     		ldr	r3, .L93
  84 0016 9B68     		ldr	r3, [r3, #8]
  85 0018 03F00C03 		and	r3, r3, #12
  86              		.loc 1 239 7 view .LVU15
  87 001c 042B     		cmp	r3, #4
  88 001e 2CD0     		beq	.L5
 240:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
  89              		.loc 1 240 9 discriminator 1 view .LVU16
  90 0020 9C4B     		ldr	r3, .L93
  91 0022 9B68     		ldr	r3, [r3, #8]
  92 0024 03F00C03 		and	r3, r3, #12
 239:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
  93              		.loc 1 239 60 discriminator 1 view .LVU17
  94 0028 082B     		cmp	r3, #8
  95 002a 21D0     		beq	.L79
  96              	.L6:
 241:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 242:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 243:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 244:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 245:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 246:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 247:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
ARM GAS  /tmp/cc8Q3Ggl.s 			page 7


 248:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 249:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 250:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  97              		.loc 1 250 7 is_stmt 1 view .LVU18
  98              		.loc 1 250 7 view .LVU19
  99 002c 6368     		ldr	r3, [r4, #4]
 100 002e B3F5803F 		cmp	r3, #65536
 101 0032 4FD0     		beq	.L80
 102              		.loc 1 250 7 discriminator 2 view .LVU20
 103 0034 B3F5A02F 		cmp	r3, #327680
 104 0038 52D0     		beq	.L81
 105              		.loc 1 250 7 discriminator 5 view .LVU21
 106 003a 964B     		ldr	r3, .L93
 107 003c 1A68     		ldr	r2, [r3]
 108 003e 22F48032 		bic	r2, r2, #65536
 109 0042 1A60     		str	r2, [r3]
 110              		.loc 1 250 7 discriminator 5 view .LVU22
 111 0044 1A68     		ldr	r2, [r3]
 112 0046 22F48022 		bic	r2, r2, #262144
 113 004a 1A60     		str	r2, [r3]
 114              	.L8:
 115              		.loc 1 250 7 discriminator 7 view .LVU23
 251:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 252:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 253:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 116              		.loc 1 253 7 discriminator 7 view .LVU24
 117              		.loc 1 253 28 is_stmt 0 discriminator 7 view .LVU25
 118 004c 6368     		ldr	r3, [r4, #4]
 119              		.loc 1 253 9 discriminator 7 view .LVU26
 120 004e 002B     		cmp	r3, #0
 121 0050 50D0     		beq	.L10
 254:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 255:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 256:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 122              		.loc 1 256 9 is_stmt 1 view .LVU27
 123              		.loc 1 256 21 is_stmt 0 view .LVU28
 124 0052 FFF7FEFF 		bl	HAL_GetTick
 125              	.LVL1:
 126              		.loc 1 256 21 view .LVU29
 127 0056 0546     		mov	r5, r0
 128              	.LVL2:
 257:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 258:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 259:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 129              		.loc 1 259 9 is_stmt 1 view .LVU30
 130              	.L11:
 131              		.loc 1 259 51 view .LVU31
 132              		.loc 1 259 15 is_stmt 0 view .LVU32
 133 0058 8E4B     		ldr	r3, .L93
 134 005a 1B68     		ldr	r3, [r3]
 135              		.loc 1 259 51 view .LVU33
 136 005c 13F4003F 		tst	r3, #131072
 137 0060 14D1     		bne	.L4
 260:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 261:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 138              		.loc 1 261 11 is_stmt 1 view .LVU34
 139              		.loc 1 261 15 is_stmt 0 view .LVU35
ARM GAS  /tmp/cc8Q3Ggl.s 			page 8


 140 0062 FFF7FEFF 		bl	HAL_GetTick
 141              	.LVL3:
 142              		.loc 1 261 29 view .LVU36
 143 0066 401B     		subs	r0, r0, r5
 144              		.loc 1 261 13 view .LVU37
 145 0068 6428     		cmp	r0, #100
 146 006a F5D9     		bls	.L11
 262:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 263:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 147              		.loc 1 263 20 view .LVU38
 148 006c 0320     		movs	r0, #3
 149 006e B1E1     		b	.L3
 150              	.LVL4:
 151              	.L79:
 240:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 152              		.loc 1 240 68 view .LVU39
 153 0070 884B     		ldr	r3, .L93
 154 0072 5B68     		ldr	r3, [r3, #4]
 240:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 155              		.loc 1 240 60 view .LVU40
 156 0074 13F4800F 		tst	r3, #4194304
 157 0078 D8D0     		beq	.L6
 158              	.L5:
 242:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 159              		.loc 1 242 7 is_stmt 1 view .LVU41
 242:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 160              		.loc 1 242 11 is_stmt 0 view .LVU42
 161 007a 864B     		ldr	r3, .L93
 162 007c 1B68     		ldr	r3, [r3]
 242:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 163              		.loc 1 242 9 view .LVU43
 164 007e 13F4003F 		tst	r3, #131072
 165 0082 03D0     		beq	.L4
 242:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 166              		.loc 1 242 78 discriminator 1 view .LVU44
 167 0084 6368     		ldr	r3, [r4, #4]
 242:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 168              		.loc 1 242 57 discriminator 1 view .LVU45
 169 0086 002B     		cmp	r3, #0
 170 0088 00F09F81 		beq	.L82
 171              	.LVL5:
 172              	.L4:
 264:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 265:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 266:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 267:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 268:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 269:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 270:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 271:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 272:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 273:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 274:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 275:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 276:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 277:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 278:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
ARM GAS  /tmp/cc8Q3Ggl.s 			page 9


 279:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 280:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 281:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 282:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 283:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 284:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 173              		.loc 1 284 3 is_stmt 1 view .LVU46
 174              		.loc 1 284 25 is_stmt 0 view .LVU47
 175 008c 2368     		ldr	r3, [r4]
 176              		.loc 1 284 5 view .LVU48
 177 008e 13F0020F 		tst	r3, #2
 178 0092 54D0     		beq	.L15
 285:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 286:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 287:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 179              		.loc 1 287 5 is_stmt 1 view .LVU49
 288:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 180              		.loc 1 288 5 view .LVU50
 289:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 290:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 291:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 181              		.loc 1 291 5 view .LVU51
 182              		.loc 1 291 9 is_stmt 0 view .LVU52
 183 0094 7F4B     		ldr	r3, .L93
 184 0096 9B68     		ldr	r3, [r3, #8]
 185              		.loc 1 291 7 view .LVU53
 186 0098 13F00C0F 		tst	r3, #12
 187 009c 3ED0     		beq	.L16
 292:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 188              		.loc 1 292 9 discriminator 1 view .LVU54
 189 009e 7D4B     		ldr	r3, .L93
 190 00a0 9B68     		ldr	r3, [r3, #8]
 191 00a2 03F00C03 		and	r3, r3, #12
 291:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 192              		.loc 1 291 60 discriminator 1 view .LVU55
 193 00a6 082B     		cmp	r3, #8
 194 00a8 33D0     		beq	.L83
 195              	.L17:
 293:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 294:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 295:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 296:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 297:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 298:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 299:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 300:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 301:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 302:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 303:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 304:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 305:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 306:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 307:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 308:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 309:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 196              		.loc 1 309 7 is_stmt 1 view .LVU56
 197              		.loc 1 309 28 is_stmt 0 view .LVU57
ARM GAS  /tmp/cc8Q3Ggl.s 			page 10


 198 00aa E368     		ldr	r3, [r4, #12]
 199              		.loc 1 309 9 view .LVU58
 200 00ac 002B     		cmp	r3, #0
 201 00ae 68D0     		beq	.L19
 310:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 311:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 312:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 202              		.loc 1 312 9 is_stmt 1 view .LVU59
 203 00b0 794B     		ldr	r3, .L93+4
 204 00b2 0122     		movs	r2, #1
 205 00b4 1A60     		str	r2, [r3]
 313:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 314:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 315:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 206              		.loc 1 315 9 view .LVU60
 207              		.loc 1 315 21 is_stmt 0 view .LVU61
 208 00b6 FFF7FEFF 		bl	HAL_GetTick
 209              	.LVL6:
 210 00ba 0546     		mov	r5, r0
 211              	.LVL7:
 316:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 317:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 318:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 212              		.loc 1 318 9 is_stmt 1 view .LVU62
 213              	.L20:
 214              		.loc 1 318 51 view .LVU63
 215              		.loc 1 318 15 is_stmt 0 view .LVU64
 216 00bc 754B     		ldr	r3, .L93
 217 00be 1B68     		ldr	r3, [r3]
 218              		.loc 1 318 51 view .LVU65
 219 00c0 13F0020F 		tst	r3, #2
 220 00c4 54D1     		bne	.L84
 319:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 320:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 221              		.loc 1 320 11 is_stmt 1 view .LVU66
 222              		.loc 1 320 15 is_stmt 0 view .LVU67
 223 00c6 FFF7FEFF 		bl	HAL_GetTick
 224              	.LVL8:
 225              		.loc 1 320 29 view .LVU68
 226 00ca 401B     		subs	r0, r0, r5
 227              		.loc 1 320 13 view .LVU69
 228 00cc 0228     		cmp	r0, #2
 229 00ce F5D9     		bls	.L20
 321:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 322:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 230              		.loc 1 322 20 view .LVU70
 231 00d0 0320     		movs	r0, #3
 232 00d2 7FE1     		b	.L3
 233              	.LVL9:
 234              	.L80:
 250:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 235              		.loc 1 250 7 is_stmt 1 discriminator 1 view .LVU71
 236 00d4 6F4A     		ldr	r2, .L93
 237 00d6 1368     		ldr	r3, [r2]
 238 00d8 43F48033 		orr	r3, r3, #65536
 239 00dc 1360     		str	r3, [r2]
 240 00de B5E7     		b	.L8
ARM GAS  /tmp/cc8Q3Ggl.s 			page 11


 241              	.L81:
 250:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 242              		.loc 1 250 7 discriminator 4 view .LVU72
 243 00e0 6C4B     		ldr	r3, .L93
 244 00e2 1A68     		ldr	r2, [r3]
 245 00e4 42F48022 		orr	r2, r2, #262144
 246 00e8 1A60     		str	r2, [r3]
 250:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 247              		.loc 1 250 7 discriminator 4 view .LVU73
 248 00ea 1A68     		ldr	r2, [r3]
 249 00ec 42F48032 		orr	r2, r2, #65536
 250 00f0 1A60     		str	r2, [r3]
 251 00f2 ABE7     		b	.L8
 252              	.L10:
 270:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 253              		.loc 1 270 9 view .LVU74
 270:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 254              		.loc 1 270 21 is_stmt 0 view .LVU75
 255 00f4 FFF7FEFF 		bl	HAL_GetTick
 256              	.LVL10:
 270:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 257              		.loc 1 270 21 view .LVU76
 258 00f8 0546     		mov	r5, r0
 259              	.LVL11:
 273:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 260              		.loc 1 273 9 is_stmt 1 view .LVU77
 261              	.L13:
 273:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 262              		.loc 1 273 51 view .LVU78
 273:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 263              		.loc 1 273 15 is_stmt 0 view .LVU79
 264 00fa 664B     		ldr	r3, .L93
 265 00fc 1B68     		ldr	r3, [r3]
 273:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 266              		.loc 1 273 51 view .LVU80
 267 00fe 13F4003F 		tst	r3, #131072
 268 0102 C3D0     		beq	.L4
 275:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 269              		.loc 1 275 11 is_stmt 1 view .LVU81
 275:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 270              		.loc 1 275 15 is_stmt 0 view .LVU82
 271 0104 FFF7FEFF 		bl	HAL_GetTick
 272              	.LVL12:
 275:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 273              		.loc 1 275 29 view .LVU83
 274 0108 401B     		subs	r0, r0, r5
 275:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 275              		.loc 1 275 13 view .LVU84
 276 010a 6428     		cmp	r0, #100
 277 010c F5D9     		bls	.L13
 277:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 278              		.loc 1 277 20 view .LVU85
 279 010e 0320     		movs	r0, #3
 280 0110 60E1     		b	.L3
 281              	.LVL13:
 282              	.L83:
 292:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /tmp/cc8Q3Ggl.s 			page 12


 283              		.loc 1 292 68 view .LVU86
 284 0112 604B     		ldr	r3, .L93
 285 0114 5B68     		ldr	r3, [r3, #4]
 292:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 286              		.loc 1 292 60 view .LVU87
 287 0116 13F4800F 		tst	r3, #4194304
 288 011a C6D1     		bne	.L17
 289              	.L16:
 295:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 290              		.loc 1 295 7 is_stmt 1 view .LVU88
 295:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 291              		.loc 1 295 11 is_stmt 0 view .LVU89
 292 011c 5D4B     		ldr	r3, .L93
 293 011e 1B68     		ldr	r3, [r3]
 295:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 294              		.loc 1 295 9 view .LVU90
 295 0120 13F0020F 		tst	r3, #2
 296 0124 03D0     		beq	.L18
 295:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 297              		.loc 1 295 78 discriminator 1 view .LVU91
 298 0126 E368     		ldr	r3, [r4, #12]
 295:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 299              		.loc 1 295 57 discriminator 1 view .LVU92
 300 0128 012B     		cmp	r3, #1
 301 012a 40F05081 		bne	.L56
 302              	.L18:
 303:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 303              		.loc 1 303 9 is_stmt 1 view .LVU93
 304 012e 594A     		ldr	r2, .L93
 305 0130 1368     		ldr	r3, [r2]
 306 0132 23F0F803 		bic	r3, r3, #248
 307 0136 2169     		ldr	r1, [r4, #16]
 308 0138 43EAC103 		orr	r3, r3, r1, lsl #3
 309 013c 1360     		str	r3, [r2]
 310              	.L15:
 323:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 324:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 325:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 326:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 327:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 328:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 329:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 330:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 331:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 332:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 333:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 334:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 335:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 336:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 337:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 338:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 339:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 340:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 341:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 342:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 343:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 344:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
ARM GAS  /tmp/cc8Q3Ggl.s 			page 13


 345:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 346:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 347:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 348:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 349:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 311              		.loc 1 349 3 view .LVU94
 312              		.loc 1 349 25 is_stmt 0 view .LVU95
 313 013e 2368     		ldr	r3, [r4]
 314              		.loc 1 349 5 view .LVU96
 315 0140 13F0080F 		tst	r3, #8
 316 0144 42D0     		beq	.L24
 350:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 351:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 352:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 317              		.loc 1 352 5 is_stmt 1 view .LVU97
 353:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 354:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 355:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 318              		.loc 1 355 5 view .LVU98
 319              		.loc 1 355 26 is_stmt 0 view .LVU99
 320 0146 6369     		ldr	r3, [r4, #20]
 321              		.loc 1 355 7 view .LVU100
 322 0148 6BB3     		cbz	r3, .L25
 356:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 357:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 358:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 323              		.loc 1 358 7 is_stmt 1 view .LVU101
 324 014a 534B     		ldr	r3, .L93+4
 325 014c 0122     		movs	r2, #1
 326 014e C3F8802E 		str	r2, [r3, #3712]
 359:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 360:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 361:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 327              		.loc 1 361 7 view .LVU102
 328              		.loc 1 361 19 is_stmt 0 view .LVU103
 329 0152 FFF7FEFF 		bl	HAL_GetTick
 330              	.LVL14:
 331 0156 0546     		mov	r5, r0
 332              	.LVL15:
 362:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 363:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 364:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 333              		.loc 1 364 7 is_stmt 1 view .LVU104
 334              	.L26:
 335              		.loc 1 364 49 view .LVU105
 336              		.loc 1 364 13 is_stmt 0 view .LVU106
 337 0158 4E4B     		ldr	r3, .L93
 338 015a 5B6F     		ldr	r3, [r3, #116]
 339              		.loc 1 364 49 view .LVU107
 340 015c 13F0020F 		tst	r3, #2
 341 0160 34D1     		bne	.L24
 365:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 366:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 342              		.loc 1 366 9 is_stmt 1 view .LVU108
 343              		.loc 1 366 13 is_stmt 0 view .LVU109
 344 0162 FFF7FEFF 		bl	HAL_GetTick
 345              	.LVL16:
ARM GAS  /tmp/cc8Q3Ggl.s 			page 14


 346              		.loc 1 366 27 view .LVU110
 347 0166 401B     		subs	r0, r0, r5
 348              		.loc 1 366 11 view .LVU111
 349 0168 0228     		cmp	r0, #2
 350 016a F5D9     		bls	.L26
 367:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 368:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 351              		.loc 1 368 18 view .LVU112
 352 016c 0320     		movs	r0, #3
 353 016e 31E1     		b	.L3
 354              	.L84:
 327:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 355              		.loc 1 327 9 is_stmt 1 view .LVU113
 356 0170 484A     		ldr	r2, .L93
 357 0172 1368     		ldr	r3, [r2]
 358 0174 23F0F803 		bic	r3, r3, #248
 359 0178 2169     		ldr	r1, [r4, #16]
 360 017a 43EAC103 		orr	r3, r3, r1, lsl #3
 361 017e 1360     		str	r3, [r2]
 362 0180 DDE7     		b	.L15
 363              	.LVL17:
 364              	.L19:
 332:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 365              		.loc 1 332 9 view .LVU114
 366 0182 454B     		ldr	r3, .L93+4
 367 0184 0022     		movs	r2, #0
 368 0186 1A60     		str	r2, [r3]
 335:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 369              		.loc 1 335 9 view .LVU115
 335:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 370              		.loc 1 335 21 is_stmt 0 view .LVU116
 371 0188 FFF7FEFF 		bl	HAL_GetTick
 372              	.LVL18:
 373 018c 0546     		mov	r5, r0
 374              	.LVL19:
 338:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 375              		.loc 1 338 9 is_stmt 1 view .LVU117
 376              	.L22:
 338:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 377              		.loc 1 338 51 view .LVU118
 338:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 378              		.loc 1 338 15 is_stmt 0 view .LVU119
 379 018e 414B     		ldr	r3, .L93
 380 0190 1B68     		ldr	r3, [r3]
 338:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 381              		.loc 1 338 51 view .LVU120
 382 0192 13F0020F 		tst	r3, #2
 383 0196 D2D0     		beq	.L15
 340:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 384              		.loc 1 340 11 is_stmt 1 view .LVU121
 340:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 385              		.loc 1 340 15 is_stmt 0 view .LVU122
 386 0198 FFF7FEFF 		bl	HAL_GetTick
 387              	.LVL20:
 340:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 388              		.loc 1 340 29 view .LVU123
 389 019c 401B     		subs	r0, r0, r5
ARM GAS  /tmp/cc8Q3Ggl.s 			page 15


 340:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 390              		.loc 1 340 13 view .LVU124
 391 019e 0228     		cmp	r0, #2
 392 01a0 F5D9     		bls	.L22
 342:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 393              		.loc 1 342 20 view .LVU125
 394 01a2 0320     		movs	r0, #3
 395 01a4 16E1     		b	.L3
 396              	.LVL21:
 397              	.L25:
 369:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 370:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 371:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 372:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 373:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 374:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 375:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 398              		.loc 1 375 7 is_stmt 1 view .LVU126
 399 01a6 3C4B     		ldr	r3, .L93+4
 400 01a8 0022     		movs	r2, #0
 401 01aa C3F8802E 		str	r2, [r3, #3712]
 376:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 377:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 378:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 402              		.loc 1 378 7 view .LVU127
 403              		.loc 1 378 19 is_stmt 0 view .LVU128
 404 01ae FFF7FEFF 		bl	HAL_GetTick
 405              	.LVL22:
 406 01b2 0546     		mov	r5, r0
 407              	.LVL23:
 379:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 380:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 381:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 408              		.loc 1 381 7 is_stmt 1 view .LVU129
 409              	.L28:
 410              		.loc 1 381 49 view .LVU130
 411              		.loc 1 381 13 is_stmt 0 view .LVU131
 412 01b4 374B     		ldr	r3, .L93
 413 01b6 5B6F     		ldr	r3, [r3, #116]
 414              		.loc 1 381 49 view .LVU132
 415 01b8 13F0020F 		tst	r3, #2
 416 01bc 06D0     		beq	.L24
 382:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 383:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 417              		.loc 1 383 9 is_stmt 1 view .LVU133
 418              		.loc 1 383 13 is_stmt 0 view .LVU134
 419 01be FFF7FEFF 		bl	HAL_GetTick
 420              	.LVL24:
 421              		.loc 1 383 27 view .LVU135
 422 01c2 401B     		subs	r0, r0, r5
 423              		.loc 1 383 11 view .LVU136
 424 01c4 0228     		cmp	r0, #2
 425 01c6 F5D9     		bls	.L28
 384:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 385:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 426              		.loc 1 385 18 view .LVU137
 427 01c8 0320     		movs	r0, #3
ARM GAS  /tmp/cc8Q3Ggl.s 			page 16


 428 01ca 03E1     		b	.L3
 429              	.LVL25:
 430              	.L24:
 386:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 387:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 388:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 389:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 390:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 391:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 431              		.loc 1 391 3 is_stmt 1 view .LVU138
 432              		.loc 1 391 25 is_stmt 0 view .LVU139
 433 01cc 2368     		ldr	r3, [r4]
 434              		.loc 1 391 5 view .LVU140
 435 01ce 13F0040F 		tst	r3, #4
 436 01d2 77D0     		beq	.L30
 437              	.LBB2:
 392:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 393:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 438              		.loc 1 393 5 is_stmt 1 view .LVU141
 439              	.LVL26:
 394:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 395:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 396:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 440              		.loc 1 396 5 view .LVU142
 397:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 398:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 399:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 400:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 441              		.loc 1 400 5 view .LVU143
 442              		.loc 1 400 8 is_stmt 0 view .LVU144
 443 01d4 2F4B     		ldr	r3, .L93
 444 01d6 1B6C     		ldr	r3, [r3, #64]
 445              		.loc 1 400 7 view .LVU145
 446 01d8 13F0805F 		tst	r3, #268435456
 447 01dc 33D1     		bne	.L61
 401:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 402:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 448              		.loc 1 402 7 is_stmt 1 view .LVU146
 449              	.LBB3:
 450              		.loc 1 402 7 view .LVU147
 451 01de 0023     		movs	r3, #0
 452 01e0 0193     		str	r3, [sp, #4]
 453              		.loc 1 402 7 view .LVU148
 454 01e2 2C4B     		ldr	r3, .L93
 455 01e4 1A6C     		ldr	r2, [r3, #64]
 456 01e6 42F08052 		orr	r2, r2, #268435456
 457 01ea 1A64     		str	r2, [r3, #64]
 458              		.loc 1 402 7 view .LVU149
 459 01ec 1B6C     		ldr	r3, [r3, #64]
 460 01ee 03F08053 		and	r3, r3, #268435456
 461 01f2 0193     		str	r3, [sp, #4]
 462              		.loc 1 402 7 view .LVU150
 463 01f4 019B     		ldr	r3, [sp, #4]
 464              	.LBE3:
 465              		.loc 1 402 7 view .LVU151
 403:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 466              		.loc 1 403 7 view .LVU152
ARM GAS  /tmp/cc8Q3Ggl.s 			page 17


 467              	.LVL27:
 468              		.loc 1 403 21 is_stmt 0 view .LVU153
 469 01f6 0125     		movs	r5, #1
 470              	.LVL28:
 471              	.L31:
 404:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 405:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 406:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 472              		.loc 1 406 5 is_stmt 1 view .LVU154
 473              		.loc 1 406 8 is_stmt 0 view .LVU155
 474 01f8 284B     		ldr	r3, .L93+8
 475 01fa 1B68     		ldr	r3, [r3]
 476              		.loc 1 406 7 view .LVU156
 477 01fc 13F4807F 		tst	r3, #256
 478 0200 23D0     		beq	.L85
 479              	.L32:
 407:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 408:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 409:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 410:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 411:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 412:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 413:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 414:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 415:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 416:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 417:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 418:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 419:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 420:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 421:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 422:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 423:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 424:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 480              		.loc 1 424 5 is_stmt 1 view .LVU157
 481              		.loc 1 424 5 view .LVU158
 482 0202 A368     		ldr	r3, [r4, #8]
 483 0204 012B     		cmp	r3, #1
 484 0206 34D0     		beq	.L86
 485              		.loc 1 424 5 discriminator 2 view .LVU159
 486 0208 052B     		cmp	r3, #5
 487 020a 38D0     		beq	.L87
 488              		.loc 1 424 5 discriminator 5 view .LVU160
 489 020c 214B     		ldr	r3, .L93
 490 020e 1A6F     		ldr	r2, [r3, #112]
 491 0210 22F00102 		bic	r2, r2, #1
 492 0214 1A67     		str	r2, [r3, #112]
 493              		.loc 1 424 5 discriminator 5 view .LVU161
 494 0216 1A6F     		ldr	r2, [r3, #112]
 495 0218 22F00402 		bic	r2, r2, #4
 496 021c 1A67     		str	r2, [r3, #112]
 497              	.L36:
 498              		.loc 1 424 5 discriminator 7 view .LVU162
 425:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 426:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 499              		.loc 1 426 5 discriminator 7 view .LVU163
 500              		.loc 1 426 26 is_stmt 0 discriminator 7 view .LVU164
ARM GAS  /tmp/cc8Q3Ggl.s 			page 18


 501 021e A368     		ldr	r3, [r4, #8]
 502              		.loc 1 426 7 discriminator 7 view .LVU165
 503 0220 002B     		cmp	r3, #0
 504 0222 3DD0     		beq	.L38
 427:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 428:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 429:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 505              		.loc 1 429 7 is_stmt 1 view .LVU166
 506              		.loc 1 429 19 is_stmt 0 view .LVU167
 507 0224 FFF7FEFF 		bl	HAL_GetTick
 508              	.LVL29:
 509 0228 0646     		mov	r6, r0
 510              	.LVL30:
 430:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 431:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 432:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 511              		.loc 1 432 7 is_stmt 1 view .LVU168
 512              	.L39:
 513              		.loc 1 432 49 view .LVU169
 514              		.loc 1 432 13 is_stmt 0 view .LVU170
 515 022a 1A4B     		ldr	r3, .L93
 516 022c 1B6F     		ldr	r3, [r3, #112]
 517              		.loc 1 432 49 view .LVU171
 518 022e 13F0020F 		tst	r3, #2
 519 0232 46D1     		bne	.L41
 433:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 434:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 520              		.loc 1 434 9 is_stmt 1 view .LVU172
 521              		.loc 1 434 13 is_stmt 0 view .LVU173
 522 0234 FFF7FEFF 		bl	HAL_GetTick
 523              	.LVL31:
 524              		.loc 1 434 27 view .LVU174
 525 0238 801B     		subs	r0, r0, r6
 526              		.loc 1 434 11 view .LVU175
 527 023a 41F28833 		movw	r3, #5000
 528 023e 9842     		cmp	r0, r3
 529 0240 F3D9     		bls	.L39
 435:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 436:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 530              		.loc 1 436 18 view .LVU176
 531 0242 0320     		movs	r0, #3
 532 0244 C6E0     		b	.L3
 533              	.LVL32:
 534              	.L61:
 393:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 535              		.loc 1 393 22 view .LVU177
 536 0246 0025     		movs	r5, #0
 537 0248 D6E7     		b	.L31
 538              	.LVL33:
 539              	.L85:
 409:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 540              		.loc 1 409 7 is_stmt 1 view .LVU178
 541 024a 144A     		ldr	r2, .L93+8
 542 024c 1368     		ldr	r3, [r2]
 543 024e 43F48073 		orr	r3, r3, #256
 544 0252 1360     		str	r3, [r2]
 412:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/cc8Q3Ggl.s 			page 19


 545              		.loc 1 412 7 view .LVU179
 412:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 546              		.loc 1 412 19 is_stmt 0 view .LVU180
 547 0254 FFF7FEFF 		bl	HAL_GetTick
 548              	.LVL34:
 549 0258 0646     		mov	r6, r0
 550              	.LVL35:
 414:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 551              		.loc 1 414 7 is_stmt 1 view .LVU181
 552              	.L33:
 414:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 553              		.loc 1 414 13 view .LVU182
 554 025a 104B     		ldr	r3, .L93+8
 555 025c 1B68     		ldr	r3, [r3]
 556 025e 13F4807F 		tst	r3, #256
 557 0262 CED1     		bne	.L32
 416:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 558              		.loc 1 416 9 view .LVU183
 416:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 559              		.loc 1 416 13 is_stmt 0 view .LVU184
 560 0264 FFF7FEFF 		bl	HAL_GetTick
 561              	.LVL36:
 416:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 562              		.loc 1 416 27 view .LVU185
 563 0268 801B     		subs	r0, r0, r6
 416:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 564              		.loc 1 416 11 view .LVU186
 565 026a 0228     		cmp	r0, #2
 566 026c F5D9     		bls	.L33
 418:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 567              		.loc 1 418 18 view .LVU187
 568 026e 0320     		movs	r0, #3
 569 0270 B0E0     		b	.L3
 570              	.LVL37:
 571              	.L86:
 424:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 572              		.loc 1 424 5 is_stmt 1 discriminator 1 view .LVU188
 573 0272 084A     		ldr	r2, .L93
 574 0274 136F     		ldr	r3, [r2, #112]
 575 0276 43F00103 		orr	r3, r3, #1
 576 027a 1367     		str	r3, [r2, #112]
 577 027c CFE7     		b	.L36
 578              	.L87:
 424:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 579              		.loc 1 424 5 discriminator 4 view .LVU189
 580 027e 054B     		ldr	r3, .L93
 581 0280 1A6F     		ldr	r2, [r3, #112]
 582 0282 42F00402 		orr	r2, r2, #4
 583 0286 1A67     		str	r2, [r3, #112]
 424:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 584              		.loc 1 424 5 discriminator 4 view .LVU190
 585 0288 1A6F     		ldr	r2, [r3, #112]
 586 028a 42F00102 		orr	r2, r2, #1
 587 028e 1A67     		str	r2, [r3, #112]
 588 0290 C5E7     		b	.L36
 589              	.L94:
 590 0292 00BF     		.align	2
ARM GAS  /tmp/cc8Q3Ggl.s 			page 20


 591              	.L93:
 592 0294 00380240 		.word	1073887232
 593 0298 00004742 		.word	1111949312
 594 029c 00700040 		.word	1073770496
 595              	.L38:
 437:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 438:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 439:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 440:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 441:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 442:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 443:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 596              		.loc 1 443 7 view .LVU191
 597              		.loc 1 443 19 is_stmt 0 view .LVU192
 598 02a0 FFF7FEFF 		bl	HAL_GetTick
 599              	.LVL38:
 600 02a4 0646     		mov	r6, r0
 601              	.LVL39:
 444:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 445:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 446:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 602              		.loc 1 446 7 is_stmt 1 view .LVU193
 603              	.L42:
 604              		.loc 1 446 49 view .LVU194
 605              		.loc 1 446 13 is_stmt 0 view .LVU195
 606 02a6 524B     		ldr	r3, .L95
 607 02a8 1B6F     		ldr	r3, [r3, #112]
 608              		.loc 1 446 49 view .LVU196
 609 02aa 13F0020F 		tst	r3, #2
 610 02ae 08D0     		beq	.L41
 447:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 448:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 611              		.loc 1 448 9 is_stmt 1 view .LVU197
 612              		.loc 1 448 13 is_stmt 0 view .LVU198
 613 02b0 FFF7FEFF 		bl	HAL_GetTick
 614              	.LVL40:
 615              		.loc 1 448 27 view .LVU199
 616 02b4 801B     		subs	r0, r0, r6
 617              		.loc 1 448 11 view .LVU200
 618 02b6 41F28833 		movw	r3, #5000
 619 02ba 9842     		cmp	r0, r3
 620 02bc F3D9     		bls	.L42
 449:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 450:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 621              		.loc 1 450 18 view .LVU201
 622 02be 0320     		movs	r0, #3
 623 02c0 88E0     		b	.L3
 624              	.L41:
 451:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 452:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 453:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 454:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 455:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 456:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 625              		.loc 1 456 5 is_stmt 1 view .LVU202
 626              		.loc 1 456 7 is_stmt 0 view .LVU203
 627 02c2 EDB9     		cbnz	r5, .L88
ARM GAS  /tmp/cc8Q3Ggl.s 			page 21


 628              	.LVL41:
 629              	.L30:
 630              		.loc 1 456 7 view .LVU204
 631              	.LBE2:
 457:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 458:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 459:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 460:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 461:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 462:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 463:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 632              		.loc 1 463 3 is_stmt 1 view .LVU205
 464:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 633              		.loc 1 464 3 view .LVU206
 634              		.loc 1 464 30 is_stmt 0 view .LVU207
 635 02c4 A369     		ldr	r3, [r4, #24]
 636              		.loc 1 464 6 view .LVU208
 637 02c6 002B     		cmp	r3, #0
 638 02c8 00F08380 		beq	.L65
 465:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 466:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 467:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 639              		.loc 1 467 5 is_stmt 1 view .LVU209
 640              		.loc 1 467 8 is_stmt 0 view .LVU210
 641 02cc 484A     		ldr	r2, .L95
 642 02ce 9268     		ldr	r2, [r2, #8]
 643 02d0 02F00C02 		and	r2, r2, #12
 644              		.loc 1 467 7 view .LVU211
 645 02d4 082A     		cmp	r2, #8
 646 02d6 51D0     		beq	.L44
 468:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 469:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 647              		.loc 1 469 7 is_stmt 1 view .LVU212
 648              		.loc 1 469 9 is_stmt 0 view .LVU213
 649 02d8 022B     		cmp	r3, #2
 650 02da 17D0     		beq	.L89
 470:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 471:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 472:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 473:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 474:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 475:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 476:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 477:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 478:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 479:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 480:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 481:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 482:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 483:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 484:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 485:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 486:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 487:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 488:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 489:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 490:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
ARM GAS  /tmp/cc8Q3Ggl.s 			page 22


 491:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 492:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 493:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 494:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 495:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 496:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 497:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 498:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 499:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 500:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 501:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 502:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 503:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 504:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 505:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 506:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 507:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 508:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 509:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 510:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 511:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 512:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 513:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 514:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 515:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 516:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 517:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 651              		.loc 1 517 9 is_stmt 1 view .LVU214
 652 02dc 454B     		ldr	r3, .L95+4
 653 02de 0022     		movs	r2, #0
 654 02e0 1A66     		str	r2, [r3, #96]
 518:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 519:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 520:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 655              		.loc 1 520 9 view .LVU215
 656              		.loc 1 520 21 is_stmt 0 view .LVU216
 657 02e2 FFF7FEFF 		bl	HAL_GetTick
 658              	.LVL42:
 659 02e6 0446     		mov	r4, r0
 660              	.LVL43:
 521:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 522:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 523:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 661              		.loc 1 523 9 is_stmt 1 view .LVU217
 662              	.L50:
 663              		.loc 1 523 51 view .LVU218
 664              		.loc 1 523 15 is_stmt 0 view .LVU219
 665 02e8 414B     		ldr	r3, .L95
 666 02ea 1B68     		ldr	r3, [r3]
 667              		.loc 1 523 51 view .LVU220
 668 02ec 13F0007F 		tst	r3, #33554432
 669 02f0 42D0     		beq	.L90
 524:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 525:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 670              		.loc 1 525 11 is_stmt 1 view .LVU221
 671              		.loc 1 525 15 is_stmt 0 view .LVU222
 672 02f2 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cc8Q3Ggl.s 			page 23


 673              	.LVL44:
 674              		.loc 1 525 29 view .LVU223
 675 02f6 001B     		subs	r0, r0, r4
 676              		.loc 1 525 13 view .LVU224
 677 02f8 0228     		cmp	r0, #2
 678 02fa F5D9     		bls	.L50
 526:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 527:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 679              		.loc 1 527 20 view .LVU225
 680 02fc 0320     		movs	r0, #3
 681 02fe 69E0     		b	.L3
 682              	.LVL45:
 683              	.L88:
 684              	.LBB4:
 458:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 685              		.loc 1 458 7 is_stmt 1 view .LVU226
 686 0300 3B4A     		ldr	r2, .L95
 687 0302 136C     		ldr	r3, [r2, #64]
 688 0304 23F08053 		bic	r3, r3, #268435456
 689 0308 1364     		str	r3, [r2, #64]
 690 030a DBE7     		b	.L30
 691              	.LVL46:
 692              	.L89:
 458:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 693              		.loc 1 458 7 is_stmt 0 view .LVU227
 694              	.LBE4:
 472:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 695              		.loc 1 472 9 is_stmt 1 view .LVU228
 473:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 696              		.loc 1 473 9 view .LVU229
 474:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 697              		.loc 1 474 9 view .LVU230
 475:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 698              		.loc 1 475 9 view .LVU231
 476:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 699              		.loc 1 476 9 view .LVU232
 479:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 700              		.loc 1 479 9 view .LVU233
 701 030c 394B     		ldr	r3, .L95+4
 702 030e 0022     		movs	r2, #0
 703 0310 1A66     		str	r2, [r3, #96]
 482:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704              		.loc 1 482 9 view .LVU234
 482:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 705              		.loc 1 482 21 is_stmt 0 view .LVU235
 706 0312 FFF7FEFF 		bl	HAL_GetTick
 707              	.LVL47:
 708 0316 0546     		mov	r5, r0
 709              	.LVL48:
 485:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 710              		.loc 1 485 9 is_stmt 1 view .LVU236
 711              	.L46:
 485:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 712              		.loc 1 485 51 view .LVU237
 485:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 713              		.loc 1 485 15 is_stmt 0 view .LVU238
 714 0318 354B     		ldr	r3, .L95
ARM GAS  /tmp/cc8Q3Ggl.s 			page 24


 715 031a 1B68     		ldr	r3, [r3]
 485:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 716              		.loc 1 485 51 view .LVU239
 717 031c 13F0007F 		tst	r3, #33554432
 718 0320 06D0     		beq	.L91
 487:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 719              		.loc 1 487 11 is_stmt 1 view .LVU240
 487:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 720              		.loc 1 487 15 is_stmt 0 view .LVU241
 721 0322 FFF7FEFF 		bl	HAL_GetTick
 722              	.LVL49:
 487:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 723              		.loc 1 487 29 view .LVU242
 724 0326 401B     		subs	r0, r0, r5
 487:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 725              		.loc 1 487 13 view .LVU243
 726 0328 0228     		cmp	r0, #2
 727 032a F5D9     		bls	.L46
 489:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 728              		.loc 1 489 20 view .LVU244
 729 032c 0320     		movs	r0, #3
 730 032e 51E0     		b	.L3
 731              	.L91:
 494:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 732              		.loc 1 494 9 is_stmt 1 view .LVU245
 733 0330 E369     		ldr	r3, [r4, #28]
 734 0332 226A     		ldr	r2, [r4, #32]
 735 0334 1343     		orrs	r3, r3, r2
 736 0336 626A     		ldr	r2, [r4, #36]
 737 0338 43EA8213 		orr	r3, r3, r2, lsl #6
 738 033c A26A     		ldr	r2, [r4, #40]
 739 033e 5208     		lsrs	r2, r2, #1
 740 0340 013A     		subs	r2, r2, #1
 741 0342 43EA0243 		orr	r3, r3, r2, lsl #16
 742 0346 E26A     		ldr	r2, [r4, #44]
 743 0348 43EA0263 		orr	r3, r3, r2, lsl #24
 744 034c 284A     		ldr	r2, .L95
 745 034e 5360     		str	r3, [r2, #4]
 500:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 746              		.loc 1 500 9 view .LVU246
 747 0350 284B     		ldr	r3, .L95+4
 748 0352 0122     		movs	r2, #1
 749 0354 1A66     		str	r2, [r3, #96]
 503:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 750              		.loc 1 503 9 view .LVU247
 503:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 751              		.loc 1 503 21 is_stmt 0 view .LVU248
 752 0356 FFF7FEFF 		bl	HAL_GetTick
 753              	.LVL50:
 754 035a 0446     		mov	r4, r0
 755              	.LVL51:
 506:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 756              		.loc 1 506 9 is_stmt 1 view .LVU249
 757              	.L48:
 506:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 758              		.loc 1 506 51 view .LVU250
 506:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/cc8Q3Ggl.s 			page 25


 759              		.loc 1 506 15 is_stmt 0 view .LVU251
 760 035c 244B     		ldr	r3, .L95
 761 035e 1B68     		ldr	r3, [r3]
 506:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 762              		.loc 1 506 51 view .LVU252
 763 0360 13F0007F 		tst	r3, #33554432
 764 0364 06D1     		bne	.L92
 508:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 765              		.loc 1 508 11 is_stmt 1 view .LVU253
 508:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 766              		.loc 1 508 15 is_stmt 0 view .LVU254
 767 0366 FFF7FEFF 		bl	HAL_GetTick
 768              	.LVL52:
 508:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 769              		.loc 1 508 29 view .LVU255
 770 036a 001B     		subs	r0, r0, r4
 508:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 771              		.loc 1 508 13 view .LVU256
 772 036c 0228     		cmp	r0, #2
 773 036e F5D9     		bls	.L48
 510:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 774              		.loc 1 510 20 view .LVU257
 775 0370 0320     		movs	r0, #3
 776 0372 2FE0     		b	.L3
 777              	.L92:
 528:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 529:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 530:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 531:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 532:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 533:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 534:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 535:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 536:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 537:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 538:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 539:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 540:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 541:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 542:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 543:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 544:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 545:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 546:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 547:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 548:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 549:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 550:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 551:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 552:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 553:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 554:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 555:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 556:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 557:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 558:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 559:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/cc8Q3Ggl.s 			page 26


 560:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 561:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 562:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 563:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 564:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 565:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 778              		.loc 1 565 10 view .LVU258
 779 0374 0020     		movs	r0, #0
 780 0376 2DE0     		b	.L3
 781              	.L90:
 782              		.loc 1 565 10 view .LVU259
 783 0378 0020     		movs	r0, #0
 784 037a 2BE0     		b	.L3
 785              	.LVL53:
 786              	.L44:
 535:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 787              		.loc 1 535 7 is_stmt 1 view .LVU260
 535:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 788              		.loc 1 535 9 is_stmt 0 view .LVU261
 789 037c 012B     		cmp	r3, #1
 790 037e 2BD0     		beq	.L69
 542:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 791              		.loc 1 542 9 is_stmt 1 view .LVU262
 542:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 792              		.loc 1 542 20 is_stmt 0 view .LVU263
 793 0380 1B4B     		ldr	r3, .L95
 794 0382 5B68     		ldr	r3, [r3, #4]
 795              	.LVL54:
 552:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 796              		.loc 1 552 9 is_stmt 1 view .LVU264
 553:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 797              		.loc 1 553 14 is_stmt 0 view .LVU265
 798 0384 03F48001 		and	r1, r3, #4194304
 553:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 799              		.loc 1 553 80 view .LVU266
 800 0388 E269     		ldr	r2, [r4, #28]
 552:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801              		.loc 1 552 64 view .LVU267
 802 038a 9142     		cmp	r1, r2
 803 038c 26D1     		bne	.L70
 554:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 804              		.loc 1 554 14 view .LVU268
 805 038e 03F03F02 		and	r2, r3, #63
 554:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 806              		.loc 1 554 86 view .LVU269
 807 0392 216A     		ldr	r1, [r4, #32]
 553:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 808              		.loc 1 553 92 view .LVU270
 809 0394 8A42     		cmp	r2, r1
 810 0396 23D1     		bne	.L71
 555:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 811              		.loc 1 555 79 view .LVU271
 812 0398 616A     		ldr	r1, [r4, #36]
 554:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 813              		.loc 1 554 111 view .LVU272
 814 039a 47F6C072 		movw	r2, #32704
 815 039e 1A40     		ands	r2, r2, r3
ARM GAS  /tmp/cc8Q3Ggl.s 			page 27


 816 03a0 B2EB811F 		cmp	r2, r1, lsl #6
 817 03a4 1ED1     		bne	.L72
 556:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 818              		.loc 1 556 14 view .LVU273
 819 03a6 03F44031 		and	r1, r3, #196608
 556:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 820              		.loc 1 556 81 view .LVU274
 821 03aa A26A     		ldr	r2, [r4, #40]
 556:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 822              		.loc 1 556 87 view .LVU275
 823 03ac 5208     		lsrs	r2, r2, #1
 556:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 824              		.loc 1 556 94 view .LVU276
 825 03ae 013A     		subs	r2, r2, #1
 555:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 826              		.loc 1 555 111 view .LVU277
 827 03b0 B1EB024F 		cmp	r1, r2, lsl #16
 828 03b4 18D1     		bne	.L73
 557:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 829              		.loc 1 557 14 view .LVU278
 830 03b6 03F07063 		and	r3, r3, #251658240
 831              	.LVL55:
 557:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 832              		.loc 1 557 79 view .LVU279
 833 03ba E26A     		ldr	r2, [r4, #44]
 556:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 834              		.loc 1 556 126 view .LVU280
 835 03bc B3EB026F 		cmp	r3, r2, lsl #24
 836 03c0 14D1     		bne	.L74
 837              		.loc 1 565 10 view .LVU281
 838 03c2 0020     		movs	r0, #0
 839 03c4 06E0     		b	.L3
 840              	.LVL56:
 841              	.L52:
 842              	.LCFI2:
 843              		.cfi_def_cfa_offset 0
 844              		.cfi_restore 4
 845              		.cfi_restore 5
 846              		.cfi_restore 6
 847              		.cfi_restore 14
 228:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 848              		.loc 1 228 12 view .LVU282
 849 03c6 0120     		movs	r0, #1
 850              	.LVL57:
 566:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 851              		.loc 1 566 1 view .LVU283
 852 03c8 7047     		bx	lr
 853              	.LVL58:
 854              	.L82:
 855              	.LCFI3:
 856              		.cfi_def_cfa_offset 24
 857              		.cfi_offset 4, -16
 858              		.cfi_offset 5, -12
 859              		.cfi_offset 6, -8
 860              		.cfi_offset 14, -4
 244:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 861              		.loc 1 244 16 view .LVU284
ARM GAS  /tmp/cc8Q3Ggl.s 			page 28


 862 03ca 0120     		movs	r0, #1
 863              	.LVL59:
 244:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 864              		.loc 1 244 16 view .LVU285
 865 03cc 02E0     		b	.L3
 866              	.L56:
 297:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 867              		.loc 1 297 16 view .LVU286
 868 03ce 0120     		movs	r0, #1
 869 03d0 00E0     		b	.L3
 870              	.L65:
 565:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 871              		.loc 1 565 10 view .LVU287
 872 03d2 0020     		movs	r0, #0
 873              	.LVL60:
 874              	.L3:
 875              		.loc 1 566 1 view .LVU288
 876 03d4 02B0     		add	sp, sp, #8
 877              	.LCFI4:
 878              		.cfi_remember_state
 879              		.cfi_def_cfa_offset 16
 880              		@ sp needed
 881 03d6 70BD     		pop	{r4, r5, r6, pc}
 882              	.LVL61:
 883              	.L69:
 884              	.LCFI5:
 885              		.cfi_restore_state
 537:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 886              		.loc 1 537 16 view .LVU289
 887 03d8 0120     		movs	r0, #1
 888 03da FBE7     		b	.L3
 889              	.LVL62:
 890              	.L70:
 560:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 891              		.loc 1 560 18 view .LVU290
 892 03dc 0120     		movs	r0, #1
 893 03de F9E7     		b	.L3
 894              	.L71:
 895 03e0 0120     		movs	r0, #1
 896 03e2 F7E7     		b	.L3
 897              	.L72:
 898 03e4 0120     		movs	r0, #1
 899 03e6 F5E7     		b	.L3
 900              	.L73:
 901 03e8 0120     		movs	r0, #1
 902 03ea F3E7     		b	.L3
 903              	.LVL63:
 904              	.L74:
 560:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 905              		.loc 1 560 18 view .LVU291
 906 03ec 0120     		movs	r0, #1
 907 03ee F1E7     		b	.L3
 908              	.L96:
 909              		.align	2
 910              	.L95:
 911 03f0 00380240 		.word	1073887232
 912 03f4 00004742 		.word	1111949312
ARM GAS  /tmp/cc8Q3Ggl.s 			page 29


 913              		.cfi_endproc
 914              	.LFE131:
 916              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 917              		.align	1
 918              		.global	HAL_RCC_MCOConfig
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 922              		.fpu fpv4-sp-d16
 924              	HAL_RCC_MCOConfig:
 925              	.LVL64:
 926              	.LFB133:
 567:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 568:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 569:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 570:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 571:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 572:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 573:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 574:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 575:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 576:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 577:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 578:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 579:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 580:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 581:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 582:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 583:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 584:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 585:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 586:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 587:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 588:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 589:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 590:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 591:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 592:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 593:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 594:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 595:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 596:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 597:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 598:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 599:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 600:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 601:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 602:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 603:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 604:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 605:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 606:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 607:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 608:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 609:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 610:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 611:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
ARM GAS  /tmp/cc8Q3Ggl.s 			page 30


 612:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 613:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 614:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 615:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 616:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 617:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 618:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 619:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 620:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 621:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 622:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 623:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 624:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 625:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 626:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 627:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 628:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 629:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 630:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 631:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 632:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 633:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 634:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 635:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 636:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 637:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 638:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 639:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 640:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 641:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 642:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 643:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 644:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 645:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 646:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 647:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 648:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 649:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 650:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 651:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 652:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 653:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 654:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 655:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 656:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 657:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 658:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 659:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 660:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 661:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 662:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 663:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 664:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 665:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 666:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 667:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 668:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
ARM GAS  /tmp/cc8Q3Ggl.s 			page 31


 669:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 670:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 671:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 672:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 673:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 674:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 675:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 676:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 677:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 678:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 679:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 680:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 681:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 682:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 683:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 684:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 685:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 686:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 687:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 688:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 689:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 690:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 691:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 692:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 693:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 694:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 695:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 696:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 697:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 698:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 699:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 700:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 701:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 702:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 703:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 704:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 705:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 706:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 707:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 708:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 709:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 710:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 711:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 712:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 713:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 714:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 715:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 716:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 717:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 718:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 719:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 720:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 721:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 722:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 723:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 724:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 725:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/cc8Q3Ggl.s 			page 32


 726:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 727:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 728:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 729:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 730:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 731:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 732:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 733:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 734:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 735:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 736:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 737:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 738:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 739:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 740:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 741:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 742:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 743:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 744:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 745:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 746:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 747:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 748:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 749:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 750:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 751:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 752:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 753:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 754:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 755:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 756:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 757:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 758:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 759:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 760:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 761:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 762:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 763:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 764:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 765:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 766:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 767:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 768:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 769:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 770:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 771:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 772:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 773:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 774:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 775:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 776:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 777:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 778:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 927              		.loc 1 778 1 is_stmt 1 view -0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 32
 930              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc8Q3Ggl.s 			page 33


 931              		.loc 1 778 1 is_stmt 0 view .LVU293
 932 0000 70B5     		push	{r4, r5, r6, lr}
 933              	.LCFI6:
 934              		.cfi_def_cfa_offset 16
 935              		.cfi_offset 4, -16
 936              		.cfi_offset 5, -12
 937              		.cfi_offset 6, -8
 938              		.cfi_offset 14, -4
 939 0002 88B0     		sub	sp, sp, #32
 940              	.LCFI7:
 941              		.cfi_def_cfa_offset 48
 942 0004 0C46     		mov	r4, r1
 943 0006 1546     		mov	r5, r2
 779:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 944              		.loc 1 779 3 is_stmt 1 view .LVU294
 780:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 781:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 945              		.loc 1 781 3 view .LVU295
 782:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 946              		.loc 1 782 3 view .LVU296
 783:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 784:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 947              		.loc 1 784 3 view .LVU297
 948              		.loc 1 784 5 is_stmt 0 view .LVU298
 949 0008 00BB     		cbnz	r0, .L98
 785:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 786:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 950              		.loc 1 786 5 is_stmt 1 view .LVU299
 787:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 788:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 789:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 951              		.loc 1 789 5 view .LVU300
 952              	.LBB5:
 953              		.loc 1 789 5 view .LVU301
 954 000a 0023     		movs	r3, #0
 955 000c 0193     		str	r3, [sp, #4]
 956              		.loc 1 789 5 view .LVU302
 957 000e 204E     		ldr	r6, .L101
 958 0010 326B     		ldr	r2, [r6, #48]
 959              	.LVL65:
 960              		.loc 1 789 5 is_stmt 0 view .LVU303
 961 0012 42F00102 		orr	r2, r2, #1
 962 0016 3263     		str	r2, [r6, #48]
 963              		.loc 1 789 5 is_stmt 1 view .LVU304
 964 0018 326B     		ldr	r2, [r6, #48]
 965 001a 02F00102 		and	r2, r2, #1
 966 001e 0192     		str	r2, [sp, #4]
 967              		.loc 1 789 5 view .LVU305
 968 0020 019A     		ldr	r2, [sp, #4]
 969              	.LBE5:
 970              		.loc 1 789 5 view .LVU306
 790:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 791:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 792:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 971              		.loc 1 792 5 view .LVU307
 972              		.loc 1 792 25 is_stmt 0 view .LVU308
 973 0022 4FF48072 		mov	r2, #256
ARM GAS  /tmp/cc8Q3Ggl.s 			page 34


 974 0026 0392     		str	r2, [sp, #12]
 793:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 975              		.loc 1 793 5 is_stmt 1 view .LVU309
 976              		.loc 1 793 26 is_stmt 0 view .LVU310
 977 0028 0222     		movs	r2, #2
 978 002a 0492     		str	r2, [sp, #16]
 794:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 979              		.loc 1 794 5 is_stmt 1 view .LVU311
 980              		.loc 1 794 27 is_stmt 0 view .LVU312
 981 002c 0322     		movs	r2, #3
 982 002e 0692     		str	r2, [sp, #24]
 795:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 983              		.loc 1 795 5 is_stmt 1 view .LVU313
 984              		.loc 1 795 26 is_stmt 0 view .LVU314
 985 0030 0593     		str	r3, [sp, #20]
 796:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 986              		.loc 1 796 5 is_stmt 1 view .LVU315
 987              		.loc 1 796 31 is_stmt 0 view .LVU316
 988 0032 0793     		str	r3, [sp, #28]
 797:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 989              		.loc 1 797 5 is_stmt 1 view .LVU317
 990 0034 03A9     		add	r1, sp, #12
 991              	.LVL66:
 992              		.loc 1 797 5 is_stmt 0 view .LVU318
 993 0036 1748     		ldr	r0, .L101+4
 994              	.LVL67:
 995              		.loc 1 797 5 view .LVU319
 996 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 997              	.LVL68:
 798:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 799:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 800:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 998              		.loc 1 800 5 is_stmt 1 view .LVU320
 999 003c B368     		ldr	r3, [r6, #8]
 1000 003e 23F0EC63 		bic	r3, r3, #123731968
 1001 0042 2543     		orrs	r5, r5, r4
 1002              	.LVL69:
 1003              		.loc 1 800 5 is_stmt 0 view .LVU321
 1004 0044 1D43     		orrs	r5, r5, r3
 1005 0046 B560     		str	r5, [r6, #8]
 1006              	.LVL70:
 1007              	.L97:
 801:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 802:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 803:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 804:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 805:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 806:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 807:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 808:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 809:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 810:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 811:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 812:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 813:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 814:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 815:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
ARM GAS  /tmp/cc8Q3Ggl.s 			page 35


 816:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 817:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 818:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 819:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 820:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 821:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 822:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 823:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 824:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 825:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 826:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 827:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 828:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 829:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 830:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 831:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 832:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1008              		.loc 1 832 1 view .LVU322
 1009 0048 08B0     		add	sp, sp, #32
 1010              	.LCFI8:
 1011              		.cfi_remember_state
 1012              		.cfi_def_cfa_offset 16
 1013              		@ sp needed
 1014 004a 70BD     		pop	{r4, r5, r6, pc}
 1015              	.LVL71:
 1016              	.L98:
 1017              	.LCFI9:
 1018              		.cfi_restore_state
 810:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1019              		.loc 1 810 5 is_stmt 1 view .LVU323
 813:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1020              		.loc 1 813 5 view .LVU324
 1021              	.LBB6:
 813:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1022              		.loc 1 813 5 view .LVU325
 1023 004c 0023     		movs	r3, #0
 1024 004e 0293     		str	r3, [sp, #8]
 813:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1025              		.loc 1 813 5 view .LVU326
 1026 0050 0F4E     		ldr	r6, .L101
 1027 0052 326B     		ldr	r2, [r6, #48]
 1028              	.LVL72:
 813:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1029              		.loc 1 813 5 is_stmt 0 view .LVU327
 1030 0054 42F00402 		orr	r2, r2, #4
 1031 0058 3263     		str	r2, [r6, #48]
 813:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1032              		.loc 1 813 5 is_stmt 1 view .LVU328
 1033 005a 326B     		ldr	r2, [r6, #48]
 1034 005c 02F00402 		and	r2, r2, #4
 1035 0060 0292     		str	r2, [sp, #8]
 813:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1036              		.loc 1 813 5 view .LVU329
 1037 0062 029A     		ldr	r2, [sp, #8]
 1038              	.LBE6:
 813:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1039              		.loc 1 813 5 view .LVU330
ARM GAS  /tmp/cc8Q3Ggl.s 			page 36


 816:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1040              		.loc 1 816 5 view .LVU331
 816:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1041              		.loc 1 816 25 is_stmt 0 view .LVU332
 1042 0064 4FF40072 		mov	r2, #512
 1043 0068 0392     		str	r2, [sp, #12]
 817:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1044              		.loc 1 817 5 is_stmt 1 view .LVU333
 817:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1045              		.loc 1 817 26 is_stmt 0 view .LVU334
 1046 006a 0222     		movs	r2, #2
 1047 006c 0492     		str	r2, [sp, #16]
 818:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1048              		.loc 1 818 5 is_stmt 1 view .LVU335
 818:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1049              		.loc 1 818 27 is_stmt 0 view .LVU336
 1050 006e 0322     		movs	r2, #3
 1051 0070 0692     		str	r2, [sp, #24]
 819:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1052              		.loc 1 819 5 is_stmt 1 view .LVU337
 819:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1053              		.loc 1 819 26 is_stmt 0 view .LVU338
 1054 0072 0593     		str	r3, [sp, #20]
 820:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1055              		.loc 1 820 5 is_stmt 1 view .LVU339
 820:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1056              		.loc 1 820 31 is_stmt 0 view .LVU340
 1057 0074 0793     		str	r3, [sp, #28]
 821:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1058              		.loc 1 821 5 is_stmt 1 view .LVU341
 1059 0076 03A9     		add	r1, sp, #12
 1060              	.LVL73:
 821:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1061              		.loc 1 821 5 is_stmt 0 view .LVU342
 1062 0078 0748     		ldr	r0, .L101+8
 1063              	.LVL74:
 821:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1064              		.loc 1 821 5 view .LVU343
 1065 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1066              	.LVL75:
 824:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1067              		.loc 1 824 5 is_stmt 1 view .LVU344
 1068 007e B368     		ldr	r3, [r6, #8]
 1069 0080 23F07843 		bic	r3, r3, #-134217728
 1070 0084 44EAC504 		orr	r4, r4, r5, lsl #3
 1071              	.LVL76:
 824:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1072              		.loc 1 824 5 is_stmt 0 view .LVU345
 1073 0088 1C43     		orrs	r4, r4, r3
 1074 008a B460     		str	r4, [r6, #8]
 1075              		.loc 1 832 1 view .LVU346
 1076 008c DCE7     		b	.L97
 1077              	.L102:
 1078 008e 00BF     		.align	2
 1079              	.L101:
 1080 0090 00380240 		.word	1073887232
 1081 0094 00000240 		.word	1073872896
ARM GAS  /tmp/cc8Q3Ggl.s 			page 37


 1082 0098 00080240 		.word	1073874944
 1083              		.cfi_endproc
 1084              	.LFE133:
 1086              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1087              		.align	1
 1088              		.global	HAL_RCC_EnableCSS
 1089              		.syntax unified
 1090              		.thumb
 1091              		.thumb_func
 1092              		.fpu fpv4-sp-d16
 1094              	HAL_RCC_EnableCSS:
 1095              	.LFB134:
 833:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 834:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 835:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 836:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 837:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 838:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 839:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 840:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 841:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 842:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 843:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 844:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1096              		.loc 1 844 1 is_stmt 1 view -0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 0
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100              		@ link register save eliminated.
 845:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1101              		.loc 1 845 3 view .LVU348
 1102              		.loc 1 845 38 is_stmt 0 view .LVU349
 1103 0000 014B     		ldr	r3, .L104
 1104 0002 0122     		movs	r2, #1
 1105 0004 DA64     		str	r2, [r3, #76]
 846:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1106              		.loc 1 846 1 view .LVU350
 1107 0006 7047     		bx	lr
 1108              	.L105:
 1109              		.align	2
 1110              	.L104:
 1111 0008 00004742 		.word	1111949312
 1112              		.cfi_endproc
 1113              	.LFE134:
 1115              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1116              		.align	1
 1117              		.global	HAL_RCC_DisableCSS
 1118              		.syntax unified
 1119              		.thumb
 1120              		.thumb_func
 1121              		.fpu fpv4-sp-d16
 1123              	HAL_RCC_DisableCSS:
 1124              	.LFB135:
 847:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 848:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 849:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 850:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
ARM GAS  /tmp/cc8Q3Ggl.s 			page 38


 851:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 852:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 853:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1125              		.loc 1 853 1 is_stmt 1 view -0
 1126              		.cfi_startproc
 1127              		@ args = 0, pretend = 0, frame = 0
 1128              		@ frame_needed = 0, uses_anonymous_args = 0
 1129              		@ link register save eliminated.
 854:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1130              		.loc 1 854 3 view .LVU352
 1131              		.loc 1 854 38 is_stmt 0 view .LVU353
 1132 0000 014B     		ldr	r3, .L107
 1133 0002 0022     		movs	r2, #0
 1134 0004 DA64     		str	r2, [r3, #76]
 855:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1135              		.loc 1 855 1 view .LVU354
 1136 0006 7047     		bx	lr
 1137              	.L108:
 1138              		.align	2
 1139              	.L107:
 1140 0008 00004742 		.word	1111949312
 1141              		.cfi_endproc
 1142              	.LFE135:
 1144              		.global	__aeabi_uldivmod
 1145              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1146              		.align	1
 1147              		.weak	HAL_RCC_GetSysClockFreq
 1148              		.syntax unified
 1149              		.thumb
 1150              		.thumb_func
 1151              		.fpu fpv4-sp-d16
 1153              	HAL_RCC_GetSysClockFreq:
 1154              	.LFB136:
 856:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 857:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 858:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 859:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 860:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 861:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 862:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 863:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 864:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 865:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 866:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 867:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 868:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 869:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 870:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 871:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 872:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 873:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 874:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 875:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 876:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 877:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 878:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 879:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
ARM GAS  /tmp/cc8Q3Ggl.s 			page 39


 880:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 881:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 882:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 883:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 884:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 885:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 886:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 887:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 888:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1155              		.loc 1 888 1 is_stmt 1 view -0
 1156              		.cfi_startproc
 1157              		@ args = 0, pretend = 0, frame = 0
 1158              		@ frame_needed = 0, uses_anonymous_args = 0
 1159 0000 08B5     		push	{r3, lr}
 1160              	.LCFI10:
 1161              		.cfi_def_cfa_offset 8
 1162              		.cfi_offset 3, -8
 1163              		.cfi_offset 14, -4
 889:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1164              		.loc 1 889 3 view .LVU356
 1165              	.LVL77:
 890:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1166              		.loc 1 890 3 view .LVU357
 891:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 892:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 893:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1167              		.loc 1 893 3 view .LVU358
 1168              		.loc 1 893 14 is_stmt 0 view .LVU359
 1169 0002 334B     		ldr	r3, .L116
 1170 0004 9B68     		ldr	r3, [r3, #8]
 1171              		.loc 1 893 21 view .LVU360
 1172 0006 03F00C03 		and	r3, r3, #12
 1173              		.loc 1 893 3 view .LVU361
 1174 000a 042B     		cmp	r3, #4
 1175 000c 5BD0     		beq	.L113
 1176 000e 082B     		cmp	r3, #8
 1177 0010 5BD1     		bne	.L114
 894:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 895:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 896:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 897:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 898:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        break;
 899:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 900:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 901:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 902:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 903:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 904:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 905:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 906:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 907:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 908:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 909:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1178              		.loc 1 909 7 is_stmt 1 view .LVU362
 1179              		.loc 1 909 17 is_stmt 0 view .LVU363
 1180 0012 2F4B     		ldr	r3, .L116
 1181 0014 5A68     		ldr	r2, [r3, #4]
ARM GAS  /tmp/cc8Q3Ggl.s 			page 40


 1182              		.loc 1 909 12 view .LVU364
 1183 0016 02F03F02 		and	r2, r2, #63
 1184              	.LVL78:
 910:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1185              		.loc 1 910 7 is_stmt 1 view .LVU365
 1186              		.loc 1 910 10 is_stmt 0 view .LVU366
 1187 001a 5B68     		ldr	r3, [r3, #4]
 1188              		.loc 1 910 9 view .LVU367
 1189 001c 13F4800F 		tst	r3, #4194304
 1190 0020 2CD0     		beq	.L111
 911:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 912:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 913:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1191              		.loc 1 913 9 is_stmt 1 view .LVU368
 1192              		.loc 1 913 72 is_stmt 0 view .LVU369
 1193 0022 2B4B     		ldr	r3, .L116
 1194 0024 5868     		ldr	r0, [r3, #4]
 1195              		.loc 1 913 56 view .LVU370
 1196 0026 C0F38810 		ubfx	r0, r0, #6, #9
 1197              		.loc 1 913 53 view .LVU371
 1198 002a 4FEA401C 		lsl	ip, r0, #5
 1199 002e BCEB000C 		subs	ip, ip, r0
 1200 0032 6EEB0E0E 		sbc	lr, lr, lr
 1201 0036 4FEA8E13 		lsl	r3, lr, #6
 1202 003a 43EA9C63 		orr	r3, r3, ip, lsr #26
 1203 003e 4FEA8C11 		lsl	r1, ip, #6
 1204 0042 B1EB0C01 		subs	r1, r1, ip
 1205 0046 63EB0E03 		sbc	r3, r3, lr
 1206 004a DB00     		lsls	r3, r3, #3
 1207 004c 43EA5173 		orr	r3, r3, r1, lsr #29
 1208 0050 C900     		lsls	r1, r1, #3
 1209 0052 11EB000C 		adds	ip, r1, r0
 1210 0056 43F10003 		adc	r3, r3, #0
 1211 005a 5902     		lsls	r1, r3, #9
 1212              		.loc 1 913 130 view .LVU372
 1213 005c 0023     		movs	r3, #0
 1214 005e 4FEA4C20 		lsl	r0, ip, #9
 1215 0062 41EADC51 		orr	r1, r1, ip, lsr #23
 1216 0066 FFF7FEFF 		bl	__aeabi_uldivmod
 1217              	.LVL79:
 1218              	.L112:
 914:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 915:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 916:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 917:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 918:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 919:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 920:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1219              		.loc 1 920 7 is_stmt 1 view .LVU373
 1220              		.loc 1 920 21 is_stmt 0 view .LVU374
 1221 006a 194B     		ldr	r3, .L116
 1222 006c 5B68     		ldr	r3, [r3, #4]
 1223              		.loc 1 920 51 view .LVU375
 1224 006e C3F30143 		ubfx	r3, r3, #16, #2
 1225              		.loc 1 920 76 view .LVU376
 1226 0072 0133     		adds	r3, r3, #1
 1227              		.loc 1 920 12 view .LVU377
ARM GAS  /tmp/cc8Q3Ggl.s 			page 41


 1228 0074 5B00     		lsls	r3, r3, #1
 1229              	.LVL80:
 921:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 922:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1230              		.loc 1 922 7 is_stmt 1 view .LVU378
 1231              		.loc 1 922 20 is_stmt 0 view .LVU379
 1232 0076 B0FBF3F0 		udiv	r0, r0, r3
 1233              	.LVL81:
 923:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1234              		.loc 1 923 7 is_stmt 1 view .LVU380
 1235 007a 27E0     		b	.L109
 1236              	.LVL82:
 1237              	.L111:
 918:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1238              		.loc 1 918 9 view .LVU381
 918:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1239              		.loc 1 918 72 is_stmt 0 view .LVU382
 1240 007c 144B     		ldr	r3, .L116
 1241 007e 5868     		ldr	r0, [r3, #4]
 918:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1242              		.loc 1 918 56 view .LVU383
 1243 0080 C0F38810 		ubfx	r0, r0, #6, #9
 918:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1244              		.loc 1 918 53 view .LVU384
 1245 0084 4FEA401C 		lsl	ip, r0, #5
 1246 0088 BCEB000C 		subs	ip, ip, r0
 1247 008c 6EEB0E0E 		sbc	lr, lr, lr
 1248 0090 4FEA8E13 		lsl	r3, lr, #6
 1249 0094 43EA9C63 		orr	r3, r3, ip, lsr #26
 1250 0098 4FEA8C11 		lsl	r1, ip, #6
 1251 009c B1EB0C01 		subs	r1, r1, ip
 1252 00a0 63EB0E03 		sbc	r3, r3, lr
 1253 00a4 DB00     		lsls	r3, r3, #3
 1254 00a6 43EA5173 		orr	r3, r3, r1, lsr #29
 1255 00aa C900     		lsls	r1, r1, #3
 1256 00ac 11EB000C 		adds	ip, r1, r0
 1257 00b0 43F10003 		adc	r3, r3, #0
 1258 00b4 9902     		lsls	r1, r3, #10
 918:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1259              		.loc 1 918 130 view .LVU385
 1260 00b6 0023     		movs	r3, #0
 1261 00b8 4FEA8C20 		lsl	r0, ip, #10
 1262 00bc 41EA9C51 		orr	r1, r1, ip, lsr #22
 1263 00c0 FFF7FEFF 		bl	__aeabi_uldivmod
 1264              	.LVL83:
 918:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1265              		.loc 1 918 130 view .LVU386
 1266 00c4 D1E7     		b	.L112
 1267              	.LVL84:
 1268              	.L113:
 902:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1269              		.loc 1 902 20 view .LVU387
 1270 00c6 0348     		ldr	r0, .L116+4
 1271 00c8 00E0     		b	.L109
 1272              	.L114:
 893:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1273              		.loc 1 893 3 view .LVU388
ARM GAS  /tmp/cc8Q3Ggl.s 			page 42


 1274 00ca 0348     		ldr	r0, .L116+8
 1275              	.LVL85:
 924:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 925:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 926:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 927:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 928:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 929:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 930:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 931:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1276              		.loc 1 931 3 is_stmt 1 view .LVU389
 1277              	.L109:
 932:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1278              		.loc 1 932 1 is_stmt 0 view .LVU390
 1279 00cc 08BD     		pop	{r3, pc}
 1280              	.L117:
 1281 00ce 00BF     		.align	2
 1282              	.L116:
 1283 00d0 00380240 		.word	1073887232
 1284 00d4 00127A00 		.word	8000000
 1285 00d8 0024F400 		.word	16000000
 1286              		.cfi_endproc
 1287              	.LFE136:
 1289              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1290              		.align	1
 1291              		.global	HAL_RCC_ClockConfig
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1295              		.fpu fpv4-sp-d16
 1297              	HAL_RCC_ClockConfig:
 1298              	.LVL86:
 1299              	.LFB132:
 594:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1300              		.loc 1 594 1 is_stmt 1 view -0
 1301              		.cfi_startproc
 1302              		@ args = 0, pretend = 0, frame = 0
 1303              		@ frame_needed = 0, uses_anonymous_args = 0
 595:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1304              		.loc 1 595 3 view .LVU392
 598:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1305              		.loc 1 598 3 view .LVU393
 598:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1306              		.loc 1 598 5 is_stmt 0 view .LVU394
 1307 0000 0028     		cmp	r0, #0
 1308 0002 00F09B80 		beq	.L133
 594:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1309              		.loc 1 594 1 view .LVU395
 1310 0006 70B5     		push	{r4, r5, r6, lr}
 1311              	.LCFI11:
 1312              		.cfi_def_cfa_offset 16
 1313              		.cfi_offset 4, -16
 1314              		.cfi_offset 5, -12
 1315              		.cfi_offset 6, -8
 1316              		.cfi_offset 14, -4
 1317 0008 0D46     		mov	r5, r1
 1318 000a 0446     		mov	r4, r0
ARM GAS  /tmp/cc8Q3Ggl.s 			page 43


 604:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1319              		.loc 1 604 3 is_stmt 1 view .LVU396
 605:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1320              		.loc 1 605 3 view .LVU397
 612:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1321              		.loc 1 612 3 view .LVU398
 612:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1322              		.loc 1 612 17 is_stmt 0 view .LVU399
 1323 000c 4F4B     		ldr	r3, .L146
 1324 000e 1B68     		ldr	r3, [r3]
 1325 0010 03F00F03 		and	r3, r3, #15
 612:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1326              		.loc 1 612 5 view .LVU400
 1327 0014 8B42     		cmp	r3, r1
 1328 0016 08D2     		bcs	.L120
 615:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1329              		.loc 1 615 5 is_stmt 1 view .LVU401
 1330 0018 CBB2     		uxtb	r3, r1
 1331 001a 4C4A     		ldr	r2, .L146
 1332 001c 1370     		strb	r3, [r2]
 619:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1333              		.loc 1 619 5 view .LVU402
 619:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1334              		.loc 1 619 8 is_stmt 0 view .LVU403
 1335 001e 1368     		ldr	r3, [r2]
 1336 0020 03F00F03 		and	r3, r3, #15
 619:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1337              		.loc 1 619 7 view .LVU404
 1338 0024 8B42     		cmp	r3, r1
 1339 0026 40F08B80 		bne	.L134
 1340              	.L120:
 626:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1341              		.loc 1 626 3 is_stmt 1 view .LVU405
 626:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1342              		.loc 1 626 25 is_stmt 0 view .LVU406
 1343 002a 2368     		ldr	r3, [r4]
 626:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1344              		.loc 1 626 5 view .LVU407
 1345 002c 13F0020F 		tst	r3, #2
 1346 0030 17D0     		beq	.L121
 630:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1347              		.loc 1 630 5 is_stmt 1 view .LVU408
 630:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1348              		.loc 1 630 7 is_stmt 0 view .LVU409
 1349 0032 13F0040F 		tst	r3, #4
 1350 0036 04D0     		beq	.L122
 632:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1351              		.loc 1 632 7 is_stmt 1 view .LVU410
 1352 0038 454A     		ldr	r2, .L146+4
 1353 003a 9368     		ldr	r3, [r2, #8]
 1354 003c 43F4E053 		orr	r3, r3, #7168
 1355 0040 9360     		str	r3, [r2, #8]
 1356              	.L122:
 635:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1357              		.loc 1 635 5 view .LVU411
 635:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1358              		.loc 1 635 27 is_stmt 0 view .LVU412
ARM GAS  /tmp/cc8Q3Ggl.s 			page 44


 1359 0042 2368     		ldr	r3, [r4]
 635:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1360              		.loc 1 635 7 view .LVU413
 1361 0044 13F0080F 		tst	r3, #8
 1362 0048 04D0     		beq	.L123
 637:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1363              		.loc 1 637 7 is_stmt 1 view .LVU414
 1364 004a 414A     		ldr	r2, .L146+4
 1365 004c 9368     		ldr	r3, [r2, #8]
 1366 004e 43F46043 		orr	r3, r3, #57344
 1367 0052 9360     		str	r3, [r2, #8]
 1368              	.L123:
 640:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1369              		.loc 1 640 5 view .LVU415
 641:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1370              		.loc 1 641 5 view .LVU416
 1371 0054 3E4A     		ldr	r2, .L146+4
 1372 0056 9368     		ldr	r3, [r2, #8]
 1373 0058 23F0F003 		bic	r3, r3, #240
 1374 005c A168     		ldr	r1, [r4, #8]
 1375              	.LVL87:
 641:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1376              		.loc 1 641 5 is_stmt 0 view .LVU417
 1377 005e 0B43     		orrs	r3, r3, r1
 1378 0060 9360     		str	r3, [r2, #8]
 1379              	.L121:
 645:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1380              		.loc 1 645 3 is_stmt 1 view .LVU418
 645:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1381              		.loc 1 645 25 is_stmt 0 view .LVU419
 1382 0062 2368     		ldr	r3, [r4]
 645:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1383              		.loc 1 645 5 view .LVU420
 1384 0064 13F0010F 		tst	r3, #1
 1385 0068 32D0     		beq	.L124
 647:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1386              		.loc 1 647 5 is_stmt 1 view .LVU421
 650:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1387              		.loc 1 650 5 view .LVU422
 650:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1388              		.loc 1 650 25 is_stmt 0 view .LVU423
 1389 006a 6368     		ldr	r3, [r4, #4]
 650:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1390              		.loc 1 650 7 view .LVU424
 1391 006c 012B     		cmp	r3, #1
 1392 006e 21D0     		beq	.L144
 659:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1393              		.loc 1 659 10 is_stmt 1 view .LVU425
 659:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1394              		.loc 1 659 76 is_stmt 0 view .LVU426
 1395 0070 9A1E     		subs	r2, r3, #2
 659:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1396              		.loc 1 659 12 view .LVU427
 1397 0072 012A     		cmp	r2, #1
 1398 0074 25D9     		bls	.L145
 672:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1399              		.loc 1 672 7 is_stmt 1 view .LVU428
ARM GAS  /tmp/cc8Q3Ggl.s 			page 45


 672:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1400              		.loc 1 672 10 is_stmt 0 view .LVU429
 1401 0076 364A     		ldr	r2, .L146+4
 1402 0078 1268     		ldr	r2, [r2]
 672:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1403              		.loc 1 672 9 view .LVU430
 1404 007a 12F0020F 		tst	r2, #2
 1405 007e 61D0     		beq	.L137
 1406              	.L126:
 678:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1407              		.loc 1 678 5 is_stmt 1 view .LVU431
 1408 0080 3349     		ldr	r1, .L146+4
 1409 0082 8A68     		ldr	r2, [r1, #8]
 1410 0084 22F00302 		bic	r2, r2, #3
 1411 0088 1343     		orrs	r3, r3, r2
 1412 008a 8B60     		str	r3, [r1, #8]
 681:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1413              		.loc 1 681 5 view .LVU432
 681:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1414              		.loc 1 681 17 is_stmt 0 view .LVU433
 1415 008c FFF7FEFF 		bl	HAL_GetTick
 1416              	.LVL88:
 681:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1417              		.loc 1 681 17 view .LVU434
 1418 0090 0646     		mov	r6, r0
 1419              	.LVL89:
 683:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1420              		.loc 1 683 5 is_stmt 1 view .LVU435
 1421              	.L128:
 683:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1422              		.loc 1 683 42 view .LVU436
 683:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1423              		.loc 1 683 12 is_stmt 0 view .LVU437
 1424 0092 2F4B     		ldr	r3, .L146+4
 1425 0094 9B68     		ldr	r3, [r3, #8]
 1426 0096 03F00C03 		and	r3, r3, #12
 683:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1427              		.loc 1 683 63 view .LVU438
 1428 009a 6268     		ldr	r2, [r4, #4]
 683:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1429              		.loc 1 683 42 view .LVU439
 1430 009c B3EB820F 		cmp	r3, r2, lsl #2
 1431 00a0 16D0     		beq	.L124
 685:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1432              		.loc 1 685 7 is_stmt 1 view .LVU440
 685:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1433              		.loc 1 685 12 is_stmt 0 view .LVU441
 1434 00a2 FFF7FEFF 		bl	HAL_GetTick
 1435              	.LVL90:
 685:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1436              		.loc 1 685 26 view .LVU442
 1437 00a6 801B     		subs	r0, r0, r6
 685:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1438              		.loc 1 685 10 view .LVU443
 1439 00a8 41F28833 		movw	r3, #5000
 1440 00ac 9842     		cmp	r0, r3
 1441 00ae F0D9     		bls	.L128
ARM GAS  /tmp/cc8Q3Ggl.s 			page 46


 687:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1442              		.loc 1 687 16 view .LVU444
 1443 00b0 0320     		movs	r0, #3
 1444 00b2 42E0     		b	.L119
 1445              	.LVL91:
 1446              	.L144:
 653:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1447              		.loc 1 653 7 is_stmt 1 view .LVU445
 653:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1448              		.loc 1 653 10 is_stmt 0 view .LVU446
 1449 00b4 264A     		ldr	r2, .L146+4
 1450 00b6 1268     		ldr	r2, [r2]
 653:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1451              		.loc 1 653 9 view .LVU447
 1452 00b8 12F4003F 		tst	r2, #131072
 1453 00bc E0D1     		bne	.L126
 655:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1454              		.loc 1 655 16 view .LVU448
 1455 00be 0120     		movs	r0, #1
 1456              	.LVL92:
 655:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1457              		.loc 1 655 16 view .LVU449
 1458 00c0 3BE0     		b	.L119
 1459              	.LVL93:
 1460              	.L145:
 663:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1461              		.loc 1 663 7 is_stmt 1 view .LVU450
 663:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1462              		.loc 1 663 10 is_stmt 0 view .LVU451
 1463 00c2 234A     		ldr	r2, .L146+4
 1464 00c4 1268     		ldr	r2, [r2]
 663:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1465              		.loc 1 663 9 view .LVU452
 1466 00c6 12F0007F 		tst	r2, #33554432
 1467 00ca D9D1     		bne	.L126
 665:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1468              		.loc 1 665 16 view .LVU453
 1469 00cc 0120     		movs	r0, #1
 1470              	.LVL94:
 665:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1471              		.loc 1 665 16 view .LVU454
 1472 00ce 34E0     		b	.L119
 1473              	.L124:
 693:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1474              		.loc 1 693 3 is_stmt 1 view .LVU455
 693:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1475              		.loc 1 693 17 is_stmt 0 view .LVU456
 1476 00d0 1E4B     		ldr	r3, .L146
 1477 00d2 1B68     		ldr	r3, [r3]
 1478 00d4 03F00F03 		and	r3, r3, #15
 693:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1479              		.loc 1 693 5 view .LVU457
 1480 00d8 AB42     		cmp	r3, r5
 1481 00da 07D9     		bls	.L130
 696:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1482              		.loc 1 696 5 is_stmt 1 view .LVU458
 1483 00dc EAB2     		uxtb	r2, r5
ARM GAS  /tmp/cc8Q3Ggl.s 			page 47


 1484 00de 1B4B     		ldr	r3, .L146
 1485 00e0 1A70     		strb	r2, [r3]
 700:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1486              		.loc 1 700 5 view .LVU459
 700:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1487              		.loc 1 700 8 is_stmt 0 view .LVU460
 1488 00e2 1B68     		ldr	r3, [r3]
 1489 00e4 03F00F03 		and	r3, r3, #15
 700:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1490              		.loc 1 700 7 view .LVU461
 1491 00e8 AB42     		cmp	r3, r5
 1492 00ea 2DD1     		bne	.L139
 1493              	.L130:
 707:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1494              		.loc 1 707 3 is_stmt 1 view .LVU462
 707:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1495              		.loc 1 707 25 is_stmt 0 view .LVU463
 1496 00ec 2368     		ldr	r3, [r4]
 707:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1497              		.loc 1 707 5 view .LVU464
 1498 00ee 13F0040F 		tst	r3, #4
 1499 00f2 06D0     		beq	.L131
 709:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1500              		.loc 1 709 5 is_stmt 1 view .LVU465
 710:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1501              		.loc 1 710 5 view .LVU466
 1502 00f4 164A     		ldr	r2, .L146+4
 1503 00f6 9368     		ldr	r3, [r2, #8]
 1504 00f8 23F4E053 		bic	r3, r3, #7168
 1505 00fc E168     		ldr	r1, [r4, #12]
 1506 00fe 0B43     		orrs	r3, r3, r1
 1507 0100 9360     		str	r3, [r2, #8]
 1508              	.L131:
 714:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1509              		.loc 1 714 3 view .LVU467
 714:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1510              		.loc 1 714 25 is_stmt 0 view .LVU468
 1511 0102 2368     		ldr	r3, [r4]
 714:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1512              		.loc 1 714 5 view .LVU469
 1513 0104 13F0080F 		tst	r3, #8
 1514 0108 07D0     		beq	.L132
 716:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1515              		.loc 1 716 5 is_stmt 1 view .LVU470
 717:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1516              		.loc 1 717 5 view .LVU471
 1517 010a 114A     		ldr	r2, .L146+4
 1518 010c 9368     		ldr	r3, [r2, #8]
 1519 010e 23F46043 		bic	r3, r3, #57344
 1520 0112 2169     		ldr	r1, [r4, #16]
 1521 0114 43EAC103 		orr	r3, r3, r1, lsl #3
 1522 0118 9360     		str	r3, [r2, #8]
 1523              	.L132:
 721:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1524              		.loc 1 721 3 view .LVU472
 721:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1525              		.loc 1 721 21 is_stmt 0 view .LVU473
ARM GAS  /tmp/cc8Q3Ggl.s 			page 48


 1526 011a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1527              	.LVL95:
 721:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1528              		.loc 1 721 68 view .LVU474
 1529 011e 0C4B     		ldr	r3, .L146+4
 1530 0120 9B68     		ldr	r3, [r3, #8]
 721:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1531              		.loc 1 721 91 view .LVU475
 1532 0122 C3F30313 		ubfx	r3, r3, #4, #4
 721:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1533              		.loc 1 721 63 view .LVU476
 1534 0126 0B4A     		ldr	r2, .L146+8
 1535 0128 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 721:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1536              		.loc 1 721 47 view .LVU477
 1537 012a D840     		lsrs	r0, r0, r3
 721:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1538              		.loc 1 721 19 view .LVU478
 1539 012c 0A4B     		ldr	r3, .L146+12
 1540 012e 1860     		str	r0, [r3]
 724:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1541              		.loc 1 724 3 is_stmt 1 view .LVU479
 1542 0130 0A4B     		ldr	r3, .L146+16
 1543 0132 1868     		ldr	r0, [r3]
 1544 0134 FFF7FEFF 		bl	HAL_InitTick
 1545              	.LVL96:
 726:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1546              		.loc 1 726 3 view .LVU480
 726:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1547              		.loc 1 726 10 is_stmt 0 view .LVU481
 1548 0138 0020     		movs	r0, #0
 1549              	.L119:
 727:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1550              		.loc 1 727 1 view .LVU482
 1551 013a 70BD     		pop	{r4, r5, r6, pc}
 1552              	.LVL97:
 1553              	.L133:
 1554              	.LCFI12:
 1555              		.cfi_def_cfa_offset 0
 1556              		.cfi_restore 4
 1557              		.cfi_restore 5
 1558              		.cfi_restore 6
 1559              		.cfi_restore 14
 600:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1560              		.loc 1 600 12 view .LVU483
 1561 013c 0120     		movs	r0, #1
 1562              	.LVL98:
 727:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1563              		.loc 1 727 1 view .LVU484
 1564 013e 7047     		bx	lr
 1565              	.LVL99:
 1566              	.L134:
 1567              	.LCFI13:
 1568              		.cfi_def_cfa_offset 16
 1569              		.cfi_offset 4, -16
 1570              		.cfi_offset 5, -12
 1571              		.cfi_offset 6, -8
ARM GAS  /tmp/cc8Q3Ggl.s 			page 49


 1572              		.cfi_offset 14, -4
 621:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1573              		.loc 1 621 14 view .LVU485
 1574 0140 0120     		movs	r0, #1
 1575              	.LVL100:
 621:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1576              		.loc 1 621 14 view .LVU486
 1577 0142 FAE7     		b	.L119
 1578              	.LVL101:
 1579              	.L137:
 674:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1580              		.loc 1 674 16 view .LVU487
 1581 0144 0120     		movs	r0, #1
 1582              	.LVL102:
 674:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1583              		.loc 1 674 16 view .LVU488
 1584 0146 F8E7     		b	.L119
 1585              	.L139:
 702:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1586              		.loc 1 702 14 view .LVU489
 1587 0148 0120     		movs	r0, #1
 1588 014a F6E7     		b	.L119
 1589              	.L147:
 1590              		.align	2
 1591              	.L146:
 1592 014c 003C0240 		.word	1073888256
 1593 0150 00380240 		.word	1073887232
 1594 0154 00000000 		.word	AHBPrescTable
 1595 0158 00000000 		.word	SystemCoreClock
 1596 015c 00000000 		.word	uwTickPrio
 1597              		.cfi_endproc
 1598              	.LFE132:
 1600              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1601              		.align	1
 1602              		.global	HAL_RCC_GetHCLKFreq
 1603              		.syntax unified
 1604              		.thumb
 1605              		.thumb_func
 1606              		.fpu fpv4-sp-d16
 1608              	HAL_RCC_GetHCLKFreq:
 1609              	.LFB137:
 933:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 934:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 935:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 936:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 937:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 938:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 939:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 940:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 941:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 942:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 943:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 944:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1610              		.loc 1 944 1 is_stmt 1 view -0
 1611              		.cfi_startproc
 1612              		@ args = 0, pretend = 0, frame = 0
 1613              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc8Q3Ggl.s 			page 50


 1614              		@ link register save eliminated.
 945:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1615              		.loc 1 945 3 view .LVU491
 946:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1616              		.loc 1 946 1 is_stmt 0 view .LVU492
 1617 0000 014B     		ldr	r3, .L149
 1618 0002 1868     		ldr	r0, [r3]
 1619 0004 7047     		bx	lr
 1620              	.L150:
 1621 0006 00BF     		.align	2
 1622              	.L149:
 1623 0008 00000000 		.word	SystemCoreClock
 1624              		.cfi_endproc
 1625              	.LFE137:
 1627              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1628              		.align	1
 1629              		.global	HAL_RCC_GetPCLK1Freq
 1630              		.syntax unified
 1631              		.thumb
 1632              		.thumb_func
 1633              		.fpu fpv4-sp-d16
 1635              	HAL_RCC_GetPCLK1Freq:
 1636              	.LFB138:
 947:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 948:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 949:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 950:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 951:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 952:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 953:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 954:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 955:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1637              		.loc 1 955 1 is_stmt 1 view -0
 1638              		.cfi_startproc
 1639              		@ args = 0, pretend = 0, frame = 0
 1640              		@ frame_needed = 0, uses_anonymous_args = 0
 1641 0000 08B5     		push	{r3, lr}
 1642              	.LCFI14:
 1643              		.cfi_def_cfa_offset 8
 1644              		.cfi_offset 3, -8
 1645              		.cfi_offset 14, -4
 956:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 957:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1646              		.loc 1 957 3 view .LVU494
 1647              		.loc 1 957 11 is_stmt 0 view .LVU495
 1648 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1649              	.LVL103:
 1650              		.loc 1 957 54 view .LVU496
 1651 0006 044B     		ldr	r3, .L153
 1652 0008 9B68     		ldr	r3, [r3, #8]
 1653              		.loc 1 957 78 view .LVU497
 1654 000a C3F38223 		ubfx	r3, r3, #10, #3
 1655              		.loc 1 957 49 view .LVU498
 1656 000e 034A     		ldr	r2, .L153+4
 1657 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 958:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1658              		.loc 1 958 1 view .LVU499
ARM GAS  /tmp/cc8Q3Ggl.s 			page 51


 1659 0012 D840     		lsrs	r0, r0, r3
 1660 0014 08BD     		pop	{r3, pc}
 1661              	.L154:
 1662 0016 00BF     		.align	2
 1663              	.L153:
 1664 0018 00380240 		.word	1073887232
 1665 001c 00000000 		.word	APBPrescTable
 1666              		.cfi_endproc
 1667              	.LFE138:
 1669              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1670              		.align	1
 1671              		.global	HAL_RCC_GetPCLK2Freq
 1672              		.syntax unified
 1673              		.thumb
 1674              		.thumb_func
 1675              		.fpu fpv4-sp-d16
 1677              	HAL_RCC_GetPCLK2Freq:
 1678              	.LFB139:
 959:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 960:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 961:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 962:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 963:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 964:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 965:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 966:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 967:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1679              		.loc 1 967 1 is_stmt 1 view -0
 1680              		.cfi_startproc
 1681              		@ args = 0, pretend = 0, frame = 0
 1682              		@ frame_needed = 0, uses_anonymous_args = 0
 1683 0000 08B5     		push	{r3, lr}
 1684              	.LCFI15:
 1685              		.cfi_def_cfa_offset 8
 1686              		.cfi_offset 3, -8
 1687              		.cfi_offset 14, -4
 968:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 969:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 1688              		.loc 1 969 3 view .LVU501
 1689              		.loc 1 969 11 is_stmt 0 view .LVU502
 1690 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1691              	.LVL104:
 1692              		.loc 1 969 53 view .LVU503
 1693 0006 044B     		ldr	r3, .L157
 1694 0008 9B68     		ldr	r3, [r3, #8]
 1695              		.loc 1 969 77 view .LVU504
 1696 000a C3F34233 		ubfx	r3, r3, #13, #3
 1697              		.loc 1 969 48 view .LVU505
 1698 000e 034A     		ldr	r2, .L157+4
 1699 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 970:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1700              		.loc 1 970 1 view .LVU506
 1701 0012 D840     		lsrs	r0, r0, r3
 1702 0014 08BD     		pop	{r3, pc}
 1703              	.L158:
 1704 0016 00BF     		.align	2
 1705              	.L157:
ARM GAS  /tmp/cc8Q3Ggl.s 			page 52


 1706 0018 00380240 		.word	1073887232
 1707 001c 00000000 		.word	APBPrescTable
 1708              		.cfi_endproc
 1709              	.LFE139:
 1711              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1712              		.align	1
 1713              		.weak	HAL_RCC_GetOscConfig
 1714              		.syntax unified
 1715              		.thumb
 1716              		.thumb_func
 1717              		.fpu fpv4-sp-d16
 1719              	HAL_RCC_GetOscConfig:
 1720              	.LVL105:
 1721              	.LFB140:
 971:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 972:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 973:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 974:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 975:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 976:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 977:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 978:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 979:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 980:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1722              		.loc 1 980 1 is_stmt 1 view -0
 1723              		.cfi_startproc
 1724              		@ args = 0, pretend = 0, frame = 0
 1725              		@ frame_needed = 0, uses_anonymous_args = 0
 1726              		@ link register save eliminated.
 981:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 982:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1727              		.loc 1 982 3 view .LVU508
 1728              		.loc 1 982 37 is_stmt 0 view .LVU509
 1729 0000 0F23     		movs	r3, #15
 1730 0002 0360     		str	r3, [r0]
 983:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 984:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 985:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1731              		.loc 1 985 3 is_stmt 1 view .LVU510
 1732              		.loc 1 985 10 is_stmt 0 view .LVU511
 1733 0004 304B     		ldr	r3, .L172
 1734 0006 1B68     		ldr	r3, [r3]
 1735              		.loc 1 985 5 view .LVU512
 1736 0008 13F4802F 		tst	r3, #262144
 1737 000c 3BD0     		beq	.L160
 986:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 987:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1738              		.loc 1 987 5 is_stmt 1 view .LVU513
 1739              		.loc 1 987 33 is_stmt 0 view .LVU514
 1740 000e 4FF4A023 		mov	r3, #327680
 1741 0012 4360     		str	r3, [r0, #4]
 1742              	.L161:
 988:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 989:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 990:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 991:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 992:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/cc8Q3Ggl.s 			page 53


 993:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 994:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 995:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 996:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 997:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 998:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 999:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 1743              		.loc 1 999 3 is_stmt 1 view .LVU515
 1744              		.loc 1 999 10 is_stmt 0 view .LVU516
 1745 0014 2C4B     		ldr	r3, .L172
 1746 0016 1B68     		ldr	r3, [r3]
 1747              		.loc 1 999 5 view .LVU517
 1748 0018 13F0010F 		tst	r3, #1
 1749 001c 3FD0     		beq	.L163
1000:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1001:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1750              		.loc 1 1001 5 is_stmt 1 view .LVU518
 1751              		.loc 1 1001 33 is_stmt 0 view .LVU519
 1752 001e 0123     		movs	r3, #1
 1753 0020 C360     		str	r3, [r0, #12]
 1754              	.L164:
1002:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1003:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1004:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1005:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1006:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1007:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1008:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
 1755              		.loc 1 1008 3 is_stmt 1 view .LVU520
 1756              		.loc 1 1008 59 is_stmt 0 view .LVU521
 1757 0022 294A     		ldr	r2, .L172
 1758 0024 1368     		ldr	r3, [r2]
 1759              		.loc 1 1008 44 view .LVU522
 1760 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 1761              		.loc 1 1008 42 view .LVU523
 1762 002a 0361     		str	r3, [r0, #16]
1009:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1010:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1011:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1763              		.loc 1 1011 3 is_stmt 1 view .LVU524
 1764              		.loc 1 1011 10 is_stmt 0 view .LVU525
 1765 002c 136F     		ldr	r3, [r2, #112]
 1766              		.loc 1 1011 5 view .LVU526
 1767 002e 13F0040F 		tst	r3, #4
 1768 0032 37D0     		beq	.L165
1012:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1013:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1769              		.loc 1 1013 5 is_stmt 1 view .LVU527
 1770              		.loc 1 1013 33 is_stmt 0 view .LVU528
 1771 0034 0523     		movs	r3, #5
 1772 0036 8360     		str	r3, [r0, #8]
 1773              	.L166:
1014:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1015:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1016:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1017:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1018:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/cc8Q3Ggl.s 			page 54


1019:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1020:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1021:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1022:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1023:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1024:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1025:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 1774              		.loc 1 1025 3 is_stmt 1 view .LVU529
 1775              		.loc 1 1025 10 is_stmt 0 view .LVU530
 1776 0038 234B     		ldr	r3, .L172
 1777 003a 5B6F     		ldr	r3, [r3, #116]
 1778              		.loc 1 1025 5 view .LVU531
 1779 003c 13F0010F 		tst	r3, #1
 1780 0040 3BD0     		beq	.L168
1026:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1027:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1781              		.loc 1 1027 5 is_stmt 1 view .LVU532
 1782              		.loc 1 1027 33 is_stmt 0 view .LVU533
 1783 0042 0123     		movs	r3, #1
 1784 0044 4361     		str	r3, [r0, #20]
 1785              	.L169:
1028:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1029:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1030:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1031:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1032:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1033:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1034:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1035:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 1786              		.loc 1 1035 3 is_stmt 1 view .LVU534
 1787              		.loc 1 1035 10 is_stmt 0 view .LVU535
 1788 0046 204B     		ldr	r3, .L172
 1789 0048 1B68     		ldr	r3, [r3]
 1790              		.loc 1 1035 5 view .LVU536
 1791 004a 13F0807F 		tst	r3, #16777216
 1792 004e 37D0     		beq	.L170
1036:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1037:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1793              		.loc 1 1037 5 is_stmt 1 view .LVU537
 1794              		.loc 1 1037 37 is_stmt 0 view .LVU538
 1795 0050 0223     		movs	r3, #2
 1796 0052 8361     		str	r3, [r0, #24]
 1797              	.L171:
1038:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1039:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1040:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1041:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1042:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1043:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 1798              		.loc 1 1043 3 is_stmt 1 view .LVU539
 1799              		.loc 1 1043 52 is_stmt 0 view .LVU540
 1800 0054 1C4A     		ldr	r2, .L172
 1801 0056 5368     		ldr	r3, [r2, #4]
 1802              		.loc 1 1043 38 view .LVU541
 1803 0058 03F48003 		and	r3, r3, #4194304
 1804              		.loc 1 1043 36 view .LVU542
 1805 005c C361     		str	r3, [r0, #28]
ARM GAS  /tmp/cc8Q3Ggl.s 			page 55


1044:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 1806              		.loc 1 1044 3 is_stmt 1 view .LVU543
 1807              		.loc 1 1044 47 is_stmt 0 view .LVU544
 1808 005e 5368     		ldr	r3, [r2, #4]
 1809              		.loc 1 1044 33 view .LVU545
 1810 0060 03F03F03 		and	r3, r3, #63
 1811              		.loc 1 1044 31 view .LVU546
 1812 0064 0362     		str	r3, [r0, #32]
1045:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 1813              		.loc 1 1045 3 is_stmt 1 view .LVU547
 1814              		.loc 1 1045 48 is_stmt 0 view .LVU548
 1815 0066 5368     		ldr	r3, [r2, #4]
 1816              		.loc 1 1045 33 view .LVU549
 1817 0068 C3F38813 		ubfx	r3, r3, #6, #9
 1818              		.loc 1 1045 31 view .LVU550
 1819 006c 4362     		str	r3, [r0, #36]
1046:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 1820              		.loc 1 1046 3 is_stmt 1 view .LVU551
 1821              		.loc 1 1046 50 is_stmt 0 view .LVU552
 1822 006e 5368     		ldr	r3, [r2, #4]
 1823              		.loc 1 1046 60 view .LVU553
 1824 0070 03F44033 		and	r3, r3, #196608
 1825              		.loc 1 1046 80 view .LVU554
 1826 0074 03F58033 		add	r3, r3, #65536
 1827              		.loc 1 1046 33 view .LVU555
 1828 0078 DB0B     		lsrs	r3, r3, #15
 1829              		.loc 1 1046 31 view .LVU556
 1830 007a 8362     		str	r3, [r0, #40]
1047:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 1831              		.loc 1 1047 3 is_stmt 1 view .LVU557
 1832              		.loc 1 1047 48 is_stmt 0 view .LVU558
 1833 007c 5368     		ldr	r3, [r2, #4]
 1834              		.loc 1 1047 33 view .LVU559
 1835 007e C3F30363 		ubfx	r3, r3, #24, #4
 1836              		.loc 1 1047 31 view .LVU560
 1837 0082 C362     		str	r3, [r0, #44]
1048:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1838              		.loc 1 1048 1 view .LVU561
 1839 0084 7047     		bx	lr
 1840              	.L160:
 989:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1841              		.loc 1 989 8 is_stmt 1 view .LVU562
 989:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1842              		.loc 1 989 15 is_stmt 0 view .LVU563
 1843 0086 104B     		ldr	r3, .L172
 1844 0088 1B68     		ldr	r3, [r3]
 989:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1845              		.loc 1 989 10 view .LVU564
 1846 008a 13F4803F 		tst	r3, #65536
 1847 008e 03D0     		beq	.L162
 991:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1848              		.loc 1 991 5 is_stmt 1 view .LVU565
 991:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1849              		.loc 1 991 33 is_stmt 0 view .LVU566
 1850 0090 4FF48033 		mov	r3, #65536
 1851 0094 4360     		str	r3, [r0, #4]
 1852 0096 BDE7     		b	.L161
ARM GAS  /tmp/cc8Q3Ggl.s 			page 56


 1853              	.L162:
 995:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1854              		.loc 1 995 5 is_stmt 1 view .LVU567
 995:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1855              		.loc 1 995 33 is_stmt 0 view .LVU568
 1856 0098 0023     		movs	r3, #0
 1857 009a 4360     		str	r3, [r0, #4]
 1858 009c BAE7     		b	.L161
 1859              	.L163:
1005:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1860              		.loc 1 1005 5 is_stmt 1 view .LVU569
1005:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1861              		.loc 1 1005 33 is_stmt 0 view .LVU570
 1862 009e 0023     		movs	r3, #0
 1863 00a0 C360     		str	r3, [r0, #12]
 1864 00a2 BEE7     		b	.L164
 1865              	.L165:
1015:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1866              		.loc 1 1015 8 is_stmt 1 view .LVU571
1015:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1867              		.loc 1 1015 15 is_stmt 0 view .LVU572
 1868 00a4 084B     		ldr	r3, .L172
 1869 00a6 1B6F     		ldr	r3, [r3, #112]
1015:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1870              		.loc 1 1015 10 view .LVU573
 1871 00a8 13F0010F 		tst	r3, #1
 1872 00ac 02D0     		beq	.L167
1017:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1873              		.loc 1 1017 5 is_stmt 1 view .LVU574
1017:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1874              		.loc 1 1017 33 is_stmt 0 view .LVU575
 1875 00ae 0123     		movs	r3, #1
 1876 00b0 8360     		str	r3, [r0, #8]
 1877 00b2 C1E7     		b	.L166
 1878              	.L167:
1021:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1879              		.loc 1 1021 5 is_stmt 1 view .LVU576
1021:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1880              		.loc 1 1021 33 is_stmt 0 view .LVU577
 1881 00b4 0023     		movs	r3, #0
 1882 00b6 8360     		str	r3, [r0, #8]
 1883 00b8 BEE7     		b	.L166
 1884              	.L168:
1031:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1885              		.loc 1 1031 5 is_stmt 1 view .LVU578
1031:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1886              		.loc 1 1031 33 is_stmt 0 view .LVU579
 1887 00ba 0023     		movs	r3, #0
 1888 00bc 4361     		str	r3, [r0, #20]
 1889 00be C2E7     		b	.L169
 1890              	.L170:
1041:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1891              		.loc 1 1041 5 is_stmt 1 view .LVU580
1041:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1892              		.loc 1 1041 37 is_stmt 0 view .LVU581
 1893 00c0 0123     		movs	r3, #1
 1894 00c2 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/cc8Q3Ggl.s 			page 57


 1895 00c4 C6E7     		b	.L171
 1896              	.L173:
 1897 00c6 00BF     		.align	2
 1898              	.L172:
 1899 00c8 00380240 		.word	1073887232
 1900              		.cfi_endproc
 1901              	.LFE140:
 1903              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1904              		.align	1
 1905              		.global	HAL_RCC_GetClockConfig
 1906              		.syntax unified
 1907              		.thumb
 1908              		.thumb_func
 1909              		.fpu fpv4-sp-d16
 1911              	HAL_RCC_GetClockConfig:
 1912              	.LVL106:
 1913              	.LFB141:
1049:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1050:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1051:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1052:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1053:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1054:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1055:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1056:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1057:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1058:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1059:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1914              		.loc 1 1059 1 is_stmt 1 view -0
 1915              		.cfi_startproc
 1916              		@ args = 0, pretend = 0, frame = 0
 1917              		@ frame_needed = 0, uses_anonymous_args = 0
 1918              		@ link register save eliminated.
1060:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1061:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 1919              		.loc 1 1061 3 view .LVU583
 1920              		.loc 1 1061 32 is_stmt 0 view .LVU584
 1921 0000 0F23     		movs	r3, #15
 1922 0002 0360     		str	r3, [r0]
1062:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1063:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1064:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1923              		.loc 1 1064 3 is_stmt 1 view .LVU585
 1924              		.loc 1 1064 51 is_stmt 0 view .LVU586
 1925 0004 0B4B     		ldr	r3, .L175
 1926 0006 9A68     		ldr	r2, [r3, #8]
 1927              		.loc 1 1064 37 view .LVU587
 1928 0008 02F00302 		and	r2, r2, #3
 1929              		.loc 1 1064 35 view .LVU588
 1930 000c 4260     		str	r2, [r0, #4]
1065:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1066:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1067:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1931              		.loc 1 1067 3 is_stmt 1 view .LVU589
 1932              		.loc 1 1067 52 is_stmt 0 view .LVU590
 1933 000e 9A68     		ldr	r2, [r3, #8]
 1934              		.loc 1 1067 38 view .LVU591
ARM GAS  /tmp/cc8Q3Ggl.s 			page 58


 1935 0010 02F0F002 		and	r2, r2, #240
 1936              		.loc 1 1067 36 view .LVU592
 1937 0014 8260     		str	r2, [r0, #8]
1068:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1069:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1070:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 1938              		.loc 1 1070 3 is_stmt 1 view .LVU593
 1939              		.loc 1 1070 53 is_stmt 0 view .LVU594
 1940 0016 9A68     		ldr	r2, [r3, #8]
 1941              		.loc 1 1070 39 view .LVU595
 1942 0018 02F4E052 		and	r2, r2, #7168
 1943              		.loc 1 1070 37 view .LVU596
 1944 001c C260     		str	r2, [r0, #12]
1071:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1072:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1073:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 1945              		.loc 1 1073 3 is_stmt 1 view .LVU597
 1946              		.loc 1 1073 54 is_stmt 0 view .LVU598
 1947 001e 9B68     		ldr	r3, [r3, #8]
 1948              		.loc 1 1073 39 view .LVU599
 1949 0020 DB08     		lsrs	r3, r3, #3
 1950 0022 03F4E053 		and	r3, r3, #7168
 1951              		.loc 1 1073 37 view .LVU600
 1952 0026 0361     		str	r3, [r0, #16]
1074:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1075:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1076:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 1953              		.loc 1 1076 3 is_stmt 1 view .LVU601
 1954              		.loc 1 1076 32 is_stmt 0 view .LVU602
 1955 0028 034B     		ldr	r3, .L175+4
 1956 002a 1B68     		ldr	r3, [r3]
 1957              		.loc 1 1076 16 view .LVU603
 1958 002c 03F00F03 		and	r3, r3, #15
 1959              		.loc 1 1076 14 view .LVU604
 1960 0030 0B60     		str	r3, [r1]
1077:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1961              		.loc 1 1077 1 view .LVU605
 1962 0032 7047     		bx	lr
 1963              	.L176:
 1964              		.align	2
 1965              	.L175:
 1966 0034 00380240 		.word	1073887232
 1967 0038 003C0240 		.word	1073888256
 1968              		.cfi_endproc
 1969              	.LFE141:
 1971              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1972              		.align	1
 1973              		.weak	HAL_RCC_CSSCallback
 1974              		.syntax unified
 1975              		.thumb
 1976              		.thumb_func
 1977              		.fpu fpv4-sp-d16
 1979              	HAL_RCC_CSSCallback:
 1980              	.LFB143:
1078:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1079:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1080:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
ARM GAS  /tmp/cc8Q3Ggl.s 			page 59


1081:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1082:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1083:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1084:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1085:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
1086:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1087:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1088:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1089:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1090:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1091:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1092:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1093:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1094:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1095:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1096:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1097:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1098:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1099:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1100:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1101:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1102:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1981              		.loc 1 1102 1 is_stmt 1 view -0
 1982              		.cfi_startproc
 1983              		@ args = 0, pretend = 0, frame = 0
 1984              		@ frame_needed = 0, uses_anonymous_args = 0
 1985              		@ link register save eliminated.
1103:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1104:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1105:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1106:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1986              		.loc 1 1106 1 view .LVU607
 1987 0000 7047     		bx	lr
 1988              		.cfi_endproc
 1989              	.LFE143:
 1991              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1992              		.align	1
 1993              		.global	HAL_RCC_NMI_IRQHandler
 1994              		.syntax unified
 1995              		.thumb
 1996              		.thumb_func
 1997              		.fpu fpv4-sp-d16
 1999              	HAL_RCC_NMI_IRQHandler:
 2000              	.LFB142:
1085:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2001              		.loc 1 1085 1 view -0
 2002              		.cfi_startproc
 2003              		@ args = 0, pretend = 0, frame = 0
 2004              		@ frame_needed = 0, uses_anonymous_args = 0
 2005 0000 08B5     		push	{r3, lr}
 2006              	.LCFI16:
 2007              		.cfi_def_cfa_offset 8
 2008              		.cfi_offset 3, -8
 2009              		.cfi_offset 14, -4
1087:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2010              		.loc 1 1087 3 view .LVU609
1087:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
ARM GAS  /tmp/cc8Q3Ggl.s 			page 60


 2011              		.loc 1 1087 6 is_stmt 0 view .LVU610
 2012 0002 064B     		ldr	r3, .L182
 2013 0004 DB68     		ldr	r3, [r3, #12]
1087:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2014              		.loc 1 1087 5 view .LVU611
 2015 0006 13F0800F 		tst	r3, #128
 2016 000a 00D1     		bne	.L181
 2017              	.L178:
1095:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2018              		.loc 1 1095 1 view .LVU612
 2019 000c 08BD     		pop	{r3, pc}
 2020              	.L181:
1090:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2021              		.loc 1 1090 5 is_stmt 1 view .LVU613
 2022 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2023              	.LVL107:
1093:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2024              		.loc 1 1093 5 view .LVU614
 2025 0012 024B     		ldr	r3, .L182
 2026 0014 8022     		movs	r2, #128
 2027 0016 9A73     		strb	r2, [r3, #14]
1095:../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2028              		.loc 1 1095 1 is_stmt 0 view .LVU615
 2029 0018 F8E7     		b	.L178
 2030              	.L183:
 2031 001a 00BF     		.align	2
 2032              	.L182:
 2033 001c 00380240 		.word	1073887232
 2034              		.cfi_endproc
 2035              	.LFE142:
 2037              		.text
 2038              	.Letext0:
 2039              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2040              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2041              		.file 4 "../Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2042              		.file 5 "../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 2043              		.file 6 "../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2044              		.file 7 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2045              		.file 8 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2046              		.file 9 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2047              		.file 10 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2048              		.file 11 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cc8Q3Ggl.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
     /tmp/cc8Q3Ggl.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/cc8Q3Ggl.s:42     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:49     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/cc8Q3Ggl.s:592    .text.HAL_RCC_OscConfig:0000000000000294 $d
     /tmp/cc8Q3Ggl.s:598    .text.HAL_RCC_OscConfig:00000000000002a0 $t
     /tmp/cc8Q3Ggl.s:911    .text.HAL_RCC_OscConfig:00000000000003f0 $d
     /tmp/cc8Q3Ggl.s:917    .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:924    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/cc8Q3Ggl.s:1080   .text.HAL_RCC_MCOConfig:0000000000000090 $d
     /tmp/cc8Q3Ggl.s:1087   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1094   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/cc8Q3Ggl.s:1111   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/cc8Q3Ggl.s:1116   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1123   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/cc8Q3Ggl.s:1140   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/cc8Q3Ggl.s:1146   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1153   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/cc8Q3Ggl.s:1283   .text.HAL_RCC_GetSysClockFreq:00000000000000d0 $d
     /tmp/cc8Q3Ggl.s:1290   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1297   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/cc8Q3Ggl.s:1592   .text.HAL_RCC_ClockConfig:000000000000014c $d
     /tmp/cc8Q3Ggl.s:1601   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1608   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/cc8Q3Ggl.s:1623   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/cc8Q3Ggl.s:1628   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1635   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/cc8Q3Ggl.s:1664   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/cc8Q3Ggl.s:1670   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1677   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/cc8Q3Ggl.s:1706   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/cc8Q3Ggl.s:1712   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1719   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/cc8Q3Ggl.s:1899   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
     /tmp/cc8Q3Ggl.s:1904   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1911   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/cc8Q3Ggl.s:1966   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/cc8Q3Ggl.s:1972   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1979   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/cc8Q3Ggl.s:1992   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/cc8Q3Ggl.s:1999   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/cc8Q3Ggl.s:2033   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
APBPrescTable
