#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 30 13:13:59 2018
# Process ID: 10588
# Current directory: G:/lab9/lab9_2_3/lab9_2_3.runs/synth_1
# Command line: vivado.exe -log lab9_2_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab9_2_3.tcl
# Log file: G:/lab9/lab9_2_3/lab9_2_3.runs/synth_1/lab9_2_3.vds
# Journal file: G:/lab9/lab9_2_3/lab9_2_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab9_2_3.tcl -notrace
Command: synth_design -top lab9_2_3 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.957 ; gain = 97.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab9_2_3' [G:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/new/lab9_2_3.v:23]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [G:/lab9/lab9_2_3/lab9_2_3.runs/synth_1/.Xil/Vivado-10588-LAPTOP-UQ84BBO9/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [G:/lab9/lab9_2_3/lab9_2_3.runs/synth_1/.Xil/Vivado-10588-LAPTOP-UQ84BBO9/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [G:/lab9/lab9_2_3/lab9_2_3.runs/synth_1/.Xil/Vivado-10588-LAPTOP-UQ84BBO9/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (2#1) [G:/lab9/lab9_2_3/lab9_2_3.runs/synth_1/.Xil/Vivado-10588-LAPTOP-UQ84BBO9/realtime/c_counter_binary_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'Q' does not match port width (16) of module 'c_counter_binary_0' [G:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/new/lab9_2_3.v:40]
INFO: [Synth 8-6155] done synthesizing module 'lab9_2_3' (3#1) [G:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/new/lab9_2_3.v:23]
WARNING: [Synth 8-3331] design lab9_2_3 has unconnected port UD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 442.199 ; gain = 153.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 442.199 ; gain = 153.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 442.199 ; gain = 153.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK0'
Finished Parsing XDC File [g:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK0'
Parsing XDC File [g:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'AAA'
Finished Parsing XDC File [g:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'AAA'
Parsing XDC File [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clear_n'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'Clock_input'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'Clock_input'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'Q[0]'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'Q[1]'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'Q[2]'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'Q[3]'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'Q[4]'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'Q[5]'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'Q[6]'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'Q[7]'. [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc:40]
Finished Parsing XDC File [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/lab9_2_3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/lab9/lab9_2_3/lab9_2_3.srcs/constrs_1/imports/vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab9_2_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab9_2_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 751.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 751.746 ; gain = 462.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 751.746 ; gain = 462.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  g:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  g:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLK0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for AAA. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 751.746 ; gain = 462.668
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 751.746 ; gain = 462.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab9_2_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'k_reg[31:0]' into 'k_reg[31:0]' [G:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/new/lab9_2_3.v:34]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [G:/lab9/lab9_2_3/lab9_2_3.srcs/sources_1/new/lab9_2_3.v:34]
INFO: [Synth 8-5545] ROM "k" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_1hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP k0, operation Mode is: C'+1.
DSP Report: register k_reg is absorbed into DSP k0.
DSP Report: operator k0 is absorbed into DSP k0.
WARNING: [Synth 8-3331] design lab9_2_3 has unconnected port UD
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 751.746 ; gain = 462.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lab9_2_3    | C'+1        | -      | -      | 32     | -      | 32     | -    | -    | 1    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK0/clk_out1' to pin 'CLK0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 823.438 ; gain = 534.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 845.930 ; gain = 556.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 845.930 ; gain = 556.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 845.930 ; gain = 556.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 845.930 ; gain = 556.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 845.930 ; gain = 556.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 845.930 ; gain = 556.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 845.930 ; gain = 556.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 845.930 ; gain = 556.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_counter_binary_0 |     1|
|2     |clk_wiz_0          |     1|
|3     |DSP48E1            |     1|
|4     |LUT2               |     1|
|5     |LUT3               |     1|
|6     |LUT4               |     6|
|7     |LUT5               |     2|
|8     |LUT6               |    34|
|9     |FDRE               |    33|
|10    |IBUF               |     2|
|11    |OBUF               |     8|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   107|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 845.930 ; gain = 556.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 845.930 ; gain = 247.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 845.930 ; gain = 556.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 845.930 ; gain = 568.324
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'G:/lab9/lab9_2_3/lab9_2_3.runs/synth_1/lab9_2_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab9_2_3_utilization_synth.rpt -pb lab9_2_3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 845.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 13:14:41 2018...
