$date
	Sat Jun 03 00:37:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # clk $end
$var reg 2 $ jk [1:0] $end
$scope module s $end
$var wire 1 % clk $end
$var wire 2 & jk [1:0] $end
$var reg 1 ' q $end
$var reg 1 ( qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
bx &
1%
bx $
1#
x"
x!
$end
#5
0#
0%
#10
x(
1#
1%
#15
0#
0%
#20
x(
1#
1%
#25
0#
0%
#30
x(
1#
1%
#35
0#
0%
#40
x(
1#
1%
#45
0#
0%
#50
x(
1#
1%
b0 $
b0 &
#55
0#
0%
#60
x(
1#
1%
#65
0#
0%
#70
x(
1#
1%
#75
0#
0%
#80
x(
1#
1%
#85
0#
0%
#90
x(
1#
1%
#95
0#
0%
#100
1(
1"
0'
0!
1#
1%
b1 $
b1 &
#105
0#
0%
#110
1(
1#
1%
#115
0#
0%
#120
1(
1#
1%
#125
0#
0%
#130
1(
1#
1%
#135
0#
0%
#140
1(
1#
1%
#145
0#
0%
#150
0(
0"
1'
1!
1#
1%
b10 $
b10 &
#155
0#
0%
#160
0(
1#
1%
#165
0#
0%
#170
0(
1#
1%
#175
0#
0%
#180
0(
1#
1%
#185
0#
0%
#190
0(
1#
1%
#195
0#
0%
#200
1(
1"
0'
0!
1#
1%
b11 $
b11 &
#205
0#
0%
#210
0(
0"
1'
1!
1#
1%
#215
0#
0%
#220
1(
1"
0'
0!
1#
1%
#225
0#
0%
#230
0(
0"
1'
1!
1#
1%
#235
0#
0%
#240
1(
1"
0'
0!
1#
1%
#245
0#
0%
#250
1(
1#
1%
b0 $
b0 &
#255
0#
0%
#260
1(
1#
1%
#265
0#
0%
#270
1(
1#
1%
#275
0#
0%
#280
1(
1#
1%
#285
0#
0%
#290
1(
1#
1%
#295
0#
0%
#300
1(
1#
1%
