$date
	Wed Apr 10 16:26:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsmoe_tb $end
$var wire 1 ! z $end
$var wire 4 " state_reg [3:0] $end
$var wire 4 # current_state [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % x $end
$scope module u0 $end
$var wire 1 $ clk $end
$var wire 1 % x $end
$var wire 4 & state_reg [3:0] $end
$var wire 4 ' current_state [3:0] $end
$var reg 2 ( state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0xx '
b0xx &
0%
0$
b0xx #
b0xx "
x!
$end
#5
1!
b1 "
b1 &
b1 #
b1 '
b1 (
1$
#10
0$
1%
#15
1$
#20
0$
0%
#25
0!
b0 "
b0 &
b0 #
b0 '
b0 (
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
