{
  "module_name": "hw_host1x02_uclass.h",
  "hash_id": "7e014e64af28545109c127466c3ca305a1cb1649a80002cdccad9bd6d9eefafb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/host1x/hw/hw_host1x02_uclass.h",
  "human_readable_source": " \n \n\n  \n\n#ifndef HOST1X_HW_HOST1X02_UCLASS_H\n#define HOST1X_HW_HOST1X02_UCLASS_H\n\nstatic inline u32 host1x_uclass_incr_syncpt_r(void)\n{\n\treturn 0x0;\n}\n#define HOST1X_UCLASS_INCR_SYNCPT \\\n\thost1x_uclass_incr_syncpt_r()\nstatic inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v)\n{\n\treturn (v & 0xff) << 8;\n}\n#define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \\\n\thost1x_uclass_incr_syncpt_cond_f(v)\nstatic inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v)\n{\n\treturn (v & 0xff) << 0;\n}\n#define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \\\n\thost1x_uclass_incr_syncpt_indx_f(v)\nstatic inline u32 host1x_uclass_wait_syncpt_r(void)\n{\n\treturn 0x8;\n}\n#define HOST1X_UCLASS_WAIT_SYNCPT \\\n\thost1x_uclass_wait_syncpt_r()\nstatic inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v)\n{\n\treturn (v & 0xff) << 24;\n}\n#define HOST1X_UCLASS_WAIT_SYNCPT_INDX_F(v) \\\n\thost1x_uclass_wait_syncpt_indx_f(v)\nstatic inline u32 host1x_uclass_wait_syncpt_thresh_f(u32 v)\n{\n\treturn (v & 0xffffff) << 0;\n}\n#define HOST1X_UCLASS_WAIT_SYNCPT_THRESH_F(v) \\\n\thost1x_uclass_wait_syncpt_thresh_f(v)\nstatic inline u32 host1x_uclass_wait_syncpt_base_r(void)\n{\n\treturn 0x9;\n}\n#define HOST1X_UCLASS_WAIT_SYNCPT_BASE \\\n\thost1x_uclass_wait_syncpt_base_r()\nstatic inline u32 host1x_uclass_wait_syncpt_base_indx_f(u32 v)\n{\n\treturn (v & 0xff) << 24;\n}\n#define HOST1X_UCLASS_WAIT_SYNCPT_BASE_INDX_F(v) \\\n\thost1x_uclass_wait_syncpt_base_indx_f(v)\nstatic inline u32 host1x_uclass_wait_syncpt_base_base_indx_f(u32 v)\n{\n\treturn (v & 0xff) << 16;\n}\n#define HOST1X_UCLASS_WAIT_SYNCPT_BASE_BASE_INDX_F(v) \\\n\thost1x_uclass_wait_syncpt_base_base_indx_f(v)\nstatic inline u32 host1x_uclass_wait_syncpt_base_offset_f(u32 v)\n{\n\treturn (v & 0xffff) << 0;\n}\n#define HOST1X_UCLASS_WAIT_SYNCPT_BASE_OFFSET_F(v) \\\n\thost1x_uclass_wait_syncpt_base_offset_f(v)\nstatic inline u32 host1x_uclass_load_syncpt_base_r(void)\n{\n\treturn 0xb;\n}\n#define HOST1X_UCLASS_LOAD_SYNCPT_BASE \\\n\thost1x_uclass_load_syncpt_base_r()\nstatic inline u32 host1x_uclass_load_syncpt_base_base_indx_f(u32 v)\n{\n\treturn (v & 0xff) << 24;\n}\n#define HOST1X_UCLASS_LOAD_SYNCPT_BASE_BASE_INDX_F(v) \\\n\thost1x_uclass_load_syncpt_base_base_indx_f(v)\nstatic inline u32 host1x_uclass_load_syncpt_base_value_f(u32 v)\n{\n\treturn (v & 0xffffff) << 0;\n}\n#define HOST1X_UCLASS_LOAD_SYNCPT_BASE_VALUE_F(v) \\\n\thost1x_uclass_load_syncpt_base_value_f(v)\nstatic inline u32 host1x_uclass_incr_syncpt_base_base_indx_f(u32 v)\n{\n\treturn (v & 0xff) << 24;\n}\n#define HOST1X_UCLASS_INCR_SYNCPT_BASE_BASE_INDX_F(v) \\\n\thost1x_uclass_incr_syncpt_base_base_indx_f(v)\nstatic inline u32 host1x_uclass_incr_syncpt_base_offset_f(u32 v)\n{\n\treturn (v & 0xffffff) << 0;\n}\n#define HOST1X_UCLASS_INCR_SYNCPT_BASE_OFFSET_F(v) \\\n\thost1x_uclass_incr_syncpt_base_offset_f(v)\nstatic inline u32 host1x_uclass_indoff_r(void)\n{\n\treturn 0x2d;\n}\n#define HOST1X_UCLASS_INDOFF \\\n\thost1x_uclass_indoff_r()\nstatic inline u32 host1x_uclass_indoff_indbe_f(u32 v)\n{\n\treturn (v & 0xf) << 28;\n}\n#define HOST1X_UCLASS_INDOFF_INDBE_F(v) \\\n\thost1x_uclass_indoff_indbe_f(v)\nstatic inline u32 host1x_uclass_indoff_autoinc_f(u32 v)\n{\n\treturn (v & 0x1) << 27;\n}\n#define HOST1X_UCLASS_INDOFF_AUTOINC_F(v) \\\n\thost1x_uclass_indoff_autoinc_f(v)\nstatic inline u32 host1x_uclass_indoff_indmodid_f(u32 v)\n{\n\treturn (v & 0xff) << 18;\n}\n#define HOST1X_UCLASS_INDOFF_INDMODID_F(v) \\\n\thost1x_uclass_indoff_indmodid_f(v)\nstatic inline u32 host1x_uclass_indoff_indroffset_f(u32 v)\n{\n\treturn (v & 0xffff) << 2;\n}\n#define HOST1X_UCLASS_INDOFF_INDROFFSET_F(v) \\\n\thost1x_uclass_indoff_indroffset_f(v)\nstatic inline u32 host1x_uclass_indoff_rwn_read_v(void)\n{\n\treturn 1;\n}\n#define HOST1X_UCLASS_INDOFF_INDROFFSET_F(v) \\\n\thost1x_uclass_indoff_indroffset_f(v)\nstatic inline u32 host1x_uclass_load_syncpt_payload_32_r(void)\n{\n\treturn 0x4e;\n}\n#define HOST1X_UCLASS_LOAD_SYNCPT_PAYLOAD_32 \\\n\thost1x_uclass_load_syncpt_payload_32_r()\nstatic inline u32 host1x_uclass_wait_syncpt_32_r(void)\n{\n\treturn 0x50;\n}\n#define HOST1X_UCLASS_WAIT_SYNCPT_32 \\\n\thost1x_uclass_wait_syncpt_32_r()\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}