##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for metronome_clock
		4.3::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. timer_clock:R)
		5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.3::Critical Path Report for (metronome_clock:R vs. metronome_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CyHFCLK               | Frequency: 47.81 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK              | N/A                   | Target: 24.00 MHz  | 
Clock: I2CS_SCBCLK           | N/A                   | Target: 1.60 MHz   | 
Clock: I2CS_SCBCLK(FFB)      | N/A                   | Target: 1.60 MHz   | 
Clock: LumenCom_SCBCLK       | N/A                   | Target: 1.60 MHz   | 
Clock: LumenCom_SCBCLK(FFB)  | N/A                   | Target: 1.60 MHz   | 
Clock: metronome_clock       | Frequency: 55.91 MHz  | Target: 0.00 MHz   | 
Clock: timer_clock           | Frequency: 37.36 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock(FFB)      | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK          timer_clock      41666.7          20752        N/A              N/A         N/A              N/A         N/A              N/A         
metronome_clock  metronome_clock  5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock      timer_clock      1e+006           973230       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
DistEcho(0)_PAD   30203         timer_clock:R     
DistReset(0)_PAD  39470         timer_clock:R     


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
BluePin(0)_PAD   17519         timer_clock(FFB):R  
GreenPin(0)_PAD  20237         timer_clock(FFB):R  
RedPin(0)_PAD    18354         timer_clock(FFB):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 47.81 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \DistTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 20752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17405
-------------------------------------   ----- 
End-of-path arrival time (ps)           17405
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/busclk           datapathcell2           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  20752  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2289   9629  20752  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13539  20752  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_5               macrocell9      3865  17405  20752  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for metronome_clock
*********************************************
Clock: metronome_clock
Frequency: 55.91 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4999982113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                       -11520
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850  4999982113  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2517   6367  4999982113  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 37.36 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 973230p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21680
-------------------------------------   ----- 
End-of-path arrival time (ps)           21680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      3816   5066  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   8416  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   3555  11970  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  21680  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  21680  973230  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. timer_clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \DistTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 20752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17405
-------------------------------------   ----- 
End-of-path arrival time (ps)           17405
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/busclk           datapathcell2           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  20752  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2289   9629  20752  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13539  20752  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_5               macrocell9      3865  17405  20752  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1


5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 973230p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21680
-------------------------------------   ----- 
End-of-path arrival time (ps)           21680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      3816   5066  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   8416  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   3555  11970  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  21680  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  21680  973230  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1


5.3::Critical Path Report for (metronome_clock:R vs. metronome_clock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4999982113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                       -11520
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850  4999982113  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2517   6367  4999982113  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \DistTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 20752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17405
-------------------------------------   ----- 
End-of-path arrival time (ps)           17405
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/busclk           datapathcell2           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  20752  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2289   9629  20752  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13539  20752  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_5               macrocell9      3865  17405  20752  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \DistTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 20791p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17366
-------------------------------------   ----- 
End-of-path arrival time (ps)           17366
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/busclk           datapathcell2           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  20752  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2289   9629  20752  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13539  20752  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_4               macrocell10     3826  17366  20791  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 973230p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21680
-------------------------------------   ----- 
End-of-path arrival time (ps)           21680
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      3816   5066  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   8416  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   3555  11970  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  21680  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  21680  973230  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 975550p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12930
-------------------------------------   ----- 
End-of-path arrival time (ps)           12930
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      3816   5066  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   8416  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell2   4514  12930  975550  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 976510p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11970
-------------------------------------   ----- 
End-of-path arrival time (ps)           11970
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q             macrocell9      1250   1250  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/main_0            macrocell3      3816   5066  973230  RISE       1
\DistTimer:TimerUDB:trig_reg\/q                 macrocell3      3350   8416  973230  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell1   3555  11970  976510  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980009p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8471
-------------------------------------   ---- 
End-of-path arrival time (ps)           8471
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3191   8471  980009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980011p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3189   8469  980011  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \DistTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984283p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14147
-------------------------------------   ----- 
End-of-path arrival time (ps)           14147
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  976729  RISE       1
\DistTimer:TimerUDB:status_tc\/main_1         macrocell2      3205   8485  984283  RISE       1
\DistTimer:TimerUDB:status_tc\/q              macrocell2      3350  11835  984283  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2312  14147  984283  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/clock                  statusicell1               0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984308p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1930
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13762
-------------------------------------   ----- 
End-of-path arrival time (ps)           13762
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q           macrocell5      1250   1250  984308  RISE       1
\DistTimer:TimerUDB:capt_fifo_load\/main_1    macrocell1      4991   6241  984308  RISE       1
\DistTimer:TimerUDB:capt_fifo_load\/q         macrocell1      3350   9591  984308  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell2   4171  13762  984308  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell2              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \DistTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984871p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1930
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q           macrocell5      1250   1250  984308  RISE       1
\DistTimer:TimerUDB:capt_fifo_load\/main_1    macrocell1      4991   6241  984308  RISE       1
\DistTimer:TimerUDB:capt_fifo_load\/q         macrocell1      3350   9591  984308  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   3608  13199  984871  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 988005p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8485
-------------------------------------   ---- 
End-of-path arrival time (ps)           8485
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  976729  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_3      macrocell9      3205   8485  988005  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DistTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 988016p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  976729  RISE       1
\DistTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  976729  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_2      macrocell10     3194   8474  988016  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 988696p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7794
-------------------------------------   ---- 
End-of-path arrival time (ps)           7794
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q  macrocell9    1250   1250  973230  RISE       1
MODIN1_1/main_2                      macrocell6    6544   7794  988696  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 989231p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q  macrocell9    1250   1250  973230  RISE       1
MODIN1_0/main_2                      macrocell7    6009   7259  989231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \DistTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989691p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q        macrocell5    1250   1250  984308  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/main_1  macrocell8    5549   6799  989691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 989691p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q       macrocell5    1250   1250  984308  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_1  macrocell9    5549   6799  989691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 990656p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q       macrocell5    1250   1250  984308  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_0  macrocell10   4584   5834  990656  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \DistTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 990704p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q             macrocell5    1250   1250  984308  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/main_1  macrocell11   4536   5786  990704  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \DistTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991424p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q        macrocell9    1250   1250  973230  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/main_2  macrocell8    3816   5066  991424  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 991424p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q       macrocell9    1250   1250  973230  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_2  macrocell9    3816   5066  991424  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \DistTimer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \DistTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991668p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                                 macrocell6    1250   1250  991668  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/main_4  macrocell8    3572   4822  991668  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \DistTimer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \DistTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991803p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                                 macrocell7    1250   1250  991803  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/main_5  macrocell8    3437   4687  991803  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:timer_enable\/q
Path End       : \DistTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 991864p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:timer_enable\/q       macrocell9    1250   1250  973230  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_1  macrocell10   3376   4626  991864  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_rise_detected\/q
Path End       : \DistTimer:TimerUDB:trig_disable\/main_6
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 992163p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  973973  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_6   macrocell10   3077   4327  992163  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_rise_detected\/q
Path End       : \DistTimer:TimerUDB:timer_enable\/main_7
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 992168p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_rise_detected\/q  macrocell11   1250   1250  973973  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_7   macrocell9    3072   4322  992168  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_rise_detected\/q
Path End       : \DistTimer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \DistTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992314p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_rise_detected\/q       macrocell11   1250   1250  973973  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/main_3  macrocell11   2926   4176  992314  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_rise_detected\/clock_0           macrocell11                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992406p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q  macrocell5    1250   1250  984308  RISE       1
MODIN1_1/main_1                      macrocell6    2834   4084  992406  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : \DistTimer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \DistTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992408p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q             macrocell5    1250   1250  984308  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/main_1  macrocell12   2832   4082  992408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/clock_0           macrocell12                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capture_last\/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992412p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capture_last\/clock_0                 macrocell5                 0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capture_last\/q  macrocell5    1250   1250  984308  RISE       1
MODIN1_0/main_1                      macrocell7    2828   4078  992412  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992555p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell6    1250   1250  991668  RISE       1
MODIN1_1/main_4  macrocell6    2685   3935  992555  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992562p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell6    1250   1250  991668  RISE       1
MODIN1_0/main_4  macrocell7    2678   3928  992562  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_disable\/q
Path End       : \DistTimer:TimerUDB:trig_disable\/main_5
Capture Clock  : \DistTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 992652p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_disable\/q       macrocell10   1250   1250  992652  RISE       1
\DistTimer:TimerUDB:trig_disable\/main_5  macrocell10   2588   3838  992652  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_disable\/q
Path End       : \DistTimer:TimerUDB:timer_enable\/main_6
Capture Clock  : \DistTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 992656p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_disable\/clock_0                 macrocell10                0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_disable\/q       macrocell10   1250   1250  992652  RISE       1
\DistTimer:TimerUDB:timer_enable\/main_6  macrocell9    2584   3834  992656  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:timer_enable\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992700p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell7    1250   1250  991803  RISE       1
MODIN1_1/main_5  macrocell6    2540   3790  992700  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_1/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992709p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell7    1250   1250  991803  RISE       1
MODIN1_0/main_5  macrocell7    2531   3781  992709  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
MODIN1_0/clock_0                                          macrocell7                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:trig_fall_detected\/q
Path End       : \DistTimer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \DistTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 993005p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/clock_0           macrocell12                0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:trig_fall_detected\/q       macrocell12   1250   1250  993005  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/main_3  macrocell12   2235   3485  993005  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:trig_fall_detected\/clock_0           macrocell12                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DistTimer:TimerUDB:capt_int_temp\/q
Path End       : \DistTimer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \DistTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 994867p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:capt_int_temp\/clock_0                macrocell8                 0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\DistTimer:TimerUDB:capt_int_temp\/q         macrocell8     1250   1250  994867  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2313   3563  994867  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\DistTimer:TimerUDB:rstSts:stsreg\/clock                  statusicell1               0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4999982113p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                       -11520
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1

Data path
pin name                                            model name     delay     AT       slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850  4999982113  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2517   6367  4999982113  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4999983358p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                       -11520
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1               0      0  RISE       1

Data path
pin name                                                      model name     delay     AT       slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  4999983358  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2542   5122  4999983358  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \MetronomeTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MetronomeTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4999986445p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (metronome_clock:R#1 vs. metronome_clock:R#2)   5000000000
- Setup time                                                        -1570
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 4999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11985
-------------------------------------   ----- 
End-of-path arrival time (ps)           11985
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/clock            datapathcell3              0      0  RISE       1

Data path
pin name                                          model name     delay     AT       slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ----------  ----  ------
\MetronomeTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850  4999982113  RISE       1
\MetronomeTimer:TimerUDB:status_tc\/main_1        macrocell4      2533   6383  4999986445  RISE       1
\MetronomeTimer:TimerUDB:status_tc\/q             macrocell4      3350   9733  4999986445  RISE       1
\MetronomeTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell2    2252  11985  4999986445  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\MetronomeTimer:TimerUDB:rstSts:stsreg\/clock             statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

