--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml eight.twx eight.ncd -o eight.twr eight.pcf

Design file:              eight.ncd
Physical constraint file: eight.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ps2clk      |    3.639(R)|   -1.717(R)|clk_BUFGP         |   0.000|
ps2data     |    9.082(R)|   -2.622(R)|clk_BUFGP         |   0.000|
reset       |    4.350(R)|   -0.651(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
left<0>     |   16.553(R)|clk_BUFGP         |   0.000|
left<1>     |   17.369(R)|clk_BUFGP         |   0.000|
left<2>     |   16.540(R)|clk_BUFGP         |   0.000|
left<3>     |   15.146(R)|clk_BUFGP         |   0.000|
left<4>     |   16.601(R)|clk_BUFGP         |   0.000|
left<5>     |   16.483(R)|clk_BUFGP         |   0.000|
left<6>     |   16.875(R)|clk_BUFGP         |   0.000|
left<7>     |   15.697(R)|clk_BUFGP         |   0.000|
result<0>   |   18.751(R)|clk_BUFGP         |   0.000|
result<1>   |   19.962(R)|clk_BUFGP         |   0.000|
result<2>   |   18.839(R)|clk_BUFGP         |   0.000|
result<3>   |   18.492(R)|clk_BUFGP         |   0.000|
result<4>   |   19.617(R)|clk_BUFGP         |   0.000|
result<5>   |   19.151(R)|clk_BUFGP         |   0.000|
result<6>   |   19.255(R)|clk_BUFGP         |   0.000|
right<0>    |   15.277(R)|clk_BUFGP         |   0.000|
right<1>    |   17.413(R)|clk_BUFGP         |   0.000|
right<2>    |   15.858(R)|clk_BUFGP         |   0.000|
right<3>    |   15.925(R)|clk_BUFGP         |   0.000|
right<4>    |   16.600(R)|clk_BUFGP         |   0.000|
right<5>    |   17.453(R)|clk_BUFGP         |   0.000|
right<6>    |   17.130(R)|clk_BUFGP         |   0.000|
right<7>    |   14.927(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.006|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 22 19:43:20 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 86 MB



