Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 19 17:23:12 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              89 |           29 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              50 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+--------------------------------------------+------------------------+------------------+----------------+--------------+
|           Clock Signal           |                Enable Signal               |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+--------------------------------------------+------------------------+------------------+----------------+--------------+
|  gen_clock_en_m_inst/o_reg[10]_0 |                                            | debounce_btn0_inst/rst |                1 |              1 |         1.00 |
|  clk_inst/inst/clk_out1          |                                            |                        |                1 |              1 |         1.00 |
|  clk_inst/inst/clk_out1          | clock_inst/p_0_in                          | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1          | debounce_btn0_inst/btn_in_d                | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1          | debounce_btn0_inst/btn_in_d_reg[4][3]_0[0] | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1          | debounce_btn0_inst/btn_in_d_reg[4][3]_1[0] | debounce_btn0_inst/rst |                3 |              4 |         1.33 |
|  clk_inst/inst/clk_out1          | debounce_btn0_inst/E[0]                    | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1          | debounce_btn0_inst/btn_in_d_reg[4][3]_2[0] | debounce_btn0_inst/rst |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1          | debounce_btn0_inst/digit_reg[2][0]         | debounce_btn0_inst/rst |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1          | debounce_btn0_inst/btn_in_d_reg[4][0]_0[0] | debounce_btn0_inst/rst |                2 |              6 |         3.00 |
|  clk_div/CLK                     |                                            | debounce_btn0_inst/rst |                3 |             12 |         4.00 |
|  clk_inst/inst/clk_out1          | debounce_btn0_inst/o[0]_i_1__2_n_0         | debounce_btn0_inst/rst |                4 |             16 |         4.00 |
|  clk_inst/inst/clk_out1          |                                            | clk_div/o[31]_i_1_n_0  |                9 |             32 |         3.56 |
|  clk_inst/inst/clk_out1          |                                            | debounce_btn0_inst/rst |               25 |             76 |         3.04 |
+----------------------------------+--------------------------------------------+------------------------+------------------+----------------+--------------+


