$comment
	File created using the following command:
		vcd file SRA_DTP_PL.msim.vcd -direction
$end
$date
	Fri May 12 21:13:20 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module REG_8BIT_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 8 " INPUT [7:0] $end
$var reg 1 # RESET $end
$var reg 1 $ W $end
$var wire 1 % OUTPUT [7] $end
$var wire 1 & OUTPUT [6] $end
$var wire 1 ' OUTPUT [5] $end
$var wire 1 ( OUTPUT [4] $end
$var wire 1 ) OUTPUT [3] $end
$var wire 1 * OUTPUT [2] $end
$var wire 1 + OUTPUT [1] $end
$var wire 1 , OUTPUT [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 CLK~combout $end
$var wire 1 5 W~combout $end
$var wire 1 6 inst7~regout $end
$var wire 1 7 RESET~combout $end
$var wire 1 8 inst6~regout $end
$var wire 1 9 inst5~regout $end
$var wire 1 : inst4~regout $end
$var wire 1 ; inst3~regout $end
$var wire 1 < inst2~regout $end
$var wire 1 = inst1~regout $end
$var wire 1 > inst~regout $end
$var wire 1 ? INPUT~combout [7] $end
$var wire 1 @ INPUT~combout [6] $end
$var wire 1 A INPUT~combout [5] $end
$var wire 1 B INPUT~combout [4] $end
$var wire 1 C INPUT~combout [3] $end
$var wire 1 D INPUT~combout [2] $end
$var wire 1 E INPUT~combout [1] $end
$var wire 1 F INPUT~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b101 "
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
1F
0E
1D
0C
0B
0A
0@
0?
$end
#20000
1!
14
0-
#40000
0!
04
1-
#60000
1!
14
0-
#80000
0!
04
1-
#100000
b111 "
b110 "
1$
1!
0F
1E
15
14
0-
1=
1<
1+
1*
#120000
0!
04
1-
#140000
0$
1!
05
14
0-
#160000
0!
04
1-
#180000
1!
14
0-
#200000
b111 "
0!
1F
04
1-
#220000
1!
14
0-
#240000
0!
04
1-
#260000
1!
14
0-
#280000
0!
04
1-
#300000
b1111 "
b1011 "
b1001 "
b1000 "
1!
0F
0E
0D
1C
14
0-
#320000
0!
04
1-
#340000
1!
14
0-
#360000
0!
04
1-
#380000
1!
14
0-
#400000
b1001 "
0!
1F
04
1-
#420000
1!
14
0-
#440000
0!
04
1-
#460000
1!
14
0-
#480000
0!
04
1-
#500000
b1011 "
b1010 "
1!
0F
1E
14
0-
#520000
0!
04
1-
#540000
1!
14
0-
#560000
0!
04
1-
#580000
1!
14
0-
#600000
b1011 "
0!
1F
04
1-
#620000
1!
14
0-
#640000
0!
04
1-
#660000
1!
14
0-
#680000
0!
04
1-
#700000
b1111 "
b1101 "
b1100 "
1!
0F
0E
1D
14
0-
#720000
0!
04
1-
#740000
1!
14
0-
#760000
0!
04
1-
#780000
1!
14
0-
#800000
b1101 "
0!
1F
04
1-
#820000
1!
14
0-
#840000
0!
04
1-
#860000
1!
14
0-
#880000
0!
04
1-
#900000
b1111 "
b1110 "
1!
0F
1E
14
0-
#920000
0!
04
1-
#940000
1!
14
0-
#960000
0!
04
1-
#980000
1!
14
0-
#1000000
