// Seed: 474334364
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd40,
    parameter id_1 = 32'd83,
    parameter id_4 = 32'd72
) (
    input  tri   _id_0,
    input  tri0  _id_1,
    input  uwire id_2,
    input  wor   id_3,
    output wand  _id_4[-1 : id_4],
    input  tri1  id_5
);
  wire id_7;
  ;
  id_8 :
  assert property (@(1) 1);
  wire [id_1 : -1] id_9, id_10[id_0 : -1], id_11;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd63,
    parameter id_4 = 32'd71
) (
    output wire id_0,
    input wor _id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor _id_4
    , id_9,
    output wand id_5,
    input wor id_6[!  -1 : id_1],
    input supply0 id_7
);
  assign id_9 = -1;
  module_0 modCall_1 ();
  wire id_10[-1 : -1 'b0 &  id_4];
endmodule
