Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 28 11:52:45 2021
| Host         : LAPTOP-GOHVDH8E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file memory_top_control_sets_placed.rpt
| Design       : memory_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      4 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               7 |            2 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------+------------------+------------------+----------------+
|         Clock Signal         |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+------------------+------------------+------------------+----------------+
|  u_memory_w_r/write_reg0_n_0 |                  | rst_IBUF         |                1 |              1 |
|  button_IBUF_BUFG            |                  | rst_IBUF         |                1 |              1 |
|  u_clk_div/inst/clk_out1     |                  | rst_IBUF         |                1 |              3 |
|  u_clk_div_final/CLK         |                  | rst_IBUF         |                1 |              4 |
|  u_clk_div_final/CLK         | u_memory_w_r/sel | rst_IBUF         |                1 |              4 |
+------------------------------+------------------+------------------+------------------+----------------+


