<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/LoongArch/LoongArchISelDAGToDAG.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L44'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//=- LoongArchISelDAGToDAG.cpp - A dag to dag inst selector for LoongArch -===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file defines an instruction selector for the LoongArch target.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;LoongArchISelDAGToDAG.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;LoongArchISelLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/LoongArchMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/LoongArchMatInt.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/KnownBits.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;loongarch-isel&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PASS_NAME &quot;LoongArch DAG-&gt;DAG Pattern Instruction Selection&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char LoongArchDAGToDAGISel::ID;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(LoongArchDAGToDAGISel, DEBUG_TYPE, PASS_NAME, false, false)</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>77.9k</pre></td><td class='code'><pre>void LoongArchDAGToDAGISel::Select(SDNode *Node) {</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have a custom node, we have already selected.</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>77.9k</pre></td><td class='code'><pre>  if (Node-&gt;isMachineOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L31' href='#L31'><span>31:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='None'>False</span>: <span class='covered-line'>77.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;== &quot;; Node-&gt;dump(CurDAG); dbgs() &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>209</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>    Node-&gt;setNodeId(-1);</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Instruction Selection not handled by the auto-generated tablegen selection</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // should be handled here.</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>77.7k</pre></td><td class='code'><pre>  unsigned Opcode = Node-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>77.7k</pre></td><td class='code'><pre>  MVT GRLenVT = Subtarget-&gt;getGRLenVT();</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>77.7k</pre></td><td class='code'><pre>  SDLoc DL(Node);</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>77.7k</pre></td><td class='code'><pre>  MVT VT = Node-&gt;getSimpleValueType(0);</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>77.7k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L45' href='#L45'><span>45:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>  case ISD::Constant: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L47' href='#L47'><span>47:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>76.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    int64_t Imm = cast&lt;ConstantSDNode&gt;(Node)-&gt;getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    if (Imm == 0 &amp;&amp; <div class='tooltip'>VT == GRLenVT<span class='tooltip-content'>193</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L49' href='#L49'><span>49:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>193</span>, <span class='None'>False</span>: <span class='covered-line'>856</span>]
  Branch (<span class='line-number'><a name='L49' href='#L49'><span>49:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>193</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L49'><span>49:9</span></a></span>) to (<span class='line-number'><a href='#L49'><span>49:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (49:9)
     Condition C2 --> (49:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>      SDValue New = CurDAG-&gt;getCopyFromReg(CurDAG-&gt;getEntryNode(), DL,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>                                           LoongArch::R0, GRLenVT);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>      ReplaceNode(Node, New.getNode());</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>    SDNode *Result = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>    SDValue SrcReg = CurDAG-&gt;getRegister(LoongArch::R0, GRLenVT);</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The instructions in the sequence are handled here.</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    for (LoongArchMatInt::Inst &amp;Inst : LoongArchMatInt::generateInstSeq(Imm)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L58' href='#L58'><span>58:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.10k</span>, <span class='None'>False</span>: <span class='covered-line'>856</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>      SDValue SDImm = CurDAG-&gt;getTargetConstant(Inst.Imm, DL, GRLenVT);</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>      if (Inst.Opc == LoongArch::LU12I_W)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>269</span>, <span class='None'>False</span>: <span class='covered-line'>838</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>        Result = CurDAG-&gt;getMachineNode(LoongArch::LU12I_W, DL, GRLenVT, SDImm);</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>        Result = CurDAG-&gt;getMachineNode(Inst.Opc, DL, GRLenVT, SrcReg, SDImm);</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>      SrcReg = SDValue(Result, 0);</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>    ReplaceNode(Node, Result);</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>856</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>  case ISD::FrameIndex: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L70' href='#L70'><span>70:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166</span>, <span class='None'>False</span>: <span class='covered-line'>77.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    SDValue Imm = CurDAG-&gt;getTargetConstant(0, DL, GRLenVT);</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    int FI = cast&lt;FrameIndexSDNode&gt;(Node)-&gt;getIndex();</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    SDValue TFI = CurDAG-&gt;getTargetFrameIndex(FI, VT);</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    unsigned ADDIOp =</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>        Subtarget-&gt;is64Bit() ? <div class='tooltip'>LoongArch::ADDI_D<span class='tooltip-content'>144</span></div> : <div class='tooltip'>LoongArch::ADDI_W<span class='tooltip-content'>22</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    ReplaceNode(Node, CurDAG-&gt;getMachineNode(ADDIOp, DL, VT, TFI, Imm));</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>  case ISD::BITCAST: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>77.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    if (VT.is128BitVector() || <div class='tooltip'>VT.is256BitVector()<span class='tooltip-content'>54</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L80'><span>80:9</span></a></span>) to (<span class='line-number'><a href='#L80'><span>80:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (80:9)
     Condition C2 --> (80:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      ReplaceUses(SDValue(Node, 0), Node-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      CurDAG-&gt;RemoveDeadNode(Node);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  case ISD::BUILD_VECTOR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>77.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Select appropriate [x]vrepli.[bhwd] instructions for constant splats of</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 128/256-bit when LSX/LASX is enabled.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    BuildVectorSDNode *BVN = cast&lt;BuildVectorSDNode&gt;(Node);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    APInt SplatValue, SplatUndef;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    unsigned SplatBitSize;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    bool HasAnyUndefs;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    unsigned Op;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    EVT ViaVecTy;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    bool Is128Vec = BVN-&gt;getValueType(0).is128BitVector();</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    bool Is256Vec = BVN-&gt;getValueType(0).is256BitVector();</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    if (!Subtarget-&gt;hasExtLSX() || (!Is128Vec &amp;&amp; <div class='tooltip'>!Is256Vec<span class='tooltip-content'>42</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:50</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L99'><span>99:9</span></a></span>) to (<span class='line-number'><a href='#L99'><span>99:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (99:9)
     Condition C2 --> (99:37)
     Condition C3 --> (99:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { F,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    if (!BVN-&gt;isConstantSplat(SplatValue, SplatUndef, SplatBitSize,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>                              HasAnyUndefs, 8))</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    switch (SplatBitSize) {</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      Op = Is256Vec ? <div class='tooltip'>LoongArch::PseudoXVREPLI_B<span class='tooltip-content'>11</span></div> : <div class='tooltip'>LoongArch::PseudoVREPLI_B<span class='tooltip-content'>11</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      ViaVecTy = Is256Vec ? <div class='tooltip'>MVT::v32i8<span class='tooltip-content'>11</span></div> : <div class='tooltip'>MVT::v16i8<span class='tooltip-content'>11</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Op = Is256Vec ? <div class='tooltip'>LoongArch::PseudoXVREPLI_H<span class='tooltip-content'>7</span></div> : <div class='tooltip'>LoongArch::PseudoVREPLI_H<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      ViaVecTy = Is256Vec ? <div class='tooltip'>MVT::v16i16<span class='tooltip-content'>7</span></div> : <div class='tooltip'>MVT::v8i16<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    case 32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Op = Is256Vec ? <div class='tooltip'>LoongArch::PseudoXVREPLI_W<span class='tooltip-content'>7</span></div> : <div class='tooltip'>LoongArch::PseudoVREPLI_W<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      ViaVecTy = Is256Vec ? <div class='tooltip'>MVT::v8i32<span class='tooltip-content'>7</span></div> : <div class='tooltip'>MVT::v4i32<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    case 64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Op = Is256Vec ? <div class='tooltip'>LoongArch::PseudoXVREPLI_D<span class='tooltip-content'>7</span></div> : <div class='tooltip'>LoongArch::PseudoVREPLI_D<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      ViaVecTy = Is256Vec ? <div class='tooltip'>MVT::v4i64<span class='tooltip-content'>7</span></div> : <div class='tooltip'>MVT::v2i64<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    SDNode *Res;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have a signed 10 bit integer, we can splat it directly.</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    if (SplatValue.isSignedIntN(10)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L128' href='#L128'><span>128:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      SDValue Imm = CurDAG-&gt;getTargetConstant(SplatValue, DL,</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>                                              ViaVecTy.getVectorElementType());</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      Res = CurDAG-&gt;getMachineNode(Op, DL, ViaVecTy, Imm);</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      ReplaceNode(Node, Res);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>77.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Select the default instruction.</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>76.4k</pre></td><td class='code'><pre>  SelectCode(Node);</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>76.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LoongArchDAGToDAGISel::SelectInlineAsmMemoryOperand(</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SDValue &amp;Op, InlineAsm::ConstraintCode ConstraintID,</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    std::vector&lt;SDValue&gt; &amp;OutOps) {</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  SDValue Base = Op;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  SDValue Offset =</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      CurDAG-&gt;getTargetConstant(0, SDLoc(Op), Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  switch (ConstraintID) {</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;unexpected asm memory constraint&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reg+Reg addressing.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case InlineAsm::ConstraintCode::k:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Base = Op.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Offset = Op.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reg+simm12 addressing.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::m:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    if (CurDAG-&gt;isBaseWithConstantOffset(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      ConstantSDNode *CN = dyn_cast&lt;ConstantSDNode&gt;(Op.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      if (isIntN(12, CN-&gt;getSExtValue())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Base = Op.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Offset = CurDAG-&gt;getTargetConstant(CN-&gt;getZExtValue(), SDLoc(Op),</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                                           Op.getValueType());</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reg+0 addressing.</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::ZB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reg+(simm14&lt;&lt;2) addressing.</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case InlineAsm::ConstraintCode::ZC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if (CurDAG-&gt;isBaseWithConstantOffset(Op)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      ConstantSDNode *CN = dyn_cast&lt;ConstantSDNode&gt;(Op.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      if (isIntN(16, CN-&gt;getSExtValue()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          <div class='tooltip'>isAligned(Align(4ULL), CN-&gt;getZExtValue())<span class='tooltip-content'>12</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L175'><span>175:11</span></a></span>) to (<span class='line-number'><a href='#L175'><span>176:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (175:11)
     Condition C2 --> (176:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        Base = Op.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        Offset = CurDAG-&gt;getTargetConstant(CN-&gt;getZExtValue(), SDLoc(Op),</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                                           Op.getValueType());</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  OutOps.push_back(Base);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  OutOps.push_back(Offset);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::SelectBaseAddr(SDValue Addr, SDValue &amp;Base) {</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is FrameIndex, select it directly. Otherwise just let it get</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // selected to a register independently.</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>  if (auto *FIN = dyn_cast&lt;FrameIndexSDNode&gt;(Addr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>459</span>, <span class='None'>False</span>: <span class='covered-line'>3.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>459</pre></td><td class='code'><pre>    Base =</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>459</pre></td><td class='code'><pre>        CurDAG-&gt;getTargetFrameIndex(FIN-&gt;getIndex(), Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>3.71k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>3.71k</pre></td><td class='code'><pre>    Base = Addr;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Fold constant addresses.</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LoongArchDAGToDAGISel::SelectAddrConstant(SDValue Addr, SDValue &amp;Base,</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>                                               SDValue &amp;Offset) {</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>  SDLoc DL(Addr);</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>  MVT VT = Addr.getSimpleValueType();</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>  if (!isa&lt;ConstantSDNode&gt;(Addr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.56k</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>3.56k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the constant is a simm12, we can fold the whole constant and use R0 as</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the base.</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  int64_t CVal = cast&lt;ConstantSDNode&gt;(Addr)-&gt;getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  if (!isInt&lt;12&gt;(CVal))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Base = CurDAG-&gt;getRegister(LoongArch::R0, VT);</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Offset = CurDAG-&gt;getTargetConstant(SignExtend64&lt;12&gt;(CVal), DL, VT);</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectNonFIBaseAddr(SDValue Addr, SDValue &amp;Base) {</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is FrameIndex, don&apos;t select it.</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  if (isa&lt;FrameIndexSDNode&gt;(Addr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L221' href='#L221'><span>221:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  Base = Addr;</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectShiftMask(SDValue N, unsigned ShiftWidth,</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>                                            SDValue &amp;ShAmt) {</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Shift instructions on LoongArch only read the lower 5 or 6 bits of the</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // shift amount. If there is an AND on the shift amount, we can bypass it if</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it doesn&apos;t affect any of those bits.</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>  if (N.getOpcode() == ISD::AND &amp;&amp; <div class='tooltip'>isa&lt;ConstantSDNode&gt;(N.getOperand(1))<span class='tooltip-content'>681</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>681</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>681</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L232'><span>232:7</span></a></span>) to (<span class='line-number'><a href='#L232'><span>232:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (232:7)
     Condition C2 --> (232:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>    const APInt &amp;AndMask = N-&gt;getConstantOperandAPInt(1);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Since the max shift amount is a power of 2 we can subtract 1 to make a</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // mask that covers the bits needed to represent all shift amounts.</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>    assert(isPowerOf2_32(ShiftWidth) &amp;&amp; &quot;Unexpected max shift amount!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>    APInt ShMask(AndMask.getBitWidth(), ShiftWidth - 1);</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>681</pre></td><td class='code'><pre>    if (ShMask.isSubsetOf(AndMask)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>651</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      ShAmt = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SimplifyDemandedBits may have optimized the mask so try restoring any</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // bits that are known zero.</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>651</pre></td><td class='code'><pre>    KnownBits Known = CurDAG-&gt;computeKnownBits(N-&gt;getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>651</pre></td><td class='code'><pre>    if (ShMask.isSubsetOf(AndMask | Known.Zero)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>645</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>645</pre></td><td class='code'><pre>      ShAmt = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>645</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>645</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>651</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>83</span></div><div class='tooltip'>N.getOpcode() == LoongArchISD::BSTRPICK<span class='tooltip-content'>83</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Similar to the above AND, if there is a BSTRPICK on the shift amount, we</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // can bypass it.</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    assert(isPowerOf2_32(ShiftWidth) &amp;&amp; &quot;Unexpected max shift amount!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    assert(isa&lt;ConstantSDNode&gt;(N.getOperand(1)) &amp;&amp; &quot;Illegal msb operand!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    assert(isa&lt;ConstantSDNode&gt;(N.getOperand(2)) &amp;&amp; &quot;Illegal lsb operand!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    uint64_t msb = N.getConstantOperandVal(1), lsb = N.getConstantOperandVal(2);</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    if (lsb == 0 &amp;&amp; Log2_32(ShiftWidth) &lt;= msb + 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L259'><span>259:9</span></a></span>) to (<span class='line-number'><a href='#L259'><span>259:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (259:9)
     Condition C2 --> (259:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      ShAmt = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  } else if (N.getOpcode() == ISD::SUB &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>             <div class='tooltip'>isa&lt;ConstantSDNode&gt;(N.getOperand(0))<span class='tooltip-content'>6</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L263'><span>263:14</span></a></span>) to (<span class='line-number'><a href='#L263'><span>264:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (263:14)
     Condition C2 --> (264:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    uint64_t Imm = N.getConstantOperandVal(0);</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we are shifting by N-X where N == 0 mod Size, then just shift by -X to</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // generate a NEG instead of a SUB of a constant.</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    if (Imm != 0 &amp;&amp; Imm % ShiftWidth == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L268'><span>268:9</span></a></span>) to (<span class='line-number'><a href='#L268'><span>268:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (268:9)
     Condition C2 --> (268:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      SDLoc DL(N);</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      EVT VT = N.getValueType();</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      SDValue Zero =</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          CurDAG-&gt;getCopyFromReg(CurDAG-&gt;getEntryNode(), DL, LoongArch::R0, VT);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      unsigned NegOpc = VT == MVT::i64 ? <div class='tooltip'><span class='red'>LoongArch::SUB_D</span><span class='tooltip-content'>0</span></div> : LoongArch::SUB_W;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      MachineSDNode *Neg =</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          CurDAG-&gt;getMachineNode(NegOpc, DL, VT, Zero, N.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      ShAmt = SDValue(Neg, 0);</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  ShAmt = N;</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectSExti32(SDValue N, SDValue &amp;Val) {</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  if (N.getOpcode() == ISD::SIGN_EXTEND_INREG &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      <div class='tooltip'>cast&lt;VTSDNode&gt;(N.getOperand(1))-&gt;getVT() == MVT::i32<span class='tooltip-content'>3</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L286'><span>286:7</span></a></span>) to (<span class='line-number'><a href='#L286'><span>287:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (286:7)
     Condition C2 --> (287:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Val = N.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (N.getOpcode() == LoongArchISD::BSTRPICK &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      <div class='tooltip'>N.getConstantOperandVal(1) &lt; UINT64_C<span class='tooltip-content'>2</span></div>(0X1F) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      <div class='tooltip'><span class='red'>N.getConstantOperandVal(2) == UINT64_C</span><span class='tooltip-content'>0</span></div>(0)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L291'><span>291:7</span></a></span>) to (<span class='line-number'><a href='#L291'><span>293:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (291:7)
     Condition C2 --> (292:7)
     Condition C3 --> (293:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Val = N;</span></pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  MVT VT = N.getSimpleValueType();</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (CurDAG-&gt;ComputeNumSignBits(N) &gt; (VT.getSizeInBits() - 32)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Val = N;</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectZExti32(SDValue N, SDValue &amp;Val) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>N.getOpcode() == ISD::AND</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    auto *C = dyn_cast&lt;ConstantSDNode&gt;(N.getOperand(1));</span></pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>C</span><span class='red'> &amp;&amp; </span><span class='red'>C-&gt;getZExtValue() == UINT64_C</span><span class='red'>(0xFFFFFFFF)) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L309'><span>309:9</span></a></span>) to (<span class='line-number'><a href='#L309'><span>309:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (309:9)
     Condition C2 --> (309:14)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Val = N.getOperand(0);</span></pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>MVT VT = N.getSimpleValueType();</span></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  APInt Mask = APInt::getHighBitsSet(VT.getSizeInBits(), 32);</span></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>CurDAG-&gt;MaskedValueIsZero(N, Mask)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Val = N;</span></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplat(SDNode *N, APInt &amp;Imm,</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>                                         unsigned MinSizeInBits) const {</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>  if (!Subtarget-&gt;hasExtLSX())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>  BuildVectorSDNode *Node = dyn_cast&lt;BuildVectorSDNode&gt;(N);</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>  if (!Node)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>516</span>, <span class='None'>False</span>: <span class='covered-line'>614</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>516</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>614</pre></td><td class='code'><pre>  APInt SplatValue, SplatUndef;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>614</pre></td><td class='code'><pre>  unsigned SplatBitSize;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>614</pre></td><td class='code'><pre>  bool HasAnyUndefs;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>614</pre></td><td class='code'><pre>  if (!Node-&gt;isConstantSplat(SplatValue, SplatUndef, SplatBitSize, HasAnyUndefs,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L338' href='#L338'><span>338:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>614</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>614</pre></td><td class='code'><pre>                             MinSizeInBits, /*IsBigEndian=*/false))</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>614</pre></td><td class='code'><pre>  Imm = SplatValue;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>614</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>614</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;unsigned ImmBitSize, bool IsSigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplatImm(SDValue N, SDValue &amp;SplatVal) {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>  APInt ImmValue;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>  EVT EltTy = N-&gt;getValueType(0).getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>  if (N-&gt;getOpcode() == ISD::BITCAST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>322</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>N = N-&gt;getOperand(0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>  if (selectVSplat(N.getNode(), ImmValue, EltTy.getSizeInBits()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>      <div class='tooltip'>ImmValue.getBitWidth() == EltTy.getSizeInBits()<span class='tooltip-content'>232</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>    if (IsSigned &amp;&amp; <div class='tooltip'>ImmValue.isSignedIntN(ImmBitSize)<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getSExtValue(), SDLoc(N),</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                                           Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>    if (!IsSigned &amp;&amp; ImmValue.isIntN(ImmBitSize)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getZExtValue(), SDLoc(N),</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>                                           Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>650</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>bool llvm::LoongArchDAGToDAGISel::selectVSplatImm&lt;5u, false&gt;(llvm::SDValue, llvm::SDValue&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplatImm(SDValue N, SDValue &amp;SplatVal) {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  APInt ImmValue;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  EVT EltTy = N-&gt;getValueType(0).getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  if (N-&gt;getOpcode() == ISD::BITCAST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>322</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>N = N-&gt;getOperand(0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  if (selectVSplat(N.getNode(), ImmValue, EltTy.getSizeInBits()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>      <div class='tooltip'>ImmValue.getBitWidth() == EltTy.getSizeInBits()<span class='tooltip-content'>92</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>    if (IsSigned &amp;&amp; <div class='tooltip'><span class='red'>ImmValue.isSignedIntN(ImmBitSize)</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getSExtValue(), SDLoc(N),</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                           Subtarget-&gt;getGRLenVT());</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>    if (!IsSigned &amp;&amp; ImmValue.isIntN(ImmBitSize)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getZExtValue(), SDLoc(N),</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>                                           Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>bool llvm::LoongArchDAGToDAGISel::selectVSplatImm&lt;5u, true&gt;(llvm::SDValue, llvm::SDValue&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplatImm(SDValue N, SDValue &amp;SplatVal) {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  APInt ImmValue;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  EVT EltTy = N-&gt;getValueType(0).getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  if (N-&gt;getOpcode() == ISD::BITCAST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>N = N-&gt;getOperand(0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  if (selectVSplat(N.getNode(), ImmValue, EltTy.getSizeInBits()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>      <div class='tooltip'>ImmValue.getBitWidth() == EltTy.getSizeInBits()<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    if (IsSigned &amp;&amp; ImmValue.isSignedIntN(ImmBitSize)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getSExtValue(), SDLoc(N),</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                                           Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (</span><span class='red'>!IsSigned</span><span class='red'> &amp;&amp; </span><span class='red'>ImmValue.isIntN(ImmBitSize)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getZExtValue(), SDLoc(N),</span></pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                           Subtarget-&gt;getGRLenVT());</span></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>bool llvm::LoongArchDAGToDAGISel::selectVSplatImm&lt;8u, false&gt;(llvm::SDValue, llvm::SDValue&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplatImm(SDValue N, SDValue &amp;SplatVal) {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  APInt ImmValue;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  EVT EltTy = N-&gt;getValueType(0).getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  if (N-&gt;getOpcode() == ISD::BITCAST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>N = N-&gt;getOperand(0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  if (selectVSplat(N.getNode(), ImmValue, EltTy.getSizeInBits()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      <div class='tooltip'>ImmValue.getBitWidth() == EltTy.getSizeInBits()<span class='tooltip-content'>16</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if (IsSigned &amp;&amp; <div class='tooltip'><span class='red'>ImmValue.isSignedIntN(ImmBitSize)</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getSExtValue(), SDLoc(N),</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                           Subtarget-&gt;getGRLenVT());</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if (!IsSigned &amp;&amp; ImmValue.isIntN(ImmBitSize)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getZExtValue(), SDLoc(N),</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>                                           Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>bool llvm::LoongArchDAGToDAGISel::selectVSplatImm&lt;3u, false&gt;(llvm::SDValue, llvm::SDValue&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplatImm(SDValue N, SDValue &amp;SplatVal) {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  APInt ImmValue;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  EVT EltTy = N-&gt;getValueType(0).getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (N-&gt;getOpcode() == ISD::BITCAST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>N = N-&gt;getOperand(0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (selectVSplat(N.getNode(), ImmValue, EltTy.getSizeInBits()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      <div class='tooltip'>ImmValue.getBitWidth() == EltTy.getSizeInBits()<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (IsSigned &amp;&amp; <div class='tooltip'><span class='red'>ImmValue.isSignedIntN(ImmBitSize)</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getSExtValue(), SDLoc(N),</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                           Subtarget-&gt;getGRLenVT());</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (!IsSigned &amp;&amp; ImmValue.isIntN(ImmBitSize)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getZExtValue(), SDLoc(N),</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                                           Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>bool llvm::LoongArchDAGToDAGISel::selectVSplatImm&lt;4u, false&gt;(llvm::SDValue, llvm::SDValue&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplatImm(SDValue N, SDValue &amp;SplatVal) {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  APInt ImmValue;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  EVT EltTy = N-&gt;getValueType(0).getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (N-&gt;getOpcode() == ISD::BITCAST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>N = N-&gt;getOperand(0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (selectVSplat(N.getNode(), ImmValue, EltTy.getSizeInBits()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      <div class='tooltip'>ImmValue.getBitWidth() == EltTy.getSizeInBits()<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (IsSigned &amp;&amp; <div class='tooltip'><span class='red'>ImmValue.isSignedIntN(ImmBitSize)</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getSExtValue(), SDLoc(N),</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                           Subtarget-&gt;getGRLenVT());</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (!IsSigned &amp;&amp; ImmValue.isIntN(ImmBitSize)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getZExtValue(), SDLoc(N),</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                                           Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>bool llvm::LoongArchDAGToDAGISel::selectVSplatImm&lt;6u, false&gt;(llvm::SDValue, llvm::SDValue&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplatImm(SDValue N, SDValue &amp;SplatVal) {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  APInt ImmValue;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  EVT EltTy = N-&gt;getValueType(0).getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (N-&gt;getOpcode() == ISD::BITCAST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>N = N-&gt;getOperand(0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  if (selectVSplat(N.getNode(), ImmValue, EltTy.getSizeInBits()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      <div class='tooltip'>ImmValue.getBitWidth() == EltTy.getSizeInBits()<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L355'><span>355:7</span></a></span>) to (<span class='line-number'><a href='#L355'><span>356:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (355:7)
     Condition C2 --> (356:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (IsSigned &amp;&amp; <div class='tooltip'><span class='red'>ImmValue.isSignedIntN(ImmBitSize)</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L357'><span>357:9</span></a></span>) to (<span class='line-number'><a href='#L357'><span>357:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (357:9)
     Condition C2 --> (357:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  -  = F      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getSExtValue(), SDLoc(N),</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                           Subtarget-&gt;getGRLenVT());</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (!IsSigned &amp;&amp; ImmValue.isIntN(ImmBitSize)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:9</span></a></span>): [Folded - Ignored]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L362'><span>362:9</span></a></span>) to (<span class='line-number'><a href='#L362'><span>362:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (362:9)
     Condition C2 --> (362:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { C,  T  = T      }

  C1-Pair: constant folded
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      SplatVal = CurDAG-&gt;getTargetConstant(ImmValue.getZExtValue(), SDLoc(N),</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                                           Subtarget-&gt;getGRLenVT());</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplatUimmInvPow2(SDValue N,</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                                                    SDValue &amp;SplatImm) const {</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  APInt ImmValue;</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  EVT EltTy = N-&gt;getValueType(0).getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  if (N-&gt;getOpcode() == ISD::BITCAST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>N = N-&gt;getOperand(0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  if (selectVSplat(N.getNode(), ImmValue, EltTy.getSizeInBits()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      <div class='tooltip'>ImmValue.getBitWidth() == EltTy.getSizeInBits()<span class='tooltip-content'>18</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L380'><span>380:7</span></a></span>) to (<span class='line-number'><a href='#L380'><span>381:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (380:7)
     Condition C2 --> (381:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    int32_t Log2 = (~ImmValue).exactLogBase2();</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    if (Log2 != -1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      SplatImm = CurDAG-&gt;getTargetConstant(Log2, SDLoc(N), EltTy);</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool LoongArchDAGToDAGISel::selectVSplatUimmPow2(SDValue N,</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>                                                 SDValue &amp;SplatImm) const {</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  APInt ImmValue;</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  EVT EltTy = N-&gt;getValueType(0).getVectorElementType();</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  if (N-&gt;getOpcode() == ISD::BITCAST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L398' href='#L398'><span>398:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>106</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    N = N-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  if (selectVSplat(N.getNode(), ImmValue, EltTy.getSizeInBits()) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>      <div class='tooltip'>ImmValue.getBitWidth() == EltTy.getSizeInBits()<span class='tooltip-content'>44</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L402' href='#L402'><span>402:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L401'><span>401:7</span></a></span>) to (<span class='line-number'><a href='#L401'><span>402:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (401:7)
     Condition C2 --> (402:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    int32_t Log2 = ImmValue.exactLogBase2();</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    if (Log2 != -1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      SplatImm = CurDAG-&gt;getTargetConstant(Log2, SDLoc(N), EltTy);</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass converts a legalized DAG into a LoongArch-specific DAG, ready</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// for instruction scheduling.</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>FunctionPass *llvm::createLoongArchISelDag(LoongArchTargetMachine &amp;TM) {</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>  return new LoongArchDAGToDAGISel(TM);</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>