{
	"author": ["Thucydides Xanthopoulos", "Yoshifumi Yaoi", "Anantha Chandrakasan"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/XanthopoulosYC97",
	"doi": "10.1145/266021.266184",
	"ee": "http://doi.acm.org/10.1145/266021.266184",
	"pages": "415-420",
	"publisher": "ACM Press",
	"stemmed": ["architectur", "explor", "use", "verilog", "base", "power", "estim", "a", "case", "studi", "of", "the", "idct"],
	"tag": ["architecture", "case study", "estimation", "using"],
	"title": "Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1997
}