

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x11bc55c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd32a5ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffd32a5ef0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd32a5eec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffd32a5ee8..

GPGPU-Sim PTX: cudaLaunch for 0x0x401fd2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvm1PtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvm1PtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvm1PtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvm1PtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvm1PtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvm1PtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvm1PtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1bc0 (sad.1.sm_70.ptx:1097) @%p3 bra BB4_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (sad.1.sm_70.ptx:1294) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c00 (sad.1.sm_70.ptx:1106) @%p4 bra BB4_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f8 (sad.1.sm_70.ptx:1270) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x20f0 (sad.1.sm_70.ptx:1267) @%p5 bra BB4_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f8 (sad.1.sm_70.ptx:1270) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2148 (sad.1.sm_70.ptx:1280) @%p6 bra BB4_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2168 (sad.1.sm_70.ptx:1290) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvm1PtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvm1PtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvm1PtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: CTA/core = 21, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvm1PtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvm1PtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 175670
gpu_sim_insn = 235222416
gpu_ipc =    1339.0016
gpu_tot_sim_cycle = 175670
gpu_tot_sim_insn = 235222416
gpu_tot_ipc =    1339.0016
gpu_tot_issued_cta = 1584
gpu_occupancy = 48.4129% 
gpu_tot_occupancy = 48.4129% 
max_total_param_size = 0
gpu_stall_dramfull = 2397627
gpu_stall_icnt2sh    = 751
partiton_level_parallism =      10.6915
partiton_level_parallism_total  =      10.6915
partiton_level_parallism_util =      11.6472
partiton_level_parallism_util_total  =      11.6472
L2_BW  =     396.8942 GB/Sec
L2_BW_total  =     396.8942 GB/Sec
gpu_total_sim_rate=145109
############## bottleneck_stats #############
cycles: core 175670, icnt 175670, l2 175670, dram 131907
gpu_ipc	1339.002
gpu_tot_issued_cta = 1584, average cycles = 111
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 241838 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.139	80
L1D data util	0.561	80	0.568	3
L1D tag util	0.188	80	0.192	54
L2 data util	0.069	64	0.070	40
L2 tag util	0.162	64	0.164	1
n_l2_access	 1823381
icnt s2m util	0.000	0	0.000	1	flits per packet: -nan
icnt m2s util	0.000	0	0.000	1	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.229	32	0.232	24

latency_l1_hit:	16892287, num_l1_reqs:	844294
L1 hit latency:	20
latency_l2_hit:	867032929, num_l2_reqs:	770499
L2 hit latency:	1125
latency_dram:	220298233, num_dram_reqs:	1052882
DRAM latency:	209

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.656
TB slot    	0.656
L1I tag util	0.279	80	0.282	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.135	80	0.137	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.007	80	0.007	0

smem port	0.000	0

n_reg_bank	16
reg port	0.221	16	0.242	11
L1D tag util	0.188	80	0.192	54
L1D fill util	0.003	80	0.003	3
n_l1d_mshr	4096
L1D mshr util	0.001	80
n_l1d_missq	16
L1D missq util	0.008	80
L1D hit rate	0.320
L1D miss rate	0.679
L1D rsfail rate	0.001
L2 tag util	0.162	64	0.164	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.001	64	0.001	49
L2 hit rate	0.423
L2 miss rate	0.577
L2 rsfail rate	0.000

dram activity	0.314	32	0.318	8

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.461

run 0.031, fetch 0.000, sync 0.020, control 0.000, data 0.946, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33300, Miss = 22613, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33300, Miss = 22588, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33300, Miss = 22719, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33300, Miss = 22806, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33300, Miss = 22676, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33300, Miss = 22606, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 33300, Miss = 22634, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 33300, Miss = 22726, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33300, Miss = 22670, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 33300, Miss = 22660, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 33300, Miss = 22710, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 33300, Miss = 22575, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 33300, Miss = 22666, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 33300, Miss = 22693, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 33300, Miss = 22701, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 33300, Miss = 22739, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 33300, Miss = 22644, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33300, Miss = 22641, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 33300, Miss = 22634, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 33300, Miss = 22628, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 33300, Miss = 22680, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 33300, Miss = 22577, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 33300, Miss = 22693, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33300, Miss = 22621, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 33300, Miss = 22788, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 33300, Miss = 22726, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 33300, Miss = 22697, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 33300, Miss = 22673, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 33300, Miss = 22680, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 33300, Miss = 22721, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 33300, Miss = 22629, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 33300, Miss = 22674, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 33300, Miss = 22608, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 33300, Miss = 22658, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 33300, Miss = 22636, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 33300, Miss = 22647, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 33300, Miss = 22569, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 33300, Miss = 22618, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 33300, Miss = 22627, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 33300, Miss = 22572, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 33300, Miss = 22790, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 33300, Miss = 22610, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 33300, Miss = 22660, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 33300, Miss = 22593, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 33300, Miss = 22600, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 33300, Miss = 22722, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 33300, Miss = 22575, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 33300, Miss = 22658, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 33300, Miss = 22600, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 33300, Miss = 22629, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 33300, Miss = 22635, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 33300, Miss = 22742, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 33300, Miss = 22617, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 33300, Miss = 22505, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 33300, Miss = 22545, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[55]: Access = 33300, Miss = 22577, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33300, Miss = 22667, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 33300, Miss = 22627, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 33300, Miss = 22630, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 33300, Miss = 22657, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33300, Miss = 22624, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33300, Miss = 22583, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 33300, Miss = 22569, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 33300, Miss = 22622, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 31635, Miss = 21443, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 31635, Miss = 21481, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 31635, Miss = 21435, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 1144
	L1D_cache_core[67]: Access = 31635, Miss = 21460, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 31635, Miss = 21456, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 31635, Miss = 21492, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 31635, Miss = 21549, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 31635, Miss = 21511, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 31635, Miss = 21494, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 31635, Miss = 21459, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 31635, Miss = 21454, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 31635, Miss = 21503, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 31635, Miss = 21516, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 31635, Miss = 21433, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 31635, Miss = 21449, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[79]: Access = 31635, Miss = 21471, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 520
	L1D_total_cache_accesses = 2637360
	L1D_total_cache_misses = 1793066
	L1D_total_cache_miss_rate = 0.6799
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2185
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 844294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31797
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1724976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2185
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 2460, 2457, 
gpgpu_n_tot_thrd_icount = 249232896
gpgpu_n_tot_w_icount = 7788528
gpgpu_n_stall_shd_mem = 9098393
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36293
gpgpu_n_mem_write_global = 1826352
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 1726560
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1669155
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 99792
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25610553	W0_Idle:648179	W0_Scoreboard:19550728	W1:4752	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1896048	W29:1995840	W30:0	W31:0	W32:3891888
single_issue_nums: WS0:1968000	WS1:1965600	WS2:1928640	WS3:1926288	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290344 {8:36293,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69810048 {8:101376,40:1724976,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1451720 {40:36293,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14610816 {8:1826352,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 7317 
max_icnt2mem_latency = 6854 
maxmrqlatency = 2291 
max_icnt2sh_latency = 845 
averagemflatency = 648 
avg_icnt2mem_latency = 291 
avg_mrq_latency = 97 
avg_icnt2sh_latency = 21 
mrq_lat_table:47334 	40328 	3637 	27573 	13553 	30774 	25413 	24827 	18077 	8777 	1528 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1295755 	145136 	142420 	184926 	107964 	48556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26598 	9487 	4679 	1112246 	289730 	53214 	59422 	86863 	71764 	65203 	75998 	22969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1415157 	129491 	110498 	97802 	66183 	36807 	21786 	22053 	24980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	217 	20 	25 	44 	21 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        20        16        13        12        23        29        15        17        16        16        18        16        16        19 
dram[1]:        16        16        23        16        13        14        14        16        16        20        16        16        17        16        16        16 
dram[2]:        25        16        19        17        11        14        17        16        16        29        16        16        27        16        16        18 
dram[3]:        16        16        21        16        12        14        14        26        14        16        18        16        18        16        16        24 
dram[4]:        16        16        16        16        12        14        12        27        15        24        16        16        18        20        16        21 
dram[5]:        16        16        16        16        11        17        16        16        15        16        16        16        16        16        16        21 
dram[6]:        16        16        16        17        10        16        14        24        16        17        16        16        18        16        16        20 
dram[7]:        16        16        16        16        11        16        13        22        14        15        16        16        16        16        17        18 
dram[8]:        16        16        16        19        12        17        15        16        14        16        16        16        16        16        16        18 
dram[9]:        16        16        16        17        12        16        15        27        16        16        16        16        16        16        16        18 
dram[10]:        16        16        16        16        16        15        13        25        16        18        16        16        16        16        16        16 
dram[11]:        16        16        16        16        13        12        14        24        13        16        16        16        16        16        16        16 
dram[12]:        16        19        17        16        15        13        13        18        14        16        16        16        17        16        20        16 
dram[13]:        16        22        17        16        15        14        16        18        14        18        16        16        17        16        16        16 
dram[14]:        16        21        16        16        12        15        16        20        14        18        16        20        16        16        16        16 
dram[15]:        16        19        21        16        11        11        14        20        14        18        16        16        16        21        16        19 
dram[16]:        16        16        17        16        15        15        15        21        13        28        16        16        16        16        19        16 
dram[17]:        16        16        17        16        13        13        17        18        15        19        16        16        16        16        20        16 
dram[18]:        16        17        16        16        14        11        18        19        14        18        17        16        16        16        19        16 
dram[19]:        16        19        16        16        19        15        16        17        16        18        16        16        16        16        20        18 
dram[20]:        16        18        16        16        19        15        16        18        14        20        18        16        16        18        16        16 
dram[21]:        16        16        16        16        14        14        16        18        17        18        16        16        20        16        20        16 
dram[22]:        16        16        16        16        16        16        16        17        16        21        16        16        16        16        17        16 
dram[23]:        16        16        16        16        16        17        16        19        15        16        16        16        16        16        21        16 
dram[24]:        16        16        16        16        12        12        16        17        16        16        16        16        16        16        18        22 
dram[25]:        16        16        16        19        12        14        18        16        15        16        16        16        18        16        20        16 
dram[26]:        20        16        17        16        13        14        15        17        17        18        16        16        16        16        20        16 
dram[27]:        16        18        17        16        13        15        16        16        16        18        16        16        18        16        21        16 
dram[28]:        16        16        16        18        12        18        18        23        16        18        16        16        18        17        20        16 
dram[29]:        16        16        19        24        11        16        17        19        14        18        16        16        16        16        16        16 
dram[30]:        16        16        18        21        11        17        15        25        16        16        16        16        16        17        16        16 
dram[31]:        16        16        16        20        12        16        16        22        16        15        16        16        18        18        17        16 
maximum service time to same row:
dram[0]:     94433     94396     94451     94403     94427     94392     94440     94401     94424     94400     94435     94397     94448     94399     94429     94395 
dram[1]:     94431     94395     94449     94401     94425     94392     94441     94400     94423     94399     94433     94396     94447     94397     94428     94393 
dram[2]:     94431     94393     94449     94399     94425     94391     94441     94396     94423     94400     94433     94397     94447     94395     94428     94392 
dram[3]:     94427     94393     94448     94399     94429     94391     94443     94396     94421     94400     94432     94397     94445     94395     94424     94392 
dram[4]:     94425     94392     94433     94397     94428     94388     94448     94395     94420     94399     94435     94396     94436     94393     94423     94391 
dram[5]:     94424     94389     94429     94396     94427     94388     94445     94395     94419     94397     94432     94392     94435     94393     94421     94391 
dram[6]:     94424     94388     94429     94395     94427     94387     94445     94393     94419     94396     94432     94391     94435     94392     94421     94389 
dram[7]:     94420     94388     94425     94395     94431     94387     94444     94393     94417     94396     94428     94391     94433     94392     94423     94389 
dram[8]:     94419     94387     94424     94393     94432     94384     94427     94392     94416     94395     94429     94389     94435     94391     94421     94388 
dram[9]:     94417     94385     94423     94392     94431     94384     94425     94391     94415     94395     94428     94388     94433     94389     94420     94387 
dram[10]:     94419     94384     94423     94392     94431     94383     94425     94388     94415     94393     94428     94389     94433     94387     94420     94385 
dram[11]:     94416     94384     94421     94393     94429     94383     94427     94388     94413     94391     94424     94389     94432     94387     94419     94385 
dram[12]:     94415     94383     94436     94392     94425     94380     94421     94387     94412     94389     94423     94388     94428     94385     94417     94384 
dram[13]:     94413     94381     94440     94391     94424     94380     94419     94385     94411     94389     94421     94387     94432     94383     94416     94384 
dram[14]:     94413     94379     94440     94391     94424     94380     94419     94384     94411     94388     94421     94385     94431     94383     94417     94381 
dram[15]:     94409     94379     94436     94391     94417     94380     94415     94383     94428     94387     94420     94385     94425     94384     94413     94381 
dram[16]:     94411     94376     94435     94388     94408     94377     94421     94380     94429     94384     94416     94383     94424     94381     94413     94379 
dram[17]:     94409     94375     94425     94387     94407     94376     94423     94379     94431     94383     94415     94381     94417     94380     94412     94377 
dram[18]:     94409     94376     94425     94388     94407     94375     94427     94381     94431     94383     94415     94377     94420     94379     94412     94380 
dram[19]:     94411     94375     94424     94387     94405     94372     94421     94380     94429     94381     94413     94376     94419     94377     94408     94379 
dram[20]:     94409     94373     94425     94385     94404     94372     94417     94379     94429     94380     94413     94375     94420     94376     94407     94377 
dram[21]:     94408     94372     94416     94384     94403     94371     94413     94377     94427     94379     94412     94373     94419     94375     94405     94376 
dram[22]:     94408     94372     94419     94384     94403     94371     94415     94377     94431     94380     94411     94376     94416     94375     94405     94373 
dram[23]:     94407     94371     94417     94383     94401     94368     94412     94375     94428     94377     94409     94373     94415     94379     94405     94372 
dram[24]:     94400     94369     94416     94381     94404     94368     94411     94373     94424     94376     94408     94372     94413     94377     94405     94371 
dram[25]:     94399     94368     94423     94380     94403     94367     94415     94372     94420     94375     94407     94371     94409     94376     94404     94369 
dram[26]:     94399     94369     94423     94380     94403     94367     94417     94372     94412     94373     94407     94368     94415     94375     94404     94371 
dram[27]:     94397     94368     94421     94377     94400     94364     94416     94372     94411     94371     94405     94367     94413     94373     94403     94369 
dram[28]:     94404     94367     94421     94373     94396     94364     94415     94369     94409     94380     94401     94365     94412     94371     94399     94368 
dram[29]:     94403     94365     94417     94372     94395     94363     94413     94368     94411     94379     94400     94364     94405     94369     94397     94367 
dram[30]:     94403     94365     94413     94372     94395     94363     94411     94368     94408     94379     94400     94364     94405     94369     94397     94367 
dram[31]:     94401     94365     94412     94367     94393     94360     94413     94369     94407     94377     94399     94363     94404     94368     94396     94364 
average row accesses per activate:
dram[0]:  5.986301  5.047059  4.752475  5.031579  5.494845  4.820513  5.074380  5.085470  4.468750  4.423729  6.285714  6.500000  6.079365  5.243243  6.086957  6.484848 
dram[1]:  5.620253  5.397590  5.071429  4.564815  5.540000  5.196262  5.068965  5.418182  3.660377  4.260504  5.677419  6.865385  5.918033  5.213333  5.756757  6.000000 
dram[2]:  5.837500  5.679487  4.959184  4.338983  4.875000  5.583333  4.941176  5.372727  4.102941  4.193277  5.515625  7.102041  6.709091  5.087500  5.891892  6.000000 
dram[3]:  6.197369  5.544304  5.000000  5.183673  5.179245  5.844444  4.991453  5.336538  3.705479  4.072581  6.186440  6.403509  5.557143  5.302631  6.400000  6.681159 
dram[4]:  6.109589  5.645570  4.223214  4.432693  5.252525  5.074074  4.676923  4.855932  3.771242  4.867925  6.155172  5.582089  6.140625  5.638889  5.689189  8.557693 
dram[5]:  5.770270  5.000000  5.460674  4.650486  4.972727  5.539216  4.687023  4.796748  3.873333  5.020000  5.965517  5.918033  6.131147  5.779412  6.044117  8.913043 
dram[6]:  5.906667  5.650000  5.517241  5.382979  4.250000  5.340000  4.696000  4.540741  4.164286  4.697248  5.847457  6.314815  5.883333  6.238095  6.027778  9.173913 
dram[7]:  5.576470  5.853333  5.528736  5.735632  4.459016  5.815217  5.000000  4.865546  3.912409  4.330435  6.000000  6.648148  4.482353  6.044776  6.625000  7.543859 
dram[8]:  5.337209  5.543210  5.500000  5.914634  4.369748  5.734043  4.865546  4.946903  4.000000  4.367521  6.622642  6.095238  4.807229  7.109091  6.041667  7.516667 
dram[9]:  4.941176  5.866667  4.782178  5.722891  4.721739  5.742268  4.959350  5.261261  3.891892  4.486486  5.546875  6.431035  5.841270  6.000000  6.000000  7.578948 
dram[10]:  4.780220  6.953846  5.813953  4.969388  5.475728  5.838710  5.096491  4.742188  4.352941  4.486486  6.385965  7.354167  5.661290  5.753623  6.828125  6.733333 
dram[11]:  4.625000  7.962963  5.759036  5.168317  5.814433  5.352941  4.752066  4.669291  4.296000  4.205128  6.280702  6.897959  5.454545  5.910448  7.750000  5.815790 
dram[12]:  5.448276  6.784616  5.545455  4.836538  5.635417  5.320388  5.327103  4.636364  4.365079  3.716418  6.769231  6.280702  5.356164  6.230769  7.389831  6.260274 
dram[13]:  5.341464  7.416667  5.590909  4.826530  5.655914  5.055555  5.580952  4.612903  4.335878  5.010101  6.258621  6.131147  5.969697  5.410959  6.250000  6.402985 
dram[14]:  5.546667  7.389831  5.159575  4.500000  4.571429  5.036364  5.485981  4.755906  4.372263  4.728972  6.298245  6.192983  5.873016  5.528572  6.507463  5.638889 
dram[15]:  5.805195  7.854546  5.477778  4.508621  4.372093  5.291262  5.060345  4.323944  3.764286  4.847619  7.346939  5.573771  6.180328  5.637681  7.448276  5.871428 
dram[16]:  6.106667  6.757576  4.990099  4.508772  4.732759  5.000000  5.166667  4.311111  3.753731  4.531531  7.145833  4.928571  5.459459  5.671642  6.950819  5.884615 
dram[17]:  5.121951  6.352113  5.344086  4.435185  4.666667  4.954545  5.462264  4.468750  3.648276  4.784314  7.739130  5.575758  5.970149  6.030769  7.857143  6.082192 
dram[18]:  4.516483  6.267606  5.145833  4.165217  4.925234  5.375000  6.696629  4.119718  3.629870  4.950495  7.160000  6.634615  6.534483  4.951220  7.209677  6.104477 
dram[19]:  5.571429  6.000000  5.215054  4.535714  5.432693  5.366337  6.114583  4.761539  4.038760  4.350427  7.300000  5.982759  6.440678  5.220779  8.450980  6.323077 
dram[20]:  5.333333  5.878378  5.010000  4.877358  5.375000  4.945946  5.370370  4.893443  4.148760  4.239316  7.102041  6.720000  5.500000  6.807017  7.924528  5.525000 
dram[21]:  5.317647  6.471428  5.089109  4.883495  5.537634  5.018018  5.102564  4.921739  4.136000  4.330435  6.840000  6.050848  6.028986  6.459016  9.000000  6.666667 
dram[22]:  5.506329  6.984615  5.730337  4.686869  5.412371  5.102804  5.051724  4.701613  4.021429  4.321739  6.648148  7.055555  5.129870  5.647887  8.148149  6.523809 
dram[23]:  4.920455  8.035714  5.073684  4.575472  4.731092  5.956522  5.141593  4.984127  4.220472  4.486726  6.288136  7.574468  5.239437  5.694445 10.575000  6.223881 
dram[24]:  4.585859  7.109375  4.891089  4.672566  4.789916  5.298077  4.833333  4.699248  3.968504  4.616071  6.428571  7.320000  4.961039  5.383562 10.350000  6.013889 
dram[25]:  4.967742  6.054054  5.090000  5.144330  5.113207  5.160714  5.126050  4.423077  4.147541  4.886793  6.566038  6.754717  5.100000  5.848485  9.976745  6.175676 
dram[26]:  5.273809  6.342466  5.278350  5.593023  4.769911  5.495146  5.523809  4.582677  4.109375  4.900000  5.836066  6.944445  5.480000  5.076923  9.040816  6.159420 
dram[27]:  5.292683  7.483333  5.322222  4.893617  4.778761  6.055555  5.820000  4.467626  3.748344  4.854369  6.169491  7.122449  5.939394  5.722222  8.686275  6.770492 
dram[28]:  4.900000  6.934426  5.266667  5.000000  4.564516  6.197802  6.079208  4.880000  3.865672  4.415254  6.338983  6.800000  5.608696  6.161290  8.851064  6.412698 
dram[29]:  5.482353  7.114754  5.410526  5.505376  4.793103  5.446602  5.776699  4.950413  3.742647  4.517241  6.622642  6.200000  4.839506  5.765625  7.796296  6.041667 
dram[30]:  5.500000  6.273973  5.128713  5.523256  4.626087  5.790000  4.850000  4.796610  3.690647  4.901961  7.000000  6.241379  6.159420  6.000000  6.904762  5.192771 
dram[31]:  4.866667  6.369863  5.020618  5.750000  4.705357  5.817204  5.144144  4.628788  3.758389  4.901961  6.389831  6.032787  6.015385  6.101449  6.671429  5.291139 
average row locality = 241834/45529 = 5.311647
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      1748      1716      1920      1912      2132      2256      2456      2380      2288      2088      1408      1560      1532      1552      1680      1712 
dram[1]:      1776      1792      1988      1972      2216      2224      2352      2384      2328      2028      1408      1428      1444      1564      1704      1632 
dram[2]:      1868      1772      1944      2048      2340      2144      2352      2364      2236      1996      1412      1392      1476      1628      1744      1704 
dram[3]:      1884      1752      1920      2032      2196      2104      2336      2220      2168      2020      1460      1460      1556      1612      1664      1844 
dram[4]:      1784      1784      1892      1844      2080      2192      2432      2292      2312      2064      1428      1496      1572      1624      1684      1780 
dram[5]:      1708      1740      1944      1916      2188      2260      2456      2360      2328      2008      1384      1444      1496      1572      1644      1640 
dram[6]:      1772      1808      1920      2024      2244      2136      2348      2452      2332      2048      1380      1364      1412      1572      1736      1688 
dram[7]:      1896      1756      1924      1996      2176      2140      2320      2316      2144      1992      1392      1436      1524      1620      1696      1720 
dram[8]:      1836      1796      1936      1940      2080      2156      2316      2236      2208      2044      1404      1536      1596      1564      1740      1804 
dram[9]:      1680      1760      1932      1900      2172      2228      2440      2336      2304      1992      1420      1492      1472      1608      1728      1728 
dram[10]:      1740      1808      2000      1948      2256      2172      2324      2428      2368      1992      1456      1412      1404      1588      1748      1616 
dram[11]:      1924      1720      1912      2088      2256      2184      2300      2372      2148      1968      1432      1352      1440      1584      1736      1768 
dram[12]:      1896      1764      1952      2012      2164      2192      2280      2244      2200      1992      1408      1432      1564      1620      1744      1828 
dram[13]:      1752      1780      1968      1892      2104      2184      2344      2288      2272      1984      1452      1496      1576      1580      1700      1716 
dram[14]:      1664      1744      1940      1908      2176      2216      2348      2416      2396      2024      1436      1412      1480      1548      1744      1624 
dram[15]:      1788      1728      1972      2092      2256      2180      2348      2456      2108      2036      1440      1360      1508      1556      1728      1644 
dram[16]:      1832      1784      2016      2056      2196      2200      2356      2328      2012      2012      1372      1380      1616      1520      1696      1836 
dram[17]:      1680      1804      1988      1916      2072      2180      2316      2288      2116      1952      1424      1472      1600      1568      1760      1776 
dram[18]:      1644      1780      1976      1916      2108      2236      2384      2340      2236      2000      1432      1380      1516      1624      1788      1636 
dram[19]:      1716      1752      1940      2032      2260      2168      2348      2476      2084      2036      1460      1388      1520      1608      1724      1644 
dram[20]:      1920      1740      2004      2068      2236      2196      2320      2388      2008      1984      1392      1344      1540      1552      1680      1768 
dram[21]:      1808      1812      2056      2012      2060      2228      2388      2264      2068      1992      1368      1428      1664      1576      1764      1760 
dram[22]:      1740      1816      2040      1856      2100      2184      2344      2332      2252      1988      1436      1524      1580      1604      1760      1644 
dram[23]:      1732      1800      1928      1940      2252      2192      2324      2512      2144      2028      1484      1424      1488      1640      1692      1668 
dram[24]:      1816      1820      1976      2112      2280      2204      2436      2500      2016      2068      1440      1464      1528      1572      1656      1732 
dram[25]:      1848      1792      2036      1996      2168      2312      2440      2300      2024      2072      1392      1432      1632      1544      1716      1828 
dram[26]:      1772      1852      2048      1924      2156      2264      2320      2328      2104      1960      1424      1500      1644      1584      1772      1700 
dram[27]:      1736      1796      1916      1840      2160      2180      2328      2484      2264      2000      1456      1396      1568      1648      1772      1652 
dram[28]:      1764      1692      1896      2020      2264      2256      2456      2440      2072      2084      1496      1360      1548      1528      1664      1616 
dram[29]:      1864      1736      2056      2048      2224      2244      2380      2396      2036      2096      1404      1364      1568      1476      1684      1740 
dram[30]:      1760      1832      2072      1900      2128      2316      2328      2264      2052      2000      1400      1448      1700      1560      1740      1724 
dram[31]:      1752      1860      1948      1932      2108      2164      2284      2444      2240      2000      1508      1472      1564      1684      1868      1672 
total dram writes = 967352
bank skew: 2512/1344 = 1.87
chip skew: 30620/29912 = 1.02
average mf latency per bank:
dram[0]:       3117      3293       991       989      1000      1046       989      1026       947       999      1268      1068      1107      1044      1033      1044
dram[1]:       3120      2969       958       924       969      1066      1047       998       943      1005      1289      1174      1194      1023      1048      1071
dram[2]:       2926      3104       964       899       930      1098      1040      1045       975      1033      1297      1202      1175       984      1044      1005
dram[3]:       2788      3122       959       898       997      1103      1046      1099      1003      1015      1202      1143      1115       986      1083       915
dram[4]:       3117      3108       979       986      1072      1073      1021      1069       952      1014      1244      1122      1169       978      1085       949
dram[5]:       3131      3318       974       970       991      1061       986      1068       924      1055      1234      1211      1209      1031      1106      1046
dram[6]:       2907      3013       970       927       947      1122      1008      1011       927      1041      1210      1274      1221      1055      1068       997
dram[7]:       2866      3196       985       916       999      1112      1044      1069      1038      1057      1241      1242      1154      1035      1116       991
dram[8]:       2946      3081       982       947      1054      1078      1049      1114      1009      1027      1203      1171      1097      1081      1083       957
dram[9]:       3249      3064      1009       955       986      1084       990      1056       983      1052      1194      1192      1190      1049      1079      1031
dram[10]:       3198      2940      1000       898       938      1076      1041       990       997      1001      1122      1226      1225      1002      1071      1079
dram[11]:       2933      3081      1066       877       954      1092      1056      1005      1110       986      1188      1287      1194      1009      1076       986
dram[12]:       3126      2921      1028       919      1005      1091      1069      1069      1092       982      1227      1214      1098       961      1089       942
dram[13]:       3359      2929       998       979      1033      1118      1018      1043      1026      1005      1172      1176      1146      1006      1094      1038
dram[14]:       3403      3073       999       952      1007      1069      1000       978       963      1022      1170      1254      1217      1026      1025      1109
dram[15]:       3258      3130       964       872       989      1066       990       970      1059      1009      1128      1265      1189      1049      1048      1103
dram[16]:       3260      3006       950       899      1031      1046       991      1015      1106      1030      1197      1289      1096      1065      1089      1029
dram[17]:       3534      3024       941       959      1100      1064      1005      1054      1066      1059      1142      1197      1115      1041      1050      1103
dram[18]:       3458      3055       926       949      1057      1050       975      1045       992      1013      1126      1270      1152      1022       989      1187
dram[19]:       3406      3089       935       890      1007      1088      1008      1002      1070       993      1128      1255      1135      1033      1027      1171
dram[20]:       3038      3146       942       874      1049      1044      1044      1051      1108      1015      1167      1266      1182      1066      1051      1063
dram[21]:       3207      3002       941       893      1123      1019      1027      1092      1076       997      1156      1207      1037      1036      1008      1057
dram[22]:       3310      3081       959       974      1105      1083      1028      1087       987      1019      1089      1197      1050      1083      1030      1147
dram[23]:       3330      3053       996       985      1036      1068      1036      1023      1028      1006      1038      1303      1092      1121      1090      1103
dram[24]:       3145      3079       932       899      1018      1084       998      1056      1076      1011      1081      1276      1069      1184      1111      1110
dram[25]:       3122      3164       916       902      1068      1010      1026      1095      1075       991      1152      1288      1017      1188      1062       999
dram[26]:       3489      3057       921       892      1063       984      1079      1073      1032      1041      1136      1208      1060      1130      1051      1018
dram[27]:       3321      3034       959       927      1070       989      1053       961       940       995      1094      1284      1114      1039      1019      1024
dram[28]:       3388      3161      1007       848      1050       957      1015       958      1048       941      1089      1257      1125      1088      1112      1024
dram[29]:       3147      3122       916       875      1048       981      1043       958      1053       946      1172      1238      1117      1121      1081       953
dram[30]:       3163      2908       900       966      1076       949      1053      1021      1052      1012      1151      1196      1025      1057      1059       963
dram[31]:       3348      2947      1009       952      1133      1009      1123       967       973      1001      1096      1190      1113       983      1020       999
maximum mf latency per bank:
dram[0]:       7190      6966      6275      6320      6032      6291      5651      5687      6348      6507      6678      5126      6119      5724      5989      5733
dram[1]:       7292      6877      5805      6247      6126      6217      5639      5461      6442      6400      6672      5049      6226      5676      6101      5674
dram[2]:       7247      6874      5814      6247      5160      6105      5603      5469      5937      6411      5971      5027      6175      5472      5927      5656
dram[3]:       7175      6796      5536      5250      5107      6038      5404      6149      5849      5781      5891      5120      6069      5399      5701      5582
dram[4]:       7317      6790      5891      5106      5643      5548      5988      6127      5982      5784      5333      5114      6225      5351      5847      5019
dram[5]:       7126      6934      5813      5787      5486      5706      5780      6267      5804      5924      5885      5236      6062      5410      5691      5103
dram[6]:       6974      6884      5565      5762      5313      5533      5712      6231      5605      5904      5707      5216      5917      5784      5529      5507
dram[7]:       7138      6920      5678      5843      5347      5574      5738      6294      5681      5398      5700      5160      6000      5829      5684      5407
dram[8]:       7184      6870      6380      5704      5580      6307      5763      6323      5741      5297      5733      5302      6024      5797      5742      5540
dram[9]:       7124      7137      6335      5917      5593      6452      5720      6473      5751      5449      5618      5488      6047      5894      5297      5496
dram[10]:       7095      6767      6288      5528      5547      6205      5705      6142      5710      5157      5102      5254      5932      5784      5234      5245
dram[11]:       7205      6892      6375      5630      5672      6224      5687      6168      5498      4896      5267      5404      6413      5805      5367      5423
dram[12]:       7236      6758      6397      5479      6155      5305      5497      6097      5986      5468      5254      5339      6459      5786      5302      5917
dram[13]:       7208      6992      6373      5749      6162      5545      5502      6225      5994      5716      5260      5493      6399      6725      5775      6186
dram[14]:       7043      7008      5584      5685      5937      5641      5295      6353      5781      5783      5560      5571      6199      6776      5671      6215
dram[15]:       7017      6911      5552      5239      5935      5552      5321      6262      5807      5704      5777      5466      6193      6694      5664      6119
dram[16]:       7102      6909      5655      5222      6098      5514      5161      6220      5904      5678      5860      5590      5901      6685      5792      6114
dram[17]:       7082      7004      5665      5388      6073      5543      5248      5900      5496      5708      5857      6043      5924      6798      5776      5562
dram[18]:       6960      6999      5031      5280      6267      5465      5126      5939      5374      5708      5747      6046      5795      5630      5583      5553
dram[19]:       6984      7020      5077      5382      6298      5733      5087      5951      5383      5724      5886      6064      5831      5645      5606      5530
dram[20]:       7201      6820      5157      5168      6493      5597      6219      5826      5584      5559      5977      5911      6154      5512      5535      5648
dram[21]:       7255      6762      5111      5221      6522      5563      6311      5711      5615      5232      6025      5875      6204      5502      5650      5687
dram[22]:       7139      6880      5897      5337      6388      5744      5884      5777      5423      5628      5816      5826      6126      5621      5793      5790
dram[23]:       7092      6843      5849      5691      5734      5842      5880      6043      5450      5618      6209      5811      6030      5703      5755      5779
dram[24]:       7006      7046      5743      5856      5638      6398      5988      6157      5638      5870      6084      6087      5937      5933      5663      5925
dram[25]:       7143      6793      5792      5430      5750      6127      6037      6545      5749      5709      6206      5725      6107      5675      5840      5578
dram[26]:       7243      6693      5853      5200      5866      6057      6000      6459      6172      5302      6267      5910      5956      5585      6247      5325
dram[27]:       7136      6579      5612      5388      5737      5963      5754      6367      5971      5186      6210      5827      5879      5500      6192      5218
dram[28]:       7292      6586      5821      5778      5668      5875      6020      6323      6023      5134      5809      5743      5996      5304      6319      5335
dram[29]:       7206      6558      5710      5755      5592      5969      5954      5613      5844      5821      5729      6148      6154      5269      6271      5320
dram[30]:       7080      6489      6482      5912      6452      6050      5848      5465      6263      5992      5611      6300      6011      5547      6098      5478
dram[31]:       7306      6504      6663      5940      6633      6068      6031      5591      6863      6002      5783      6309      6193      5831      6214      5506
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 2): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100717 n_act=1440 n_pre=1424 n_ref_event=0 n_req=7585 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30340 bw_util=0.23
n_activity=44452 dram_eff=0.6825
bk0: 0a 120679i bk1: 0a 120779i bk2: 0a 119871i bk3: 0a 119296i bk4: 0a 118408i bk5: 0a 116536i bk6: 0a 116588i bk7: 0a 115895i bk8: 0a 115713i bk9: 0a 116986i bk10: 0a 121991i bk11: 0a 121866i bk12: 0a 121842i bk13: 0a 121502i bk14: 0a 120532i bk15: 0a 121304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810152
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.810152
Bank_Level_Parallism = 5.083063
Bank_Level_Parallism_Col = 4.748775
Bank_Level_Parallism_Ready = 3.844726
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.383297 

BW Util details:
bwutil = 0.230011 
total_CMD = 131907 
util_bw = 30340 
Wasted_Col = 8254 
Wasted_Row = 2387 
Idle = 90926 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3618 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7587 
rwq = 0 
CCDLc_limit_alone = 7587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100717 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30340 
n_act = 1440 
n_pre = 1424 
n_ref = 0 
n_req = 7585 
total_req = 30340 

Dual Bus Interface Util: 
issued_total_row = 2864 
issued_total_col = 30340 
Row_Bus_Util =  0.021712 
CoL_Bus_Util = 0.230011 
Either_Row_CoL_Bus_Util = 0.236454 
Issued_on_Two_Bus_Simul_Util = 0.015268 
issued_two_Eff = 0.064572 
queue_avg = 4.093331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09333
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 2): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100820 n_act=1471 n_pre=1455 n_ref_event=0 n_req=7560 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30240 bw_util=0.2293
n_activity=44999 dram_eff=0.672
bk0: 0a 120207i bk1: 0a 119968i bk2: 0a 119626i bk3: 0a 119147i bk4: 0a 117933i bk5: 0a 117462i bk6: 0a 116750i bk7: 0a 116364i bk8: 0a 115183i bk9: 0a 116935i bk10: 0a 121537i bk11: 0a 122646i bk12: 0a 122132i bk13: 0a 121268i bk14: 0a 120865i bk15: 0a 121001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805423
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.805423
Bank_Level_Parallism = 5.036695
Bank_Level_Parallism_Col = 4.722438
Bank_Level_Parallism_Ready = 3.855291
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.367013 

BW Util details:
bwutil = 0.229252 
total_CMD = 131907 
util_bw = 30240 
Wasted_Col = 8624 
Wasted_Row = 2641 
Idle = 90402 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3714 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8051 
rwq = 0 
CCDLc_limit_alone = 8051 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30240 
n_act = 1471 
n_pre = 1455 
n_ref = 0 
n_req = 7560 
total_req = 30240 

Dual Bus Interface Util: 
issued_total_row = 2926 
issued_total_col = 30240 
Row_Bus_Util =  0.022182 
CoL_Bus_Util = 0.229252 
Either_Row_CoL_Bus_Util = 0.235674 
Issued_on_Two_Bus_Simul_Util = 0.015761 
issued_two_Eff = 0.066877 
queue_avg = 4.127635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12764
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 1): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100641 n_act=1467 n_pre=1451 n_ref_event=0 n_req=7605 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30416 bw_util=0.2306
n_activity=45213 dram_eff=0.6727
bk0: 0a 120295i bk1: 0a 120702i bk2: 0a 119331i bk3: 0a 118469i bk4: 0a 116887i bk5: 0a 117907i bk6: 0a 116667i bk7: 0a 116749i bk8: 0a 116304i bk9: 0a 117466i bk10: 0a 121115i bk11: 0a 122287i bk12: 0a 122010i bk13: 0a 121286i bk14: 0a 121423i bk15: 0a 121250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807075
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.807075
Bank_Level_Parallism = 4.995148
Bank_Level_Parallism_Col = 4.668705
Bank_Level_Parallism_Ready = 3.809673
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.356989 

BW Util details:
bwutil = 0.230587 
total_CMD = 131907 
util_bw = 30416 
Wasted_Col = 8721 
Wasted_Row = 2497 
Idle = 90273 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3756 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7936 
rwq = 0 
CCDLc_limit_alone = 7936 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100641 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30416 
n_act = 1467 
n_pre = 1451 
n_ref = 0 
n_req = 7605 
total_req = 30416 

Dual Bus Interface Util: 
issued_total_row = 2918 
issued_total_col = 30416 
Row_Bus_Util =  0.022122 
CoL_Bus_Util = 0.230587 
Either_Row_CoL_Bus_Util = 0.237031 
Issued_on_Two_Bus_Simul_Util = 0.015678 
issued_two_Eff = 0.066142 
queue_avg = 4.052878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05288
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 4): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100844 n_act=1432 n_pre=1416 n_ref_event=0 n_req=7557 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30224 bw_util=0.2291
n_activity=44966 dram_eff=0.6722
bk0: 0a 120190i bk1: 0a 121045i bk2: 0a 119961i bk3: 0a 118906i bk4: 0a 117995i bk5: 0a 118002i bk6: 0a 116588i bk7: 0a 116932i bk8: 0a 116602i bk9: 0a 117083i bk10: 0a 121910i bk11: 0a 122184i bk12: 0a 121424i bk13: 0a 121215i bk14: 0a 121462i bk15: 0a 120908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810482
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.810482
Bank_Level_Parallism = 4.985117
Bank_Level_Parallism_Col = 4.669330
Bank_Level_Parallism_Ready = 3.809622
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.356844 

BW Util details:
bwutil = 0.229131 
total_CMD = 131907 
util_bw = 30224 
Wasted_Col = 8520 
Wasted_Row = 2511 
Idle = 90652 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3535 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7929 
rwq = 0 
CCDLc_limit_alone = 7929 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30224 
n_act = 1432 
n_pre = 1416 
n_ref = 0 
n_req = 7557 
total_req = 30224 

Dual Bus Interface Util: 
issued_total_row = 2848 
issued_total_col = 30224 
Row_Bus_Util =  0.021591 
CoL_Bus_Util = 0.229131 
Either_Row_CoL_Bus_Util = 0.235492 
Issued_on_Two_Bus_Simul_Util = 0.015230 
issued_two_Eff = 0.064675 
queue_avg = 4.054986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05499
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 2): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100750 n_act=1469 n_pre=1453 n_ref_event=0 n_req=7565 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30253 bw_util=0.2294
n_activity=45430 dram_eff=0.6659
bk0: 0a 120169i bk1: 0a 120661i bk2: 0a 119097i bk3: 0a 118878i bk4: 0a 118726i bk5: 0a 117564i bk6: 0a 116220i bk7: 0a 116425i bk8: 0a 116040i bk9: 0a 117914i bk10: 0a 121582i bk11: 0a 121477i bk12: 0a 121112i bk13: 0a 121112i bk14: 0a 121060i bk15: 0a 120996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805791
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.805791
Bank_Level_Parallism = 5.015162
Bank_Level_Parallism_Col = 4.697564
Bank_Level_Parallism_Ready = 3.868212
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.337154 

BW Util details:
bwutil = 0.229351 
total_CMD = 131907 
util_bw = 30253 
Wasted_Col = 8875 
Wasted_Row = 2554 
Idle = 90225 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3749 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8148 
rwq = 0 
CCDLc_limit_alone = 8148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100750 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30253 
n_act = 1469 
n_pre = 1453 
n_ref = 0 
n_req = 7565 
total_req = 30253 

Dual Bus Interface Util: 
issued_total_row = 2922 
issued_total_col = 30253 
Row_Bus_Util =  0.022152 
CoL_Bus_Util = 0.229351 
Either_Row_CoL_Bus_Util = 0.236204 
Issued_on_Two_Bus_Simul_Util = 0.015299 
issued_two_Eff = 0.064769 
queue_avg = 4.168900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1689
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 1): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100946 n_act=1431 n_pre=1415 n_ref_event=0 n_req=7522 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30081 bw_util=0.228
n_activity=45519 dram_eff=0.6608
bk0: 0a 120799i bk1: 0a 120806i bk2: 0a 119411i bk3: 0a 118840i bk4: 0a 117813i bk5: 0a 117578i bk6: 0a 115884i bk7: 0a 116435i bk8: 0a 115845i bk9: 0a 118286i bk10: 0a 122233i bk11: 0a 122704i bk12: 0a 122160i bk13: 0a 121719i bk14: 0a 121017i bk15: 0a 121719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809733
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.809733
Bank_Level_Parallism = 4.906157
Bank_Level_Parallism_Col = 4.611332
Bank_Level_Parallism_Ready = 3.806955
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.307787 

BW Util details:
bwutil = 0.228047 
total_CMD = 131907 
util_bw = 30081 
Wasted_Col = 9034 
Wasted_Row = 2625 
Idle = 90167 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3784 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8303 
rwq = 0 
CCDLc_limit_alone = 8303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30081 
n_act = 1431 
n_pre = 1415 
n_ref = 0 
n_req = 7522 
total_req = 30081 

Dual Bus Interface Util: 
issued_total_row = 2846 
issued_total_col = 30081 
Row_Bus_Util =  0.021576 
CoL_Bus_Util = 0.228047 
Either_Row_CoL_Bus_Util = 0.234718 
Issued_on_Two_Bus_Simul_Util = 0.014904 
issued_two_Eff = 0.063499 
queue_avg = 4.050323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.05032
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100830 n_act=1431 n_pre=1415 n_ref_event=0 n_req=7559 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30236 bw_util=0.2292
n_activity=45249 dram_eff=0.6682
bk0: 0a 120463i bk1: 0a 120771i bk2: 0a 120271i bk3: 0a 119643i bk4: 0a 117226i bk5: 0a 118273i bk6: 0a 116407i bk7: 0a 115381i bk8: 0a 116073i bk9: 0a 117805i bk10: 0a 121939i bk11: 0a 122809i bk12: 0a 122176i bk13: 0a 121949i bk14: 0a 120535i bk15: 0a 121978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810689
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.810689
Bank_Level_Parallism = 4.923440
Bank_Level_Parallism_Col = 4.607560
Bank_Level_Parallism_Ready = 3.763130
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.316457 

BW Util details:
bwutil = 0.229222 
total_CMD = 131907 
util_bw = 30236 
Wasted_Col = 8776 
Wasted_Row = 2498 
Idle = 90397 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3746 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8126 
rwq = 0 
CCDLc_limit_alone = 8126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30236 
n_act = 1431 
n_pre = 1415 
n_ref = 0 
n_req = 7559 
total_req = 30236 

Dual Bus Interface Util: 
issued_total_row = 2846 
issued_total_col = 30236 
Row_Bus_Util =  0.021576 
CoL_Bus_Util = 0.229222 
Either_Row_CoL_Bus_Util = 0.235598 
Issued_on_Two_Bus_Simul_Util = 0.015200 
issued_two_Eff = 0.064517 
queue_avg = 4.151577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15158
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=101010 n_act=1420 n_pre=1404 n_ref_event=0 n_req=7512 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30045 bw_util=0.2278
n_activity=45453 dram_eff=0.661
bk0: 0a 119576i bk1: 0a 120357i bk2: 0a 119704i bk3: 0a 119001i bk4: 0a 117571i bk5: 0a 117964i bk6: 0a 117055i bk7: 0a 116191i bk8: 0a 117007i bk9: 0a 117919i bk10: 0a 122155i bk11: 0a 122512i bk12: 0a 121258i bk13: 0a 121616i bk14: 0a 121222i bk15: 0a 121457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810969
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.810969
Bank_Level_Parallism = 4.927405
Bank_Level_Parallism_Col = 4.628529
Bank_Level_Parallism_Ready = 3.826693
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.305659 

BW Util details:
bwutil = 0.227774 
total_CMD = 131907 
util_bw = 30045 
Wasted_Col = 9116 
Wasted_Row = 2536 
Idle = 90210 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3875 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8345 
rwq = 0 
CCDLc_limit_alone = 8345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 101010 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30045 
n_act = 1420 
n_pre = 1404 
n_ref = 0 
n_req = 7512 
total_req = 30045 

Dual Bus Interface Util: 
issued_total_row = 2824 
issued_total_col = 30045 
Row_Bus_Util =  0.021409 
CoL_Bus_Util = 0.227774 
Either_Row_CoL_Bus_Util = 0.234233 
Issued_on_Two_Bus_Simul_Util = 0.014950 
issued_two_Eff = 0.063825 
queue_avg = 4.067995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.068
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 1): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100865 n_act=1423 n_pre=1407 n_ref_event=0 n_req=7548 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30189 bw_util=0.2289
n_activity=45503 dram_eff=0.6635
bk0: 0a 119542i bk1: 0a 120245i bk2: 0a 120006i bk3: 0a 119327i bk4: 0a 118245i bk5: 0a 117388i bk6: 0a 117322i bk7: 0a 117022i bk8: 0a 116614i bk9: 0a 117233i bk10: 0a 122598i bk11: 0a 121709i bk12: 0a 120854i bk13: 0a 122246i bk14: 0a 120570i bk15: 0a 120806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811473
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.811473
Bank_Level_Parallism = 4.923334
Bank_Level_Parallism_Col = 4.634547
Bank_Level_Parallism_Ready = 3.831462
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.320771 

BW Util details:
bwutil = 0.228866 
total_CMD = 131907 
util_bw = 30189 
Wasted_Col = 9074 
Wasted_Row = 2646 
Idle = 89998 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3840 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8023 
rwq = 0 
CCDLc_limit_alone = 8023 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100865 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30189 
n_act = 1423 
n_pre = 1407 
n_ref = 0 
n_req = 7548 
total_req = 30189 

Dual Bus Interface Util: 
issued_total_row = 2830 
issued_total_col = 30189 
Row_Bus_Util =  0.021455 
CoL_Bus_Util = 0.228866 
Either_Row_CoL_Bus_Util = 0.235332 
Issued_on_Two_Bus_Simul_Util = 0.014988 
issued_two_Eff = 0.063688 
queue_avg = 4.094188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09419
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 1): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100916 n_act=1430 n_pre=1414 n_ref_event=0 n_req=7548 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30189 bw_util=0.2289
n_activity=44802 dram_eff=0.6738
bk0: 0a 120558i bk1: 0a 120870i bk2: 0a 119068i bk3: 0a 119726i bk4: 0a 117742i bk5: 0a 117828i bk6: 0a 117217i bk7: 0a 116935i bk8: 0a 116203i bk9: 0a 117866i bk10: 0a 121769i bk11: 0a 122356i bk12: 0a 121960i bk13: 0a 121417i bk14: 0a 121259i bk15: 0a 121644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810546
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.810546
Bank_Level_Parallism = 4.931611
Bank_Level_Parallism_Col = 4.614433
Bank_Level_Parallism_Ready = 3.769485
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.353890 

BW Util details:
bwutil = 0.228866 
total_CMD = 131907 
util_bw = 30189 
Wasted_Col = 8590 
Wasted_Row = 2514 
Idle = 90614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3616 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7825 
rwq = 0 
CCDLc_limit_alone = 7825 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100916 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30189 
n_act = 1430 
n_pre = 1414 
n_ref = 0 
n_req = 7548 
total_req = 30189 

Dual Bus Interface Util: 
issued_total_row = 2844 
issued_total_col = 30189 
Row_Bus_Util =  0.021561 
CoL_Bus_Util = 0.228866 
Either_Row_CoL_Bus_Util = 0.234946 
Issued_on_Two_Bus_Simul_Util = 0.015481 
issued_two_Eff = 0.065890 
queue_avg = 4.044024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04402
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 1): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100824 n_act=1385 n_pre=1369 n_ref_event=0 n_req=7565 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30257 bw_util=0.2294
n_activity=45482 dram_eff=0.6653
bk0: 0a 120087i bk1: 0a 120430i bk2: 0a 120506i bk3: 0a 118740i bk4: 0a 117832i bk5: 0a 118078i bk6: 0a 117752i bk7: 0a 115879i bk8: 0a 115741i bk9: 0a 117722i bk10: 0a 121566i bk11: 0a 122446i bk12: 0a 121790i bk13: 0a 121578i bk14: 0a 121226i bk15: 0a 121762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816920
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.816920
Bank_Level_Parallism = 4.930377
Bank_Level_Parallism_Col = 4.630311
Bank_Level_Parallism_Ready = 3.827412
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.348302 

BW Util details:
bwutil = 0.229381 
total_CMD = 131907 
util_bw = 30257 
Wasted_Col = 8845 
Wasted_Row = 2465 
Idle = 90340 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3465 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8091 
rwq = 0 
CCDLc_limit_alone = 8091 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100824 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30257 
n_act = 1385 
n_pre = 1369 
n_ref = 0 
n_req = 7565 
total_req = 30257 

Dual Bus Interface Util: 
issued_total_row = 2754 
issued_total_col = 30257 
Row_Bus_Util =  0.020878 
CoL_Bus_Util = 0.229381 
Either_Row_CoL_Bus_Util = 0.235643 
Issued_on_Two_Bus_Simul_Util = 0.014616 
issued_two_Eff = 0.062027 
queue_avg = 4.063416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06342
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100877 n_act=1402 n_pre=1386 n_ref_event=0 n_req=7546 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30182 bw_util=0.2288
n_activity=45181 dram_eff=0.668
bk0: 0a 118615i bk1: 0a 120858i bk2: 0a 120817i bk3: 0a 118402i bk4: 0a 117723i bk5: 0a 117853i bk6: 0a 117495i bk7: 0a 116181i bk8: 0a 116424i bk9: 0a 117688i bk10: 0a 121565i bk11: 0a 123056i bk12: 0a 121569i bk13: 0a 121589i bk14: 0a 121883i bk15: 0a 120727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814206
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.814206
Bank_Level_Parallism = 4.963356
Bank_Level_Parallism_Col = 4.665779
Bank_Level_Parallism_Ready = 3.844146
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.370101 

BW Util details:
bwutil = 0.228813 
total_CMD = 131907 
util_bw = 30182 
Wasted_Col = 8712 
Wasted_Row = 2532 
Idle = 90481 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3561 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7753 
rwq = 0 
CCDLc_limit_alone = 7753 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100877 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30182 
n_act = 1402 
n_pre = 1386 
n_ref = 0 
n_req = 7546 
total_req = 30182 

Dual Bus Interface Util: 
issued_total_row = 2788 
issued_total_col = 30182 
Row_Bus_Util =  0.021136 
CoL_Bus_Util = 0.228813 
Either_Row_CoL_Bus_Util = 0.235242 
Issued_on_Two_Bus_Simul_Util = 0.014707 
issued_two_Eff = 0.062520 
queue_avg = 4.061862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06186
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 2): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100815 n_act=1410 n_pre=1394 n_ref_event=0 n_req=7573 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30292 bw_util=0.2296
n_activity=45026 dram_eff=0.6728
bk0: 0a 119428i bk1: 0a 120883i bk2: 0a 119554i bk3: 0a 118995i bk4: 0a 118017i bk5: 0a 117706i bk6: 0a 118151i bk7: 0a 117295i bk8: 0a 116456i bk9: 0a 116918i bk10: 0a 121358i bk11: 0a 122245i bk12: 0a 120861i bk13: 0a 121044i bk14: 0a 121049i bk15: 0a 120025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813812
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.813812
Bank_Level_Parallism = 5.045216
Bank_Level_Parallism_Col = 4.725327
Bank_Level_Parallism_Ready = 3.876700
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.367497 

BW Util details:
bwutil = 0.229647 
total_CMD = 131907 
util_bw = 30292 
Wasted_Col = 8599 
Wasted_Row = 2356 
Idle = 90660 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3488 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7899 
rwq = 0 
CCDLc_limit_alone = 7899 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100815 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30292 
n_act = 1410 
n_pre = 1394 
n_ref = 0 
n_req = 7573 
total_req = 30292 

Dual Bus Interface Util: 
issued_total_row = 2804 
issued_total_col = 30292 
Row_Bus_Util =  0.021257 
CoL_Bus_Util = 0.229647 
Either_Row_CoL_Bus_Util = 0.235712 
Issued_on_Two_Bus_Simul_Util = 0.015193 
issued_two_Eff = 0.064454 
queue_avg = 3.987324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98732
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 4): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=101002 n_act=1381 n_pre=1365 n_ref_event=0 n_req=7522 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30088 bw_util=0.2281
n_activity=44873 dram_eff=0.6705
bk0: 0a 120267i bk1: 0a 120792i bk2: 0a 119415i bk3: 0a 119518i bk4: 0a 117496i bk5: 0a 117209i bk6: 0a 117742i bk7: 0a 116972i bk8: 0a 116160i bk9: 0a 118101i bk10: 0a 121048i bk11: 0a 121610i bk12: 0a 121210i bk13: 0a 121021i bk14: 0a 120871i bk15: 0a 120294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816405
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.816405
Bank_Level_Parallism = 5.050993
Bank_Level_Parallism_Col = 4.759523
Bank_Level_Parallism_Ready = 3.929241
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.360768 

BW Util details:
bwutil = 0.228100 
total_CMD = 131907 
util_bw = 30088 
Wasted_Col = 8678 
Wasted_Row = 2475 
Idle = 90666 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3516 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7856 
rwq = 0 
CCDLc_limit_alone = 7856 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 101002 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30088 
n_act = 1381 
n_pre = 1365 
n_ref = 0 
n_req = 7522 
total_req = 30088 

Dual Bus Interface Util: 
issued_total_row = 2746 
issued_total_col = 30088 
Row_Bus_Util =  0.020818 
CoL_Bus_Util = 0.228100 
Either_Row_CoL_Bus_Util = 0.234294 
Issued_on_Two_Bus_Simul_Util = 0.014624 
issued_two_Eff = 0.062417 
queue_avg = 4.033880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03388
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 5): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100946 n_act=1427 n_pre=1411 n_ref_event=0 n_req=7519 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30076 bw_util=0.228
n_activity=44918 dram_eff=0.6696
bk0: 0a 120525i bk1: 0a 121271i bk2: 0a 119344i bk3: 0a 119114i bk4: 0a 116789i bk5: 0a 116970i bk6: 0a 117467i bk7: 0a 115939i bk8: 0a 115852i bk9: 0a 117642i bk10: 0a 121198i bk11: 0a 121849i bk12: 0a 121167i bk13: 0a 121005i bk14: 0a 120210i bk15: 0a 120642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810214
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.810214
Bank_Level_Parallism = 5.114803
Bank_Level_Parallism_Col = 4.810861
Bank_Level_Parallism_Ready = 3.965820
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.367582 

BW Util details:
bwutil = 0.228009 
total_CMD = 131907 
util_bw = 30076 
Wasted_Col = 8655 
Wasted_Row = 2531 
Idle = 90645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3595 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8027 
rwq = 0 
CCDLc_limit_alone = 8027 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100946 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30076 
n_act = 1427 
n_pre = 1411 
n_ref = 0 
n_req = 7519 
total_req = 30076 

Dual Bus Interface Util: 
issued_total_row = 2838 
issued_total_col = 30076 
Row_Bus_Util =  0.021515 
CoL_Bus_Util = 0.228009 
Either_Row_CoL_Bus_Util = 0.234718 
Issued_on_Two_Bus_Simul_Util = 0.014806 
issued_two_Eff = 0.063079 
queue_avg = 4.092853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09285
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 4): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100844 n_act=1441 n_pre=1425 n_ref_event=0 n_req=7550 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30200 bw_util=0.2289
n_activity=45153 dram_eff=0.6688
bk0: 0a 120426i bk1: 0a 121510i bk2: 0a 119867i bk3: 0a 118507i bk4: 0a 116688i bk5: 0a 117396i bk6: 0a 116969i bk7: 0a 115895i bk8: 0a 116570i bk9: 0a 117898i bk10: 0a 121753i bk11: 0a 122219i bk12: 0a 121568i bk13: 0a 120572i bk14: 0a 121111i bk15: 0a 120936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809139
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.809139
Bank_Level_Parallism = 5.014622
Bank_Level_Parallism_Col = 4.706418
Bank_Level_Parallism_Ready = 3.868179
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.345429 

BW Util details:
bwutil = 0.228949 
total_CMD = 131907 
util_bw = 30200 
Wasted_Col = 8701 
Wasted_Row = 2613 
Idle = 90393 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3669 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7849 
rwq = 0 
CCDLc_limit_alone = 7849 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100844 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30200 
n_act = 1441 
n_pre = 1425 
n_ref = 0 
n_req = 7550 
total_req = 30200 

Dual Bus Interface Util: 
issued_total_row = 2866 
issued_total_col = 30200 
Row_Bus_Util =  0.021727 
CoL_Bus_Util = 0.228949 
Either_Row_CoL_Bus_Util = 0.235492 
Issued_on_Two_Bus_Simul_Util = 0.015185 
issued_two_Eff = 0.064482 
queue_avg = 3.987400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9874
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 4): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100744 n_act=1474 n_pre=1458 n_ref_event=0 n_req=7553 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30212 bw_util=0.229
n_activity=45691 dram_eff=0.6612
bk0: 0a 120536i bk1: 0a 121149i bk2: 0a 119188i bk3: 0a 118765i bk4: 0a 116678i bk5: 0a 117132i bk6: 0a 117326i bk7: 0a 115695i bk8: 0a 116893i bk9: 0a 117782i bk10: 0a 121757i bk11: 0a 122014i bk12: 0a 120692i bk13: 0a 121455i bk14: 0a 121412i bk15: 0a 119865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804846
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.804846
Bank_Level_Parallism = 5.020972
Bank_Level_Parallism_Col = 4.718440
Bank_Level_Parallism_Ready = 3.884086
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.354288 

BW Util details:
bwutil = 0.229040 
total_CMD = 131907 
util_bw = 30212 
Wasted_Col = 8860 
Wasted_Row = 2698 
Idle = 90137 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 4021 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7875 
rwq = 0 
CCDLc_limit_alone = 7875 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100744 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30212 
n_act = 1474 
n_pre = 1458 
n_ref = 0 
n_req = 7553 
total_req = 30212 

Dual Bus Interface Util: 
issued_total_row = 2932 
issued_total_col = 30212 
Row_Bus_Util =  0.022228 
CoL_Bus_Util = 0.229040 
Either_Row_CoL_Bus_Util = 0.236250 
Issued_on_Two_Bus_Simul_Util = 0.015018 
issued_two_Eff = 0.063569 
queue_avg = 4.011675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01167
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 6): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=101110 n_act=1429 n_pre=1413 n_ref_event=0 n_req=7478 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=29912 bw_util=0.2268
n_activity=44927 dram_eff=0.6658
bk0: 0a 120342i bk1: 0a 121278i bk2: 0a 119829i bk3: 0a 119653i bk4: 0a 118501i bk5: 0a 117365i bk6: 0a 117328i bk7: 0a 116314i bk8: 0a 115992i bk9: 0a 117931i bk10: 0a 121603i bk11: 0a 121901i bk12: 0a 120899i bk13: 0a 121170i bk14: 0a 120745i bk15: 0a 120609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808906
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.808906
Bank_Level_Parallism = 5.017248
Bank_Level_Parallism_Col = 4.712471
Bank_Level_Parallism_Ready = 3.886133
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.351665 

BW Util details:
bwutil = 0.226766 
total_CMD = 131907 
util_bw = 29912 
Wasted_Col = 8694 
Wasted_Row = 2558 
Idle = 90743 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3744 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7718 
rwq = 0 
CCDLc_limit_alone = 7718 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 101110 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 29912 
n_act = 1429 
n_pre = 1413 
n_ref = 0 
n_req = 7478 
total_req = 29912 

Dual Bus Interface Util: 
issued_total_row = 2842 
issued_total_col = 29912 
Row_Bus_Util =  0.021545 
CoL_Bus_Util = 0.226766 
Either_Row_CoL_Bus_Util = 0.233475 
Issued_on_Two_Bus_Simul_Util = 0.014836 
issued_two_Eff = 0.063545 
queue_avg = 4.029574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02957
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 7): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=101038 n_act=1441 n_pre=1425 n_ref_event=0 n_req=7499 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=29996 bw_util=0.2274
n_activity=44829 dram_eff=0.6691
bk0: 0a 120253i bk1: 0a 121205i bk2: 0a 119158i bk3: 0a 119490i bk4: 0a 116920i bk5: 0a 117148i bk6: 0a 117367i bk7: 0a 115473i bk8: 0a 115586i bk9: 0a 117664i bk10: 0a 121069i bk11: 0a 122411i bk12: 0a 121449i bk13: 0a 120681i bk14: 0a 120433i bk15: 0a 121344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807841
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.807841
Bank_Level_Parallism = 5.123484
Bank_Level_Parallism_Col = 4.815997
Bank_Level_Parallism_Ready = 3.962962
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.392169 

BW Util details:
bwutil = 0.227403 
total_CMD = 131907 
util_bw = 29996 
Wasted_Col = 8507 
Wasted_Row = 2555 
Idle = 90849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3735 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7526 
rwq = 0 
CCDLc_limit_alone = 7526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 101038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 29996 
n_act = 1441 
n_pre = 1425 
n_ref = 0 
n_req = 7499 
total_req = 29996 

Dual Bus Interface Util: 
issued_total_row = 2866 
issued_total_col = 29996 
Row_Bus_Util =  0.021727 
CoL_Bus_Util = 0.227403 
Either_Row_CoL_Bus_Util = 0.234021 
Issued_on_Two_Bus_Simul_Util = 0.015109 
issued_two_Eff = 0.064563 
queue_avg = 4.194789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19479
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 4): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100938 n_act=1392 n_pre=1376 n_ref_event=0 n_req=7539 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30156 bw_util=0.2286
n_activity=44557 dram_eff=0.6768
bk0: 0a 120476i bk1: 0a 121128i bk2: 0a 119670i bk3: 0a 119294i bk4: 0a 117018i bk5: 0a 117042i bk6: 0a 116855i bk7: 0a 115296i bk8: 0a 116584i bk9: 0a 116775i bk10: 0a 121064i bk11: 0a 122288i bk12: 0a 121500i bk13: 0a 120752i bk14: 0a 121468i bk15: 0a 121712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815360
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.815360
Bank_Level_Parallism = 5.114804
Bank_Level_Parallism_Col = 4.817668
Bank_Level_Parallism_Ready = 3.950060
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.418066 

BW Util details:
bwutil = 0.228616 
total_CMD = 131907 
util_bw = 30156 
Wasted_Col = 8281 
Wasted_Row = 2450 
Idle = 91020 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3432 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7364 
rwq = 0 
CCDLc_limit_alone = 7364 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100938 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30156 
n_act = 1392 
n_pre = 1376 
n_ref = 0 
n_req = 7539 
total_req = 30156 

Dual Bus Interface Util: 
issued_total_row = 2768 
issued_total_col = 30156 
Row_Bus_Util =  0.020984 
CoL_Bus_Util = 0.228616 
Either_Row_CoL_Bus_Util = 0.234779 
Issued_on_Two_Bus_Simul_Util = 0.014821 
issued_two_Eff = 0.063128 
queue_avg = 4.275164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27516
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 4): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100914 n_act=1412 n_pre=1396 n_ref_event=0 n_req=7535 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30140 bw_util=0.2285
n_activity=44854 dram_eff=0.672
bk0: 0a 119709i bk1: 0a 121619i bk2: 0a 118890i bk3: 0a 118770i bk4: 0a 117511i bk5: 0a 116854i bk6: 0a 116682i bk7: 0a 116672i bk8: 0a 117135i bk9: 0a 117421i bk10: 0a 121504i bk11: 0a 122346i bk12: 0a 121936i bk13: 0a 121238i bk14: 0a 121461i bk15: 0a 120893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812608
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.812608
Bank_Level_Parallism = 5.028756
Bank_Level_Parallism_Col = 4.723618
Bank_Level_Parallism_Ready = 3.889615
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.364673 

BW Util details:
bwutil = 0.228494 
total_CMD = 131907 
util_bw = 30140 
Wasted_Col = 8646 
Wasted_Row = 2458 
Idle = 90663 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3548 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7817 
rwq = 0 
CCDLc_limit_alone = 7817 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100914 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30140 
n_act = 1412 
n_pre = 1396 
n_ref = 0 
n_req = 7535 
total_req = 30140 

Dual Bus Interface Util: 
issued_total_row = 2808 
issued_total_col = 30140 
Row_Bus_Util =  0.021288 
CoL_Bus_Util = 0.228494 
Either_Row_CoL_Bus_Util = 0.234961 
Issued_on_Two_Bus_Simul_Util = 0.014821 
issued_two_Eff = 0.063079 
queue_avg = 4.143465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14346
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 3): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100812 n_act=1389 n_pre=1373 n_ref_event=0 n_req=7562 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30248 bw_util=0.2293
n_activity=45336 dram_eff=0.6672
bk0: 0a 120002i bk1: 0a 120780i bk2: 0a 118743i bk3: 0a 118874i bk4: 0a 118643i bk5: 0a 116856i bk6: 0a 116446i bk7: 0a 116743i bk8: 0a 116948i bk9: 0a 117146i bk10: 0a 121609i bk11: 0a 121960i bk12: 0a 120388i bk13: 0a 121172i bk14: 0a 120746i bk15: 0a 121439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816318
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.816318
Bank_Level_Parallism = 5.044869
Bank_Level_Parallism_Col = 4.781973
Bank_Level_Parallism_Ready = 3.949914
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.370283 

BW Util details:
bwutil = 0.229313 
total_CMD = 131907 
util_bw = 30248 
Wasted_Col = 8630 
Wasted_Row = 2665 
Idle = 90364 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3569 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7790 
rwq = 0 
CCDLc_limit_alone = 7790 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100812 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30248 
n_act = 1389 
n_pre = 1373 
n_ref = 0 
n_req = 7562 
total_req = 30248 

Dual Bus Interface Util: 
issued_total_row = 2762 
issued_total_col = 30248 
Row_Bus_Util =  0.020939 
CoL_Bus_Util = 0.229313 
Either_Row_CoL_Bus_Util = 0.235734 
Issued_on_Two_Bus_Simul_Util = 0.014518 
issued_two_Eff = 0.061585 
queue_avg = 4.225932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22593
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 3): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100864 n_act=1404 n_pre=1388 n_ref_event=0 n_req=7550 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30200 bw_util=0.2289
n_activity=44701 dram_eff=0.6756
bk0: 0a 119507i bk1: 0a 120584i bk2: 0a 119313i bk3: 0a 119604i bk4: 0a 118544i bk5: 0a 117322i bk6: 0a 116859i bk7: 0a 116974i bk8: 0a 116110i bk9: 0a 116847i bk10: 0a 121314i bk11: 0a 121597i bk12: 0a 121346i bk13: 0a 120965i bk14: 0a 121198i bk15: 0a 121457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814040
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.814040
Bank_Level_Parallism = 5.065985
Bank_Level_Parallism_Col = 4.758934
Bank_Level_Parallism_Ready = 3.895596
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.354424 

BW Util details:
bwutil = 0.228949 
total_CMD = 131907 
util_bw = 30200 
Wasted_Col = 8530 
Wasted_Row = 2431 
Idle = 90746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3504 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7979 
rwq = 0 
CCDLc_limit_alone = 7979 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100864 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30200 
n_act = 1404 
n_pre = 1388 
n_ref = 0 
n_req = 7550 
total_req = 30200 

Dual Bus Interface Util: 
issued_total_row = 2792 
issued_total_col = 30200 
Row_Bus_Util =  0.021166 
CoL_Bus_Util = 0.228949 
Either_Row_CoL_Bus_Util = 0.235340 
Issued_on_Two_Bus_Simul_Util = 0.014776 
issued_two_Eff = 0.062784 
queue_avg = 4.182151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.18215
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 5): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100842 n_act=1391 n_pre=1375 n_ref_event=0 n_req=7562 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30248 bw_util=0.2293
n_activity=44346 dram_eff=0.6821
bk0: 0a 119716i bk1: 0a 120731i bk2: 0a 119504i bk3: 0a 118071i bk4: 0a 116173i bk5: 0a 117336i bk6: 0a 116668i bk7: 0a 115193i bk8: 0a 116647i bk9: 0a 117125i bk10: 0a 120727i bk11: 0a 121622i bk12: 0a 121404i bk13: 0a 120751i bk14: 0a 121793i bk15: 0a 121675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816054
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.816054
Bank_Level_Parallism = 5.229194
Bank_Level_Parallism_Col = 4.931284
Bank_Level_Parallism_Ready = 4.027936
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.426465 

BW Util details:
bwutil = 0.229313 
total_CMD = 131907 
util_bw = 30248 
Wasted_Col = 8139 
Wasted_Row = 2334 
Idle = 91186 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3498 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7352 
rwq = 0 
CCDLc_limit_alone = 7352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100842 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30248 
n_act = 1391 
n_pre = 1375 
n_ref = 0 
n_req = 7562 
total_req = 30248 

Dual Bus Interface Util: 
issued_total_row = 2766 
issued_total_col = 30248 
Row_Bus_Util =  0.020969 
CoL_Bus_Util = 0.229313 
Either_Row_CoL_Bus_Util = 0.235507 
Issued_on_Two_Bus_Simul_Util = 0.014776 
issued_two_Eff = 0.062739 
queue_avg = 4.273253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27325
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 6): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100394 n_act=1466 n_pre=1450 n_ref_event=0 n_req=7655 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30620 bw_util=0.2321
n_activity=45058 dram_eff=0.6796
bk0: 0a 118662i bk1: 0a 119954i bk2: 0a 118478i bk3: 0a 117142i bk4: 0a 116289i bk5: 0a 116737i bk6: 0a 115737i bk7: 0a 114658i bk8: 0a 116240i bk9: 0a 116167i bk10: 0a 121371i bk11: 0a 121228i bk12: 0a 120915i bk13: 0a 120052i bk14: 0a 121277i bk15: 0a 120320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808491
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.808491
Bank_Level_Parallism = 5.351159
Bank_Level_Parallism_Col = 5.060613
Bank_Level_Parallism_Ready = 4.180242
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.445482 

BW Util details:
bwutil = 0.232133 
total_CMD = 131907 
util_bw = 30620 
Wasted_Col = 8490 
Wasted_Row = 2552 
Idle = 90245 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3688 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7451 
rwq = 0 
CCDLc_limit_alone = 7451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100394 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30620 
n_act = 1466 
n_pre = 1450 
n_ref = 0 
n_req = 7655 
total_req = 30620 

Dual Bus Interface Util: 
issued_total_row = 2916 
issued_total_col = 30620 
Row_Bus_Util =  0.022106 
CoL_Bus_Util = 0.232133 
Either_Row_CoL_Bus_Util = 0.238903 
Issued_on_Two_Bus_Simul_Util = 0.015337 
issued_two_Eff = 0.064196 
queue_avg = 4.444131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44413
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 7): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100525 n_act=1428 n_pre=1412 n_ref_event=0 n_req=7633 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30532 bw_util=0.2315
n_activity=44863 dram_eff=0.6806
bk0: 0a 118907i bk1: 0a 119595i bk2: 0a 118374i bk3: 0a 118641i bk4: 0a 117231i bk5: 0a 116231i bk6: 0a 115963i bk7: 0a 115708i bk8: 0a 116640i bk9: 0a 116717i bk10: 0a 122096i bk11: 0a 122384i bk12: 0a 120419i bk13: 0a 120467i bk14: 0a 120933i bk15: 0a 119819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812918
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.812918
Bank_Level_Parallism = 5.283412
Bank_Level_Parallism_Col = 4.991331
Bank_Level_Parallism_Ready = 4.088563
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.416158 

BW Util details:
bwutil = 0.231466 
total_CMD = 131907 
util_bw = 30532 
Wasted_Col = 8320 
Wasted_Row = 2413 
Idle = 90642 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3558 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7599 
rwq = 0 
CCDLc_limit_alone = 7599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30532 
n_act = 1428 
n_pre = 1412 
n_ref = 0 
n_req = 7633 
total_req = 30532 

Dual Bus Interface Util: 
issued_total_row = 2840 
issued_total_col = 30532 
Row_Bus_Util =  0.021530 
CoL_Bus_Util = 0.231466 
Either_Row_CoL_Bus_Util = 0.237910 
Issued_on_Two_Bus_Simul_Util = 0.015086 
issued_two_Eff = 0.063412 
queue_avg = 4.207692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20769
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 8): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100741 n_act=1402 n_pre=1386 n_ref_event=0 n_req=7588 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30352 bw_util=0.2301
n_activity=44647 dram_eff=0.6798
bk0: 0a 119621i bk1: 0a 119870i bk2: 0a 118612i bk3: 0a 119480i bk4: 0a 117238i bk5: 0a 116955i bk6: 0a 116632i bk7: 0a 115643i bk8: 0a 116231i bk9: 0a 117872i bk10: 0a 121481i bk11: 0a 121578i bk12: 0a 120390i bk13: 0a 120562i bk14: 0a 120486i bk15: 0a 120212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815235
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.815235
Bank_Level_Parallism = 5.236910
Bank_Level_Parallism_Col = 4.924234
Bank_Level_Parallism_Ready = 4.061149
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.381335 

BW Util details:
bwutil = 0.230102 
total_CMD = 131907 
util_bw = 30352 
Wasted_Col = 8514 
Wasted_Row = 2234 
Idle = 90807 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3558 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7856 
rwq = 0 
CCDLc_limit_alone = 7856 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100741 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30352 
n_act = 1402 
n_pre = 1386 
n_ref = 0 
n_req = 7588 
total_req = 30352 

Dual Bus Interface Util: 
issued_total_row = 2788 
issued_total_col = 30352 
Row_Bus_Util =  0.021136 
CoL_Bus_Util = 0.230102 
Either_Row_CoL_Bus_Util = 0.236273 
Issued_on_Two_Bus_Simul_Util = 0.014965 
issued_two_Eff = 0.063338 
queue_avg = 4.168831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16883
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 8): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100853 n_act=1380 n_pre=1364 n_ref_event=0 n_req=7549 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30196 bw_util=0.2289
n_activity=44931 dram_eff=0.6721
bk0: 0a 120293i bk1: 0a 120848i bk2: 0a 119793i bk3: 0a 119065i bk4: 0a 117281i bk5: 0a 118025i bk6: 0a 117234i bk7: 0a 115185i bk8: 0a 114521i bk9: 0a 117355i bk10: 0a 121209i bk11: 0a 122271i bk12: 0a 121538i bk13: 0a 120569i bk14: 0a 120370i bk15: 0a 120651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817194
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.817194
Bank_Level_Parallism = 5.125269
Bank_Level_Parallism_Col = 4.862768
Bank_Level_Parallism_Ready = 4.011293
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.373566 

BW Util details:
bwutil = 0.228919 
total_CMD = 131907 
util_bw = 30196 
Wasted_Col = 8549 
Wasted_Row = 2590 
Idle = 90572 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3612 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7694 
rwq = 0 
CCDLc_limit_alone = 7694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100853 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30196 
n_act = 1380 
n_pre = 1364 
n_ref = 0 
n_req = 7549 
total_req = 30196 

Dual Bus Interface Util: 
issued_total_row = 2744 
issued_total_col = 30196 
Row_Bus_Util =  0.020803 
CoL_Bus_Util = 0.228919 
Either_Row_CoL_Bus_Util = 0.235423 
Issued_on_Two_Bus_Simul_Util = 0.014298 
issued_two_Eff = 0.060733 
queue_avg = 4.171249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17125
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 8): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100952 n_act=1385 n_pre=1369 n_ref_event=0 n_req=7539 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30156 bw_util=0.2286
n_activity=44793 dram_eff=0.6732
bk0: 0a 119539i bk1: 0a 121492i bk2: 0a 119741i bk3: 0a 118793i bk4: 0a 116511i bk5: 0a 118032i bk6: 0a 116841i bk7: 0a 116077i bk8: 0a 116353i bk9: 0a 116714i bk10: 0a 120529i bk11: 0a 122401i bk12: 0a 121137i bk13: 0a 121078i bk14: 0a 121428i bk15: 0a 120613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816289
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.816289
Bank_Level_Parallism = 5.113839
Bank_Level_Parallism_Col = 4.831921
Bank_Level_Parallism_Ready = 3.976688
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.371374 

BW Util details:
bwutil = 0.228616 
total_CMD = 131907 
util_bw = 30156 
Wasted_Col = 8532 
Wasted_Row = 2528 
Idle = 90691 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3365 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7960 
rwq = 0 
CCDLc_limit_alone = 7960 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100952 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30156 
n_act = 1385 
n_pre = 1369 
n_ref = 0 
n_req = 7539 
total_req = 30156 

Dual Bus Interface Util: 
issued_total_row = 2754 
issued_total_col = 30156 
Row_Bus_Util =  0.020878 
CoL_Bus_Util = 0.228616 
Either_Row_CoL_Bus_Util = 0.234673 
Issued_on_Two_Bus_Simul_Util = 0.014821 
issued_two_Eff = 0.063156 
queue_avg = 4.085356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08536
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 8): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100772 n_act=1408 n_pre=1392 n_ref_event=0 n_req=7579 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30316 bw_util=0.2298
n_activity=44812 dram_eff=0.6765
bk0: 0a 120404i bk1: 0a 121295i bk2: 0a 118966i bk3: 0a 118421i bk4: 0a 116791i bk5: 0a 117439i bk6: 0a 116272i bk7: 0a 116060i bk8: 0a 116551i bk9: 0a 116588i bk10: 0a 121807i bk11: 0a 122174i bk12: 0a 120907i bk13: 0a 121271i bk14: 0a 121928i bk15: 0a 120760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814224
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.814224
Bank_Level_Parallism = 5.108304
Bank_Level_Parallism_Col = 4.790956
Bank_Level_Parallism_Ready = 3.934358
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.370669 

BW Util details:
bwutil = 0.229829 
total_CMD = 131907 
util_bw = 30316 
Wasted_Col = 8509 
Wasted_Row = 2374 
Idle = 90708 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3524 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7725 
rwq = 0 
CCDLc_limit_alone = 7725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100772 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30316 
n_act = 1408 
n_pre = 1392 
n_ref = 0 
n_req = 7579 
total_req = 30316 

Dual Bus Interface Util: 
issued_total_row = 2800 
issued_total_col = 30316 
Row_Bus_Util =  0.021227 
CoL_Bus_Util = 0.229829 
Either_Row_CoL_Bus_Util = 0.236038 
Issued_on_Two_Bus_Simul_Util = 0.015018 
issued_two_Eff = 0.063626 
queue_avg = 4.140470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14047
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 8): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100866 n_act=1422 n_pre=1406 n_ref_event=0 n_req=7556 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30224 bw_util=0.2291
n_activity=44645 dram_eff=0.677
bk0: 0a 120516i bk1: 0a 120478i bk2: 0a 118860i bk3: 0a 119327i bk4: 0a 117444i bk5: 0a 117498i bk6: 0a 116255i bk7: 0a 117140i bk8: 0a 116650i bk9: 0a 118228i bk10: 0a 122060i bk11: 0a 122138i bk12: 0a 121441i bk13: 0a 120467i bk14: 0a 120973i bk15: 0a 120354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811805
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.811805
Bank_Level_Parallism = 5.064178
Bank_Level_Parallism_Col = 4.736534
Bank_Level_Parallism_Ready = 3.875993
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.352439 

BW Util details:
bwutil = 0.229131 
total_CMD = 131907 
util_bw = 30224 
Wasted_Col = 8513 
Wasted_Row = 2383 
Idle = 90787 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3559 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7972 
rwq = 0 
CCDLc_limit_alone = 7972 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100866 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30224 
n_act = 1422 
n_pre = 1406 
n_ref = 0 
n_req = 7556 
total_req = 30224 

Dual Bus Interface Util: 
issued_total_row = 2828 
issued_total_col = 30224 
Row_Bus_Util =  0.021439 
CoL_Bus_Util = 0.229131 
Either_Row_CoL_Bus_Util = 0.235325 
Issued_on_Two_Bus_Simul_Util = 0.015246 
issued_two_Eff = 0.064785 
queue_avg = 4.044994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04499
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 5): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=131907 n_nop=100532 n_act=1446 n_pre=1430 n_ref_event=0 n_req=7625 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=30500 bw_util=0.2312
n_activity=45358 dram_eff=0.6724
bk0: 0a 120401i bk1: 0a 120461i bk2: 0a 119359i bk3: 0a 120010i bk4: 0a 117743i bk5: 0a 118172i bk6: 0a 116778i bk7: 0a 115772i bk8: 0a 116005i bk9: 0a 118326i bk10: 0a 121283i bk11: 0a 122519i bk12: 0a 121766i bk13: 0a 120938i bk14: 0a 120845i bk15: 0a 121063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810361
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.810361
Bank_Level_Parallism = 4.961260
Bank_Level_Parallism_Col = 4.646428
Bank_Level_Parallism_Ready = 3.778295
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 2.337558 

BW Util details:
bwutil = 0.231224 
total_CMD = 131907 
util_bw = 30500 
Wasted_Col = 8623 
Wasted_Row = 2539 
Idle = 90245 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 3740 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7638 
rwq = 0 
CCDLc_limit_alone = 7638 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131907 
n_nop = 100532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 30500 
n_act = 1446 
n_pre = 1430 
n_ref = 0 
n_req = 7625 
total_req = 30500 

Dual Bus Interface Util: 
issued_total_row = 2876 
issued_total_col = 30500 
Row_Bus_Util =  0.021803 
CoL_Bus_Util = 0.231224 
Either_Row_CoL_Bus_Util = 0.237857 
Issued_on_Two_Bus_Simul_Util = 0.015170 
issued_two_Eff = 0.063777 
queue_avg = 4.041575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04157

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28376, Miss = 16447, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 28794, Miss = 16487, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28364, Miss = 16430, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28724, Miss = 16491, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28338, Miss = 16436, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28735, Miss = 16501, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 28322, Miss = 16428, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28738, Miss = 16498, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28350, Miss = 16420, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 28743, Miss = 16496, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28341, Miss = 16434, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28778, Miss = 16472, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 28429, Miss = 16439, Miss_rate = 0.578, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 28663, Miss = 16453, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28522, Miss = 16404, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 28698, Miss = 16479, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28512, Miss = 16397, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 28699, Miss = 16500, Miss_rate = 0.575, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 28539, Miss = 16360, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 28372, Miss = 16528, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 28610, Miss = 16361, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 28232, Miss = 16520, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 28561, Miss = 16369, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 28206, Miss = 16506, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 28649, Miss = 16381, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 28161, Miss = 16511, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 28667, Miss = 16397, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 28189, Miss = 16504, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 28671, Miss = 16397, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 28214, Miss = 16519, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 28615, Miss = 16364, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 28215, Miss = 16530, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 28555, Miss = 16302, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 28218, Miss = 16532, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 28569, Miss = 16287, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 28228, Miss = 16545, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 28588, Miss = 16287, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 28227, Miss = 16536, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 28595, Miss = 16275, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 28226, Miss = 16524, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 28722, Miss = 16385, Miss_rate = 0.570, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 28235, Miss = 16516, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 28725, Miss = 16428, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 28250, Miss = 16505, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 28716, Miss = 16447, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 28270, Miss = 16450, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 28716, Miss = 16456, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 28242, Miss = 16432, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 28720, Miss = 16454, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 28271, Miss = 16433, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 28725, Miss = 16446, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 28287, Miss = 16463, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 28741, Miss = 16442, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 28297, Miss = 16496, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 28723, Miss = 16438, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 28300, Miss = 16528, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 28722, Miss = 16433, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 28306, Miss = 16537, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 28718, Miss = 16446, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 28324, Miss = 16499, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 28714, Miss = 16471, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 28347, Miss = 16484, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 28752, Miss = 16489, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 28325, Miss = 16457, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1823381
L2_total_cache_misses = 1052882
L2_total_cache_miss_rate = 0.5774
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 672094
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1025755
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36293
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1924757
icnt_total_pkts_simt_to_mem=1878173
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1878173
Req_Network_cycles = 175670
Req_Network_injected_packets_per_cycle =      10.6915 
Req_Network_conflicts_per_cycle =       4.1692
Req_Network_conflicts_per_cycle_util =       4.4288
Req_Bank_Level_Parallism =      11.3573
Req_Network_in_buffer_full_per_cycle =       0.0300
Req_Network_in_buffer_avg_util =       6.0549
Req_Network_out_buffer_full_per_cycle =       0.3366
Req_Network_out_buffer_avg_util =      38.9448

Reply_Network_injected_packets_num = 1924757
Reply_Network_cycles = 175670
Reply_Network_injected_packets_per_cycle =       10.9567
Reply_Network_conflicts_per_cycle =        5.1430
Reply_Network_conflicts_per_cycle_util =       5.5079
Reply_Bank_Level_Parallism =      11.7342
Reply_Network_in_buffer_full_per_cycle =       0.0043
Reply_Network_in_buffer_avg_util =       3.3681
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1370
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 1 sec (1621 sec)
gpgpu_simulation_rate = 145109 (inst/sec)
gpgpu_simulation_rate = 108 (cycle/sec)
gpgpu_silicon_slowdown = 10481481x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
