

================================================================
== Vitis HLS Report for 'mandelbrot_compute_Pipeline_l_S_count1_0_count1'
================================================================
* Date:           Wed Dec 11 17:28:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  6.395 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3003|     3003|  19.204 us|  19.204 us|  3003|  3003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_count1_0_count1  |     3001|     3001|         5|          3|          2|  1000|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v62_V = alloca i32 1"   --->   Operation 8 'alloca' 'v62_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%v57_V = alloca i32 1"   --->   Operation 9 'alloca' 'v57_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v34_V = alloca i32 1"   --->   Operation 10 'alloca' 'v34_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v38 = alloca i32 1"   --->   Operation 11 'alloca' 'v38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%count1 = alloca i32 1"   --->   Operation 12 'alloca' 'count1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %count1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %v38"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %v34_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %v57_V"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %v62_V"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.39>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%count1_1 = load i10 %count1" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 19 'load' 'count1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "%icmp_ln62 = icmp_eq  i10 %count1_1, i10 1000" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 20 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.72ns)   --->   "%count1_2 = add i10 %count1_1, i10 1" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 22 'add' 'count1_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.body.split_ifconv.i, void %pe.exit.exitStub" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 23 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%v62_V_load = load i30 %v62_V"   --->   Operation 24 'load' 'v62_V_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%v57_V_load = load i30 %v57_V"   --->   Operation 25 'load' 'v57_V_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%v42_V = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i30.i25, i30 %v57_V_load, i25 0"   --->   Operation 26 'bitconcatenate' 'v42_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%v44_V = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i30.i25, i30 %v62_V_load, i25 0"   --->   Operation 27 'bitconcatenate' 'v44_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i55 %v42_V"   --->   Operation 28 'sext' 'sext_ln1316' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1316_1 = sext i55 %v42_V"   --->   Operation 29 'sext' 'sext_ln1316_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i55 %v44_V"   --->   Operation 30 'sext' 'sext_ln1319' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i55 %v44_V"   --->   Operation 31 'sext' 'sext_ln1319_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.21ns)   --->   "%r_V_2 = mul i104 %sext_ln1319_1, i104 %sext_ln1316_1"   --->   Operation 32 'mul' 'r_V_2' <Predicate = (!icmp_ln62)> <Delay = 3.21> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%v48_V = partselect i55 @_ssdm_op_PartSelect.i55.i104.i32.i32, i104 %r_V_2, i32 49, i32 103"   --->   Operation 33 'partselect' 'v48_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%v52_V = add i55 %v48_V, i55 1125899906842624"   --->   Operation 34 'add' 'v52_V' <Predicate = (!icmp_ln62)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%v53_V = partselect i30 @_ssdm_op_PartSelect.i30.i55.i32.i32, i55 %v52_V, i32 25, i32 54"   --->   Operation 35 'partselect' 'v53_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.21ns)   --->   "%r_V = mul i105 %sext_ln1316, i105 %sext_ln1316"   --->   Operation 36 'mul' 'r_V' <Predicate = (!icmp_ln62)> <Delay = 3.21> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v58_V = partselect i55 @_ssdm_op_PartSelect.i55.i105.i32.i32, i105 %r_V, i32 50, i32 104"   --->   Operation 37 'partselect' 'v58_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.21ns)   --->   "%r_V_4 = mul i105 %sext_ln1319, i105 %sext_ln1319"   --->   Operation 38 'mul' 'r_V_4' <Predicate = (!icmp_ln62)> <Delay = 3.21> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v63_V = partselect i55 @_ssdm_op_PartSelect.i55.i105.i32.i32, i105 %r_V_4, i32 50, i32 104"   --->   Operation 39 'partselect' 'v63_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%v66_V = add i55 %v58_V, i55 33776997205278720"   --->   Operation 40 'add' 'v66_V' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.80ns) (root node of TernaryAdder)   --->   "%v70_V = sub i55 %v66_V, i55 %v63_V"   --->   Operation 41 'sub' 'v70_V' <Predicate = (!icmp_ln62)> <Delay = 0.80> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%v71_V = partselect i30 @_ssdm_op_PartSelect.i30.i55.i32.i32, i55 %v70_V, i32 25, i32 54"   --->   Operation 42 'partselect' 'v71_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v73_V = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i30.i25, i30 %v71_V, i25 0"   --->   Operation 43 'bitconcatenate' 'v73_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1316_2 = sext i55 %v73_V"   --->   Operation 44 'sext' 'sext_ln1316_2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 45 [5/5] (2.13ns)   --->   "%r_V_6 = mul i105 %sext_ln1316_2, i105 %sext_ln1316_2"   --->   Operation 45 'mul' 'r_V_6' <Predicate = (!icmp_ln62)> <Delay = 2.13> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%v78_V = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i30.i25, i30 %v53_V, i25 0"   --->   Operation 46 'bitconcatenate' 'v78_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1316_3 = sext i55 %v78_V"   --->   Operation 47 'sext' 'sext_ln1316_3' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 48 [5/5] (2.15ns)   --->   "%r_V_8 = mul i105 %sext_ln1316_3, i105 %sext_ln1316_3"   --->   Operation 48 'mul' 'r_V_8' <Predicate = (!icmp_ln62)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln62 = store i10 %count1_2, i10 %count1" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 49 'store' 'store_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 50 [4/5] (2.13ns)   --->   "%r_V_6 = mul i105 %sext_ln1316_2, i105 %sext_ln1316_2"   --->   Operation 50 'mul' 'r_V_6' <Predicate = (!icmp_ln62)> <Delay = 2.13> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [4/5] (2.15ns)   --->   "%r_V_8 = mul i105 %sext_ln1316_3, i105 %sext_ln1316_3"   --->   Operation 51 'mul' 'r_V_8' <Predicate = (!icmp_ln62)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%v38_load = load i32 %v38"   --->   Operation 78 'load' 'v38_load' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %count2_2_out, i32 %v38_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%v34_V_load = load i30 %v34_V"   --->   Operation 52 'load' 'v34_V_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%v38_load_1 = load i32 %v38" [kernel.cpp:70->kernel.cpp:228]   --->   Operation 53 'load' 'v38_load_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i30.i32.i32, i30 %v34_V_load, i32 27, i32 29"   --->   Operation 54 'partselect' 'tmp' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.49ns)   --->   "%v37 = icmp_slt  i3 %tmp, i3 1"   --->   Operation 55 'icmp' 'v37' <Predicate = (!icmp_ln62)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.88ns)   --->   "%v39 = add i32 %v38_load_1, i32 1" [kernel.cpp:70->kernel.cpp:228]   --->   Operation 56 'add' 'v39' <Predicate = (!icmp_ln62)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [3/5] (2.13ns)   --->   "%r_V_6 = mul i105 %sext_ln1316_2, i105 %sext_ln1316_2"   --->   Operation 57 'mul' 'r_V_6' <Predicate = (!icmp_ln62)> <Delay = 2.13> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [3/5] (2.15ns)   --->   "%r_V_8 = mul i105 %sext_ln1316_3, i105 %sext_ln1316_3"   --->   Operation 58 'mul' 'r_V_8' <Predicate = (!icmp_ln62)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.27ns)   --->   "%v79_V = select i1 %v37, i30 %v53_V, i30 %v62_V_load"   --->   Operation 59 'select' 'v79_V' <Predicate = (!icmp_ln62)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.27ns)   --->   "%v74_V = select i1 %v37, i30 %v71_V, i30 %v57_V_load"   --->   Operation 60 'select' 'v74_V' <Predicate = (!icmp_ln62)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.22ns)   --->   "%count2_1 = select i1 %v37, i32 %v39, i32 %v38_load_1"   --->   Operation 61 'select' 'count2_1' <Predicate = (!icmp_ln62)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln62 = store i32 %count2_1, i32 %v38" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 62 'store' 'store_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.38>
ST_4 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln62 = store i30 %v74_V, i30 %v57_V" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 63 'store' 'store_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.38>
ST_4 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln62 = store i30 %v79_V, i30 %v62_V" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 64 'store' 'store_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 65 [2/5] (2.13ns)   --->   "%r_V_6 = mul i105 %sext_ln1316_2, i105 %sext_ln1316_2"   --->   Operation 65 'mul' 'r_V_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [2/5] (2.15ns)   --->   "%r_V_8 = mul i105 %sext_ln1316_3, i105 %sext_ln1316_3"   --->   Operation 66 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.84>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_10" [kernel.cpp:63->kernel.cpp:228]   --->   Operation 67 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [kernel.cpp:52->kernel.cpp:228]   --->   Operation 68 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/5] (2.13ns)   --->   "%r_V_6 = mul i105 %sext_ln1316_2, i105 %sext_ln1316_2"   --->   Operation 69 'mul' 'r_V_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%v76_V = partselect i55 @_ssdm_op_PartSelect.i55.i105.i32.i32, i105 %r_V_6, i32 50, i32 104"   --->   Operation 70 'partselect' 'v76_V' <Predicate = (v37)> <Delay = 0.00>
ST_6 : Operation 71 [1/5] (2.15ns)   --->   "%r_V_8 = mul i105 %sext_ln1316_3, i105 %sext_ln1316_3"   --->   Operation 71 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%v81_V = partselect i55 @_ssdm_op_PartSelect.i55.i105.i32.i32, i105 %r_V_8, i32 50, i32 104"   --->   Operation 72 'partselect' 'v81_V' <Predicate = (v37)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.02ns)   --->   "%v84_V = add i55 %v76_V, i55 %v81_V"   --->   Operation 73 'add' 'v84_V' <Predicate = (v37)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%v85_V = partselect i30 @_ssdm_op_PartSelect.i30.i55.i32.i32, i55 %v84_V, i32 25, i32 54"   --->   Operation 74 'partselect' 'v85_V' <Predicate = (v37)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.27ns)   --->   "%v85_V_2 = select i1 %v37, i30 %v85_V, i30 %v34_V_load"   --->   Operation 75 'select' 'v85_V_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln62 = store i30 %v85_V_2, i30 %v34_V" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 76 'store' 'store_ln62' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.body.i" [kernel.cpp:62->kernel.cpp:228]   --->   Operation 77 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('count1') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'count1' [7]  (0.387 ns)

 <State 2>: 6.39ns
The critical path consists of the following:
	'load' operation ('v62_V_load') on local variable 'v62.V' [20]  (0 ns)
	'mul' operation ('r.V') [35]  (3.21 ns)
	'add' operation ('v52.V') [37]  (1.03 ns)
	'mul' operation ('r.V') [52]  (2.16 ns)

 <State 3>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V') [52]  (2.16 ns)

 <State 4>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V') [52]  (2.16 ns)

 <State 5>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V') [52]  (2.16 ns)

 <State 6>: 3.85ns
The critical path consists of the following:
	'mul' operation ('r.V') [52]  (2.16 ns)
	'add' operation ('v84.V') [54]  (1.03 ns)
	'select' operation ('v85.V') [58]  (0.276 ns)
	'store' operation ('store_ln62', kernel.cpp:62->kernel.cpp:228) of variable 'v85.V' on local variable 'v34.V' [62]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
