Executing: compedklib -s isim -lp C:\edk_user_repository\ -zip_models -o C:/DOCUME~1/nort.ARP/LOCALS~1/Temp/xil_3444_16 -log_file C:\edk_user_repository\MyProcessorIPLib\pcores//SSP_PMT_Input_v1_00_a/devl/compedklib.log -X C:/DOCUME~1/nort.ARP/LOCALS~1/Temp/xil_3444_16 -c SSP_PMT_Input_v1_00_a

Scanning repositories
Collecting HDL files
Compiling pcores
Compiling SSP_PMT_Input_v1_00_a
Executing: vhpcomp -work SSP_PMT_Input_v1_00_a -prj C:/DOCUME~1/nort.ARP/LOCALS~1/Temp/xil_3444_16/CompileListFiles/SSP_PMT_Input_v1_00_a_compile_order.prj

Release 9.2.02i - ISE Simulator Vhpcomp J.39
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Compiling vhdl file
"C:/edk_user_repository/MyProcessorIPLib/pcores/SSP_PMT_Input_v1_00_a/hdl/vhdl/T
RI_EN.vhd" in Library SSP_PMT_Input_v1_00_a.
Entity <TRI_EN> compiled.
Entity <TRI_EN> (Architecture <BEHAVIOR>) compiled.
Compiling vhdl file
"C:/edk_user_repository/MyProcessorIPLib/pcores/SSP_PMT_Input_v1_00_a/hdl/vhdl/B
itClk.vhd" in Library SSP_PMT_Input_v1_00_a.
Entity <BitClk> compiled.
Entity <BitClk> (Architecture <BEHAVIOR>) compiled.
Compiling vhdl file
"C:/edk_user_repository/MyProcessorIPLib/pcores/SSP_PMT_Input_v1_00_a/hdl/vhdl/S
SP_PMT_Input.vhd" in Library SSP_PMT_Input_v1_00_a.
Entity <SSP_PMT_Input> compiled.
Entity <SSP_PMT_Input> (Architecture <BEHAVIOR>) compiled.
Parsing
"C:/DOCUME~1/nort.ARP/LOCALS~1/Temp/xil_3444_16/CompileListFiles/SSP_PMT_Input_v
1_00_a_compile_order.prj": 0.48
Codegen   SSP_PMT_Input_v1_00_a/TRI_EN: 0.00
Codegen   SSP_PMT_Input_v1_00_a/TRI_EN/BEHAVIOR: 2.14
Codegen   SSP_PMT_Input_v1_00_a/BitClk: 0.00
Codegen   SSP_PMT_Input_v1_00_a/BitClk/BEHAVIOR: 0.75
Codegen   SSP_PMT_Input_v1_00_a/SSP_PMT_Input: 0.00
Codegen   SSP_PMT_Input_v1_00_a/SSP_PMT_Input/BEHAVIOR: 0.83
Executing: zip -qr SSP_PMT_Input_v1_00_a.zip SSP_PMT_Input_v1_00_a

Compilation completed, no errors.
