Fitter report for stability
Thu Nov 02 10:10:14 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. Optimized GXB Elements
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Thu Nov 02 10:10:14 2017           ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                   ; stability                                       ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CEBA4F17I7                                     ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 6,725 / 18,480 ( 36 % )                         ;
; Total registers                 ; 10381                                           ;
; Total pins                      ; 90 / 128 ( 70 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,758,704 / 3,153,920 ( 56 % )                  ;
; Total RAM Blocks                ; 243 / 308 ( 79 % )                              ;
; Total DSP Blocks                ; 12 / 66 ( 18 % )                                ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 4 ( 50 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEBA4F17I7                           ;                                       ;
; Maximum processors allowed for parallel compilation                        ; 4                                     ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.35        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.8%      ;
;     Processor 3            ;  11.6%      ;
;     Processor 4            ;  11.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_addr_cmd_clk~CLKENA0                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[5]~CLKENA0                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[7]~CLKENA0                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; K64_CLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                               ; CLKOUT                   ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                              ; CLKOUT                   ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                               ; CLKOUT                   ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                                                     ; OUTCLK                   ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|afi_phy_clk                                                                                                                                                                                                                                                                                                                                                               ; DIVCLK                   ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[0]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[0]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[1]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[1]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[2]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[2]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[3]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[3]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[4]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[4]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[5]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[5]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[6]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[6]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[7]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[7]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[8]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[8]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[9]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[9]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[10]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[10]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[11]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[11]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[12]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[12]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_anl[0]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; ACCUMULATE               ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_anl[0]~0                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][16]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][17]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][18]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][19]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][20]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][21]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][22]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][23]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[0]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[0]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[1]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[1]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[2]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[2]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[3]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[3]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[4]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[4]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[5]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[5]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[6]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[6]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[7]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[7]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[8]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[8]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[9]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[9]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[10]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[10]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[11]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[11]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[12]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[12]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_anl[0]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; ACCUMULATE               ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_anl[0]~0                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][16]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][17]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][18]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][19]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][20]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][21]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][22]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][23]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[0]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[0]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[1]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[1]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[2]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[2]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[3]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[3]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[4]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[4]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[5]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[5]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[6]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[6]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[7]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[7]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[8]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[8]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[9]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[9]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[10]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[10]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[11]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[11]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[12]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[12]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_anl[0]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; ACCUMULATE               ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_anl[0]~0                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][16]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][17]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][18]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][19]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][20]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][21]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][22]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][23]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[0]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[0]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[1]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[1]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[2]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[2]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[3]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[3]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[4]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[4]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[5]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[5]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[6]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[6]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[7]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[7]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[8]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[8]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[9]                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[9]                                                                                                                             ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[10]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[10]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[11]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[11]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_reg[12]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|dataout_wire[12]                                                                                                                            ; PORTBDATAOUT             ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AY                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_anl[0]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; ACCUMULATE               ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_anl[0]~0                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][0]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][1]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][2]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][3]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][4]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][5]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][6]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][7]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][8]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][9]                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][10]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][11]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][12]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][13]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][14]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][15]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][16]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][17]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][18]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][19]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][20]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][21]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][22]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][23]                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                                                                                                                                        ; AX                       ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[11]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[12]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[13]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[14]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                     ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[0]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[1]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[2]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[3]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[4]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[5]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[6]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[7]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[8]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[9]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[10] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[11] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[12] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[13] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[14] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[15] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[0]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[1]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[2]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[3]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[4]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[5]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[6]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[7]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[8]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[9]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[10] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[11] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[12] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[13] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[14] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[15] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[0]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[1]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[2]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[3]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[4]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[5]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[6]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[7]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[8]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[9]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[10] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[11] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[12] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[13] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[14] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[15] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[0]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[1]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[2]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[3]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[4]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[5]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[6]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[7]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[8]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[9]  ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[10] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[11] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[12] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[13] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[14] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[15] ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[0]    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[1]    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult1~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[0]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult1~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[1]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult1~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[2]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult1~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[3]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult1~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[4]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult1~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[5]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult1~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[6]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult1~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[7]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult0~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[0]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult0~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[1]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult0~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[2]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult0~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[3]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult0~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[4]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult0~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[5]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult0~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[6]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[6]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult0~8                                                                                                                                                                                                                                                                                                                                                    ; AX                       ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                        ; Q                        ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[7]~SCLR_LUT                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; microchip_interact:U5|K64_SPI:U2|byte_cnt[0]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|K64_SPI:U2|byte_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; microchip_interact:U5|K64_SPI:U2|byte_cnt[1]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|K64_SPI:U2|byte_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|a_fefifo_b6f:fifo_state|b_non_empty                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|a_fefifo_b6f:fifo_state|b_non_empty~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a1                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|rdptr_g[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|rdptr_g[5]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|rdptr_g[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|Ch0_Data_temp[8]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|Ch0_Data_temp[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|Ch1_Data_temp[10]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|Ch1_Data_temp[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|Ch1_Data_temp[11]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|Ch1_Data_temp[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|Ch2_Data_temp[3]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|Ch2_Data_temp[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|Ch3_Data_temp[4]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|Ch3_Data_temp[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|msecond[13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|msecond[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|msecond[15]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|msecond[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|timecnt[1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|timecnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|msecond[2]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|msecond[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|msecond[7]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|msecond[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|timecnt[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|timecnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|timecnt[1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|timecnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|timecnt[2]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|timecnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|msecond[10]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|msecond[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|msecond[11]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|msecond[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|timecnt[13]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|timecnt[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; signal_detect:U3|incident_process:U4|incident_b3[4]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|incident_process:U4|incident_b3[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_detect:U3|incident_process:U4|incident_b3[6]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|incident_process:U4|incident_b3[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_detect:U3|incident_process:U4|incident_inform                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|incident_process:U4|incident_inform~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat3_detect_stability[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat3_detect_stability[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_min_temp[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_min_temp[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_min_temp[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_min_temp[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_min_temp[6]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_min_temp[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_min_temp[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_min_temp[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat1_min_temp[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat1_min_temp[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat1_min_temp[6]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat1_min_temp[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_enable_r2                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_enable_r2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_min_state.00000001                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_min_state.00000001~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_min_temp[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_min_temp[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_min_temp[7]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_min_temp[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_min_temp[11]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_min_temp[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_max_state[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_max_state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_min_temp[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_min_temp[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_min_temp[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_min_temp[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_min_temp[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_min_temp[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_min_temp[5]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_min_temp[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|trouble_detect:U3|Ch0_trouble_cnt[6]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|trouble_detect:U3|Ch0_trouble_cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|trouble_detect:U3|Ch1_trouble_cnt[6]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|trouble_detect:U3|Ch1_trouble_cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|trouble_detect:U3|Ch1_trouble_cnt[7]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|trouble_detect:U3|Ch1_trouble_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_detect:U3|trouble_detect:U3|Ch2_Data_en_r1                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_detect:U3|trouble_detect:U3|Ch2_Data_en_r1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|Ch1_Dataf_sign_ads2                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|Ch1_Dataf_sign_ads2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[7]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[7]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[9]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[9]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[8]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[8]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[11]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[11]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[6]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[7]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[7]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[9]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[9]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; signal_source:U1|ads_top:U1|AD2:ad2|csn                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|ads_top:U1|AD2:ad2|csn~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; signal_source:U1|ads_top:U1|AD2:ad2|pkg_num[1]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|ads_top:U1|AD2:ad2|pkg_num[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; signal_source:U1|ads_top:U1|AD2:ad2|pkg_num[2]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|ads_top:U1|AD2:ad2|pkg_num[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; signal_source:U1|ads_top:U1|AD2:ad2|tx_state[1]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|ads_top:U1|AD2:ad2|tx_state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_source:U1|ads_top:U1|V11_SPI:ad1|dout                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|ads_top:U1|V11_SPI:ad1|dout~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[3]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[12]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[4]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[7]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[5]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[10]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[11]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[4]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[12]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[14]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|Data1_out[3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|Data1_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|Data2_out[4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|Data2_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|Data3_out[4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|Data3_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data0[10]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data0[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[3]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[4]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[6]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[15]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data2[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data2[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data2[2]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data2[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data3[3]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data3[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_source:U1|signal_produce:U2|sample_clk                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|sample_clk~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[11]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[12]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[31]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[31]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[20]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[20]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[28]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|afi_mux_ddr3_ddrx:m0|seq_mux_addr_r[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|afi_mux_ddr3_ddrx:m0|seq_mux_addr_r[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_ddrx_mm_st_converter:a0|burst_counter[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_ddrx_mm_st_converter:a0|burst_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_col_grant                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_col_grant~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_row_grant                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_row_grant~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[1]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr[1]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr_reach_max                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_bank_addr_reach_max~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[6]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[6]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|deassert_ready                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|deassert_ready~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]~DUPLICATE                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]~DUPLICATE                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]~DUPLICATE                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2]~DUPLICATE                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]~DUPLICATE                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|sel_act_tfaw_shift_out_point[1]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|sel_act_tfaw_shift_out_point[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7]~DUPLICATE                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~DUPLICATE                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[0]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[0]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][0]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[1]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[2]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[2]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[0][0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[0][0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[3][0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[3][0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][2]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][2]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|precharged[3]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|precharged[3]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[1][1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[1][1]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[1][10]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[1][10]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][1]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[3]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][1]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][1]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_wr_bc[0]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_wr_bc[0]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]~DUPLICATE                                                                                                 ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]~DUPLICATE                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[6]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[6]~DUPLICATE                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[10]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[10]~DUPLICATE                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[11]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[11]~DUPLICATE                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[13]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[13]~DUPLICATE                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][4]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][4]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][1]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][4]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][4]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][4]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][0]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][0]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][0]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][0]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][1]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][3]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][3]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][4]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][4]~DUPLICATE                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][0]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][0]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][0]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][0]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][0]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][0]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][2]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][2]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][5]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][5]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][0]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][0]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][1]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][1]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][3]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][3]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][4]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][4]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][1]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][1]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][2]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][2]~DUPLICATE                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][1]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][1]~DUPLICATE                                                                                    ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[8]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[8]~DUPLICATE                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[10]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[10]~DUPLICATE                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]~DUPLICATE                                                                                   ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]~DUPLICATE                                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[3]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[3]~DUPLICATE                                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][1]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][1]~DUPLICATE                                                                                                              ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][3]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][3]~DUPLICATE                                                                                                              ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]~DUPLICATE                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[4]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[4]~DUPLICATE                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[8]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[8]~DUPLICATE                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[11]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[11]~DUPLICATE                                                                                                              ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[14]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[14]~DUPLICATE                                                                                                              ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]~DUPLICATE                                                                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[1]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~DUPLICATE                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_read_datapath:uread_datapath|latency_shifter[0][24]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_read_datapath:uread_datapath|latency_shifter[0][24]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[11]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[7]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[9]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[17]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[17]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[18]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[24]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[24]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[2]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[2]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[9]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[11]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[7]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[7]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte3_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[23]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[23]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|write_accepted~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_37u1:auto_generated|rdaddr_reg[5]                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_37u1:auto_generated|rdaddr_reg[5]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][0]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[2]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|do_lfsr_r                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|do_lfsr_r~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[10]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[10]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.IDLE~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_doing_scan~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[2]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[5]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[7]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[3]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[4]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[3]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[9]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[12]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[14]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[15]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[3]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[6]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[8]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[12]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[14]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[19]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[24]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[5]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[8]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[12]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[13]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[24]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[3]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[7]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[17]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[22]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[23]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddr_alarm_state[2]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddr_alarm_state[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddr_alarm_state[6]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddr_alarm_state[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~DUPLICATE                                                                                                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                                                                                                ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qfi:auto_generated|counter_reg_bit[3]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qfi:auto_generated|counter_reg_bit[3]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qfi:auto_generated|counter_reg_bit[4]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qfi:auto_generated|counter_reg_bit[4]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[2]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[9]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[9]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[10]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[10]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[12]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sys_control:U0|clock_lf:clock_lf|clk_7k_cnt[1]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|clock_lf:clock_lf|clk_7k_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sys_control:U0|clock_lf:clock_lf|clk_7k_cnt[12]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|clock_lf:clock_lf|clk_7k_cnt[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sys_control:U0|clock_lf:clock_lf|clk_7k_cnt[14]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|clock_lf:clock_lf|clk_7k_cnt[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sys_control:U0|clock_lf:clock_lf|clk_7k_cnt[22]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|clock_lf:clock_lf|clk_7k_cnt[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[9]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[11]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[12]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[15]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_01[5]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_01[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_04[6]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_04[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_05[3]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_05[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_06[2]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_06[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_06[5]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_temp_06[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_write:i2c_write|cnt[6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_write:i2c_write|cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sys_control:U0|sys_rst:sys_rst|msecond_r[1]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|sys_rst:sys_rst|msecond_r[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_control:U0|sys_rst:sys_rst|msecond_r[2]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|sys_rst:sys_rst|msecond_r[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; sys_control:U0|sys_rst:sys_rst|msecond_r[12]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|sys_rst:sys_rst|msecond_r[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; sys_control:U0|sys_rst:sys_rst|timecnt[1]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sys_control:U0|sys_rst:sys_rst|timecnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; uart_top:U6|uart_control:uart_control|ddr_add_cnt[7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; uart_top:U6|uart_control:uart_control|ddr_add_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; uart_top:U6|uart_control:uart_control|ds3231_wr_cnt[3]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; uart_top:U6|uart_control:uart_control|ds3231_wr_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; uart_top:U6|uart_control:uart_control|time_message_cnt[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; uart_top:U6|uart_control:uart_control|time_message_cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; uart_top:U6|uart_control:uart_control|to_uart_data[3]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; uart_top:U6|uart_control:uart_control|to_uart_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; uart_top:U6|uart_control:uart_control|to_uart_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; uart_top:U6|uart_control:uart_control|to_uart_data_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; uart_top:U6|uart_control:uart_control|to_uart_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; uart_top:U6|uart_control:uart_control|to_uart_data_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------+
; Name                                                      ; Ignored Entity          ; Ignored From ; Ignored To                                                                                       ; Ignored Value                    ; Ignored Source             ;
+-----------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------+
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[0].oe_reg                                                                        ; on                               ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[1].oe_reg                                                                        ; on                               ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[2].oe_reg                                                                        ; on                               ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[3].oe_reg                                                                        ; on                               ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[4].oe_reg                                                                        ; on                               ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[5].oe_reg                                                                        ; on                               ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[6].oe_reg                                                                        ; on                               ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[7].oe_reg                                                                        ; on                               ; Compiler or HDL Assignment ;
; I/O Standard                                              ; top                     ;              ; mem_dqs                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I  ; QSF Assignment             ;
; PLL Bandwidth Preset                                      ; top                     ;              ; *pll_H_0002*|altera_pll:altera_pll_i*|*                                                          ; AUTO                             ; Compiler or HDL Assignment ;
; PLL Compensation Mode                                     ; top                     ;              ; *pll_H_0002*|altera_pll:altera_pll_i*|*                                                          ; DIRECT                           ; Compiler or HDL Assignment ;
; PLL Compensation Mode                                     ; top                     ;              ; ddr3_inst|ddr3_inst|pll0|fbout                                                                   ; DIRECT                           ; QSF Assignment             ;
; PLL Compensation Mode                                     ; top                     ;              ; ddr3_inst|mt41j128m16_inst|pll0|fbout                                                            ; DIRECT                           ; QSF Assignment             ;
; PLL Compensation Mode                                     ; top                     ;              ; ddr3_inst|pll0|fbout                                                                             ; DIRECT                           ; QSF Assignment             ;
; PLL Automatic Self-Reset                                  ; top                     ;              ; *pll_H_0002*|altera_pll:altera_pll_i*|*                                                          ; OFF                              ; Compiler or HDL Assignment ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                          ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                          ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                         ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                         ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                                     ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|p0|umemphy|ureset|phy_reset_n                                                ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|pll0|pll_addr_cmd_clk                                                        ; DUAL-REGIONAL CLOCK              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|pll0|pll_afi_clk                                                             ; GLOBAL CLOCK                     ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|pll0|pll_avl_clk                                                             ; DUAL-REGIONAL CLOCK              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|pll0|pll_config_clk                                                          ; DUAL-REGIONAL CLOCK              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|ddr3_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n        ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                   ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                   ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                  ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                  ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                              ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|p0|umemphy|ureset|phy_reset_n                                         ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|pll0|pll_addr_cmd_clk                                                 ; DUAL-REGIONAL CLOCK              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|pll0|pll_afi_clk                                                      ; GLOBAL CLOCK                     ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|pll0|pll_avl_clk                                                      ; DUAL-REGIONAL CLOCK              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|pll0|pll_config_clk                                                   ; DUAL-REGIONAL CLOCK              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|mt41j128m16_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                                    ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                                    ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                                   ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                                   ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                                               ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|p0|umemphy|ureset|phy_reset_n                                                          ; OFF                              ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|pll0|pll_addr_cmd_clk                                                                  ; GLOBAL CLOCK                     ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|pll0|pll_afi_clk                                                                       ; GLOBAL CLOCK                     ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|pll0|pll_avl_clk                                                                       ; GLOBAL CLOCK                     ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|pll0|pll_config_clk                                                                    ; GLOBAL CLOCK                     ; QSF Assignment             ;
; Global Signal                                             ; top                     ;              ; ddr3_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n                  ; OFF                              ; QSF Assignment             ;
; Current Strength                                          ; top                     ;              ; mem_a                                                                                            ; MAXIMUM CURRENT                  ; QSF Assignment             ;
; Current Strength                                          ; top                     ;              ; mem_ba                                                                                           ; MAXIMUM CURRENT                  ; QSF Assignment             ;
; Input Termination                                         ; top                     ;              ; mem_dqs                                                                                          ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment             ;
; D6 Delay (output register to io buffer)                   ; top                     ;              ; mem_dqs[0]                                                                                       ; 0                                ; QSF Assignment             ;
; D6 Delay (output register to io buffer)                   ; top                     ;              ; mem_dqs[1]                                                                                       ; 0                                ; QSF Assignment             ;
; D6 Delay (output register to io buffer)                   ; top                     ;              ; mem_dqs_n[0]                                                                                     ; 0                                ; QSF Assignment             ;
; D6 Delay (output register to io buffer)                   ; top                     ;              ; mem_dqs_n[1]                                                                                     ; 0                                ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; top                     ;              ; ddr3_inst                                                                                        ; ON                               ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; top                     ;              ; ddr3_inst|ddr3_inst                                                                              ; ON                               ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; top                     ;              ; ddr3_inst|mt41j128m16_inst                                                                       ; ON                               ; QSF Assignment             ;
+-----------------------------------------------------------+-------------------------+--------------+--------------------------------------------------------------------------------------------------+----------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 22691 ) ; 0.00 % ( 0 / 22691 )       ; 0.00 % ( 0 / 22691 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 22691 ) ; 0.00 % ( 0 / 22691 )       ; 0.00 % ( 0 / 22691 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 19102 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 380 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2758 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 451 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Magic_Boy/Desktop/stability/output_files/stability.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,725 / 18,480        ; 36 %  ;
; ALMs needed [=A-B+C]                                        ; 6,725                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8,279 / 18,480        ; 45 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,810                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,257                 ;       ;
;         [c] ALMs used for registers                         ; 2,022                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 190                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,597 / 18,480        ; 9 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 43 / 18,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 41                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,100 / 1,848         ; 60 %  ;
;     -- Logic LABs                                           ; 1,081                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 19                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 10,919                ;       ;
;     -- 7 input functions                                    ; 71                    ;       ;
;     -- 6 input functions                                    ; 1,485                 ;       ;
;     -- 5 input functions                                    ; 2,177                 ;       ;
;     -- 4 input functions                                    ; 2,212                 ;       ;
;     -- <=3 input functions                                  ; 4,974                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,409                 ;       ;
; Memory ALUT usage                                           ; 301                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 301                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 10,245                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 9,664 / 36,960        ; 26 %  ;
;         -- Secondary logic registers                        ; 581 / 36,960          ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 9,825                 ;       ;
;         -- Routing optimization registers                   ; 420                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 90 / 128              ; 70 %  ;
;     -- Clock pins                                           ; 3 / 5                 ; 60 %  ;
;     -- Dedicated input pins                                 ; 3 / 11                ; 27 %  ;
; I/O registers                                               ; 136                   ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 243 / 308             ; 79 %  ;
; Total MLAB memory bits                                      ; 6,072                 ;       ;
; Total block memory bits                                     ; 1,758,704 / 3,153,920 ; 56 %  ;
; Total block memory implementation bits                      ; 2,488,320 / 3,153,920 ; 79 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 12 / 66               ; 18 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 4                 ; 50 %  ;
; Global signals                                              ; 10                    ;       ;
;     -- Global clocks                                        ; 9 / 16                ; 56 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 2 / 3                 ; 67 %  ;
; Average interconnect usage (total/H/V)                      ; 15.4% / 15.2% / 15.8% ;       ;
; Peak interconnect usage (total/H/V)                         ; 35.9% / 36.6% / 33.9% ;       ;
; Maximum fan-out                                             ; 4297                  ;       ;
; Highest non-global fan-out                                  ; 1622                  ;       ;
; Total fan-out                                               ; 87543                 ;       ;
; Average fan-out                                             ; 3.55                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                   ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6206 / 18480 ( 34 % ) ; 143 / 18480 ( < 1 % ) ; 377 / 18480 ( 2 % )            ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6206                  ; 143                   ; 377                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6997 / 18480 ( 38 % ) ; 162 / 18480 ( < 1 % ) ; 1123 / 18480 ( 6 % )           ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2608                  ; 51                    ; 152                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3086                  ; 82                    ; 90                             ; 0                              ;
;         [c] ALMs used for registers                         ; 1113                  ; 29                    ; 881                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 190                   ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 832 / 18480 ( 5 % )   ; 19 / 18480 ( < 1 % )  ; 748 / 18480 ( 4 % )            ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 41 / 18480 ( < 1 % )  ; 0 / 18480 ( 0 % )     ; 2 / 18480 ( < 1 % )            ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                     ; 1                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 40                    ; 0                     ; 1                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 924 / 1848 ( 50 % )   ; 25 / 1848 ( 1 % )     ; 181 / 1848 ( 10 % )            ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 905                   ; 25                    ; 181                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 19                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 10566                 ; 221                   ; 433                            ; 0                              ;
;     -- 7 input functions                                    ; 68                    ; 3                     ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 1356                  ; 53                    ; 76                             ; 0                              ;
;     -- 5 input functions                                    ; 1945                  ; 39                    ; 193                            ; 0                              ;
;     -- 4 input functions                                    ; 2166                  ; 23                    ; 23                             ; 0                              ;
;     -- <=3 input functions                                  ; 4730                  ; 103                   ; 141                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1186                  ; 24                    ; 1199                           ; 0                              ;
; Memory ALUT usage                                           ; 301                   ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 301                   ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 7441 / 36960 ( 20 % ) ; 159 / 36960 ( < 1 % ) ; 2064 / 36960 ( 6 % )           ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 432 / 36960 ( 1 % )   ; 5 / 36960 ( < 1 % )   ; 144 / 36960 ( < 1 % )          ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 7488                  ; 159                   ; 2178                           ; 0                              ;
;         -- Routing optimization registers                   ; 385                   ; 5                     ; 30                             ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
;                                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 39                    ; 0                     ; 0                              ; 51                             ;
; I/O registers                                               ; 0                     ; 0                     ; 0                              ; 136                            ;
; Total block memory bits                                     ; 538096                ; 0                     ; 1220608                        ; 0                              ;
; Total block memory implementation bits                      ; 962560                ; 0                     ; 1525760                        ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 94 / 308 ( 30 % )     ; 0 / 308 ( 0 % )       ; 149 / 308 ( 48 % )             ; 0 / 308 ( 0 % )                ;
; DSP block                                                   ; 12 / 66 ( 18 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ; 0 / 66 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 1 / 104 ( < 1 % )     ; 0 / 104 ( 0 % )       ; 0 / 104 ( 0 % )                ; 8 / 104 ( 7 % )                ;
; Impedance control block                                     ; 1 / 3 ( 33 % )        ; 0 / 3 ( 0 % )         ; 0 / 3 ( 0 % )                  ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 896 ( 0 % )       ; 0 / 896 ( 0 % )       ; 0 / 896 ( 0 % )                ; 66 / 896 ( 7 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )                ; 16 / 272 ( 5 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )                ; 45 / 272 ( 16 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ; 20 / 288 ( 6 % )               ;
; Impedance logic block                                       ; 1 / 10 ( 10 % )       ; 0 / 10 ( 0 % )        ; 0 / 10 ( 0 % )                 ; 2 / 10 ( 20 % )                ;
; DQS pin delay chain                                         ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 2 / 16 ( 12 % )                ;
; DQS pin enable control                                      ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 2 / 16 ( 12 % )                ;
; Delay chain                                                 ; 0 / 880 ( 0 % )       ; 0 / 880 ( 0 % )       ; 0 / 880 ( 0 % )                ; 62 / 880 ( 7 % )               ;
; Pin configuration                                           ; 0 / 256 ( 0 % )       ; 0 / 256 ( 0 % )       ; 0 / 256 ( 0 % )                ; 20 / 256 ( 7 % )               ;
; DQS pin configuration                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 2 / 16 ( 12 % )                ;
; Signal Splitter                                             ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )                ; 3 / 272 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 32 ( 0 % )        ; 0 / 32 ( 0 % )        ; 0 / 32 ( 0 % )                 ; 4 / 32 ( 12 % )                ;
; Clock Phase Select                                          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 11 / 112 ( 9 % )               ;
; PHY Clock Buffer                                            ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 2 / 16 ( 12 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )                ; 16 / 272 ( 5 % )               ;
; LFIFO                                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 2 / 16 ( 12 % )                ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )                ; 16 / 272 ( 5 % )               ;
; PLL DLL Output                                              ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; PLL LVDS Output                                             ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ; 2 / 8 ( 25 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ; 10 / 36 ( 27 % )               ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                 ;
; VFIFO                                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 2 / 16 ( 12 % )                ;
;                                                             ;                       ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 8712                  ; 280                   ; 3217                           ; 327                            ;
;     -- Registered Input Connections                         ; 7788                  ; 173                   ; 2390                           ; 0                              ;
;     -- Output Connections                                   ; 659                   ; 995                   ; 35                             ; 10847                          ;
;     -- Registered Output Connections                        ; 292                   ; 853                   ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 72877                 ; 2532                  ; 16634                          ; 13352                          ;
;     -- Registered Connections                               ; 38761                 ; 1855                  ; 12688                          ; 50                             ;
;                                                             ;                       ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Top                                                  ; 18                    ; 654                   ; 298                            ; 8401                           ;
;     -- sld_hub:auto_hub                                     ; 654                   ; 22                    ; 378                            ; 221                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 298                   ; 378                   ; 64                             ; 2512                           ;
;     -- hard_block:auto_generated_inst                       ; 8401                  ; 221                   ; 2512                           ; 40                             ;
;                                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 121                   ; 243                   ; 516                            ; 339                            ;
;     -- Output Ports                                         ; 227                   ; 260                   ; 313                            ; 131                            ;
;     -- Bidir Ports                                          ; 29                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 156                            ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 160                   ; 299                            ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 29                    ; 11                             ; 18                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 65                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 21                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 188                   ; 153                            ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 193                   ; 167                            ; 146                            ;
;     -- Output Ports with no Fanout                          ; 0                     ; 152                   ; 301                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                               ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name                      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AD1_MISO                  ; E10   ; 7A       ; 34           ; 45           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; --                        ; User                 ; no        ;
; AD2_MISO                  ; A14   ; 7A       ; 38           ; 45           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; --                        ; User                 ; no        ;
; K64_ALE                   ; B3    ; 8A       ; 18           ; 45           ; 34           ; 11                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; K64_CLK                   ; A3    ; 8A       ; 18           ; 45           ; 51           ; 8                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; K64_CS0                   ; B7    ; 8A       ; 16           ; 45           ; 40           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; K64_RW                    ; B6    ; 8A       ; 16           ; 45           ; 57           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; clk_in1                   ; P9    ; 3B       ; 29           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; clk_in2                   ; N11   ; 4A       ; 38           ; 0            ; 0            ; 6                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
; clk_in3                   ; F11   ; 7A       ; 38           ; 45           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; k64_spi_din               ; C9    ; 7A       ; 32           ; 45           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; key                       ; G1    ; 2A       ; 0            ; 19           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; oct_rzqin                 ; R15   ; 4A       ; 33           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
; termination_blk0~_rzq_pad ; N15   ; 5A       ; 54           ; 14           ; 77           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; uart_rx                   ; H4    ; 2A       ; 0            ; 20           ; 20           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                       ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; A7K          ; N3    ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD1_CS       ; A13   ; 7A       ; 36           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD1_MOSI     ; E9    ; 7A       ; 34           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD1_SCLK     ; A12   ; 7A       ; 36           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD2_CS       ; A15   ; 7A       ; 38           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD2_MOSI     ; D11   ; 7A       ; 36           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AD2_SCLK     ; C11   ; 7A       ; 36           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_FPGA0    ; F3    ; 2A       ; 0            ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED_FPGA1    ; F4    ; 2A       ; 0            ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; clk_out1     ; K14   ; 5A       ; 54           ; 14           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; clk_out2     ; H5    ; 2A       ; 0            ; 20           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; clk_out3     ; H3    ; 2A       ; 0            ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; clk_out4     ; G15   ; 5A       ; 54           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; clk_out5     ; F2    ; 2A       ; 0            ; 20           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ds3231_scl   ; K5    ; 2A       ; 0            ; 18           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; k64_spi_clk  ; B12   ; 7A       ; 34           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; k64_spi_cs   ; B11   ; 7A       ; 34           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; k64_spi_dout ; C10   ; 7A       ; 32           ; 45           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[0]     ; R11   ; 3B       ; 25           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[10]    ; P8    ; 3B       ; 23           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[11]    ; T14   ; 4A       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[12]    ; T7    ; 3B       ; 24           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[13]    ; R14   ; 4A       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[1]     ; T15   ; 4A       ; 33           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[2]     ; R10   ; 3B       ; 29           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[3]     ; P14   ; 4A       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[4]     ; T4    ; 3B       ; 23           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[5]     ; P16   ; 4A       ; 33           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[6]     ; T12   ; 3B       ; 25           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[7]     ; R16   ; 4A       ; 33           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[8]     ; T10   ; 3B       ; 29           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_a[9]     ; M8    ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ba[0]    ; M10   ; 4A       ; 34           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ba[1]    ; T13   ; 3B       ; 25           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ba[2]    ; R12   ; 3B       ; 25           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_cas_n    ; D14   ; 5B       ; 54           ; 21           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ck[0]    ; M11   ; 4A       ; 36           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ck_n[0]  ; M12   ; 4A       ; 36           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_cke      ; R7    ; 3B       ; 23           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_cs_n     ; M13   ; 4A       ; 34           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_dm[0]    ; H16   ; 5A       ; 54           ; 15           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_dm[1]    ; F15   ; 5B       ; 54           ; 21           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_odt      ; L10   ; 4A       ; 34           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ras_n    ; L9    ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_reset_n  ; N14   ; 4A       ; 34           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_we_n     ; P13   ; 4A       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15                         ; Default          ; Series 34 Ohm with Calibration    ; termination_blk0                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_tx      ; E2    ; 2A       ; 0            ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                              ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                       ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                           ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; K64_AD[0]    ; A10   ; 7A       ; 32           ; 45           ; 91           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                              ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; microchip_interact:U5|flexbus:U1|K64_AD~8 (inverted)                                                                                                                                                                                                                          ;
; K64_AD[1]    ; C3    ; 8A       ; 16           ; 45           ; 74           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                              ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; microchip_interact:U5|flexbus:U1|K64_AD~8 (inverted)                                                                                                                                                                                                                          ;
; K64_AD[2]    ; C4    ; 8A       ; 16           ; 45           ; 91           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                              ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; microchip_interact:U5|flexbus:U1|K64_AD~8 (inverted)                                                                                                                                                                                                                          ;
; K64_AD[3]    ; A8    ; 8A       ; 22           ; 45           ; 34           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                              ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; microchip_interact:U5|flexbus:U1|K64_AD~8 (inverted)                                                                                                                                                                                                                          ;
; K64_AD[4]    ; A9    ; 8A       ; 22           ; 45           ; 51           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                              ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; microchip_interact:U5|flexbus:U1|K64_AD~8 (inverted)                                                                                                                                                                                                                          ;
; K64_AD[5]    ; B8    ; 8A       ; 20           ; 45           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                              ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; microchip_interact:U5|flexbus:U1|K64_AD~8 (inverted)                                                                                                                                                                                                                          ;
; K64_AD[6]    ; A7    ; 8A       ; 20           ; 45           ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                              ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; microchip_interact:U5|flexbus:U1|K64_AD~8 (inverted)                                                                                                                                                                                                                          ;
; K64_AD[7]    ; D8    ; 8A       ; 18           ; 45           ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                              ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; microchip_interact:U5|flexbus:U1|K64_AD~8 (inverted)                                                                                                                                                                                                                          ;
; ds3231_sda   ; J1    ; 2A       ; 0            ; 18           ; 77           ; 14                    ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                              ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; sys_control:U0|ds3231_i2c:ds3231_i2c|sda~2 (inverted)                                                                                                                                                                                                                         ;
; mem_dq[0]    ; G16   ; 5A       ; 54           ; 16           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[10]   ; D13   ; 5B       ; 54           ; 19           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[11]   ; E16   ; 5B       ; 54           ; 18           ; 77           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[12]   ; C15   ; 5B       ; 54           ; 20           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[13]   ; D16   ; 5B       ; 54           ; 18           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[14]   ; E12   ; 5B       ; 54           ; 19           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[15]   ; C16   ; 5B       ; 54           ; 19           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[1]    ; L15   ; 5A       ; 54           ; 15           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dq[2]    ; J16   ; 5A       ; 54           ; 15           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[3]    ; J14   ; 5A       ; 54           ; 17           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[4]    ; K15   ; 5A       ; 54           ; 17           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[5]    ; N16   ; 5A       ; 54           ; 14           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[6]    ; K16   ; 5A       ; 54           ; 17           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[7]    ; L14   ; 5A       ; 54           ; 15           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[8]    ; B16   ; 5B       ; 54           ; 19           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[9]    ; F14   ; 5B       ; 54           ; 21           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dqs[0]   ; K12   ; 5A       ; 54           ; 16           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs[1]   ; H13   ; 5B       ; 54           ; 20           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs_n[0] ; J12   ; 5A       ; 54           ; 16           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; mem_dqs_n[1] ; G13   ; 5B       ; 54           ; 20           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 10 / 16 ( 63 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 1 / 16 ( 6 % )   ; 1.5V          ; --           ; 2.5V          ;
; 3B       ; 13 / 16 ( 81 % ) ; 1.5V          ; --           ; 2.5V          ;
; 4A       ; 15 / 16 ( 94 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 5A       ; 14 / 16 ( 88 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 5B       ; 12 / 16 ( 75 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 16 ( 88 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                   ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; A2       ;            ;          ; DNU                             ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; A3       ; 262        ; 8A       ; K64_CLK                         ; input  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 258        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 256        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; A7       ; 257        ; 8A       ; K64_AD[6]                       ; bidir  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 252        ; 8A       ; K64_AD[3]                       ; bidir  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 254        ; 8A       ; K64_AD[4]                       ; bidir  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 250        ; 7A       ; K64_AD[0]                       ; bidir  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A11      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; AD1_SCLK                        ; output ; 3.3-V LVCMOS                    ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 240        ; 7A       ; AD1_CS                          ; output ; 3.3-V LVCMOS                    ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 238        ; 7A       ; AD2_MISO                        ; input  ; 3.3-V LVCMOS                    ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 236        ; 7A       ; AD2_CS                          ; output ; 3.3-V LVCMOS                    ;         ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; DNU                             ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; B3       ; 260        ; 8A       ; K64_ALE                         ; input  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; B5       ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;         ; --           ;                 ; --       ; --           ;
; B6       ; 265        ; 8A       ; K64_RW                          ; input  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 263        ; 8A       ; K64_CS0                         ; input  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ; 255        ; 8A       ; K64_AD[5]                       ; bidir  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; B10      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 246        ; 7A       ; k64_spi_cs                      ; output ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 244        ; 7A       ; k64_spi_clk                     ; output ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ;            ; 7A       ; VREFB7AN0                       ; power  ;                                 ;         ; --           ;                 ; --       ; --           ;
; B14      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; B15      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; B16      ; 175        ; 5B       ; mem_dq[8]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; C3       ; 264        ; 8A       ; K64_AD[1]                       ; bidir  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; C4       ; 266        ; 8A       ; K64_AD[2]                       ; bidir  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V    ; --           ;                 ; --       ; --           ;
; C6       ;            ; --       ; VCCPGM                          ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; C8       ;            ;          ; DNU                             ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; C9       ; 249        ; 7A       ; k64_spi_din                     ; input  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 247        ; 7A       ; k64_spi_dout                    ; output ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ; 241        ; 7A       ; AD2_SCLK                        ; output ; 3.3-V LVCMOS                    ;         ; Column I/O   ; Y               ; no       ; Off          ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; C13      ;            ;          ; DNU                             ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; C14      ; 202        ; 7A       ; ^GND                            ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; C15      ; 181        ; 5B       ; mem_dq[12]                      ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; C16      ; 177        ; 5B       ; mem_dq[15]                      ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ; 286        ; 9A       ; ^nSTATUS                        ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; D2       ; 288        ; 9A       ; ^MSEL2                          ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; D3       ; 290        ; 9A       ; ^nCONFIG                        ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; D4       ; 292        ; 9A       ; ^GND                            ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; D6       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; D7       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 259        ; 8A       ; K64_AD[7]                       ; bidir  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; D10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; D11      ; 239        ; 7A       ; AD2_MOSI                        ; output ; 3.3-V LVCMOS                    ;         ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; D13      ; 176        ; 5B       ; mem_dq[10]                      ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; D14      ; 183        ; 5B       ; mem_cas_n                       ; output ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; D15      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; D16      ; 173        ; 5B       ; mem_dq[13]                      ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ; 287        ; 9A       ; ^nCE                            ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; 2A       ; uart_tx                         ; output ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; E3       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; E4       ; 285        ; 9A       ; ^MSEL1                          ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; E5       ; 283        ; 9A       ; ^MSEL0                          ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; E6       ; 289        ; 9A       ; ^MSEL3                          ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; E7       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; E9       ; 245        ; 7A       ; AD1_MOSI                        ; output ; 3.3-V LVCMOS                    ;         ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ; 243        ; 7A       ; AD1_MISO                        ; input  ; 3.3-V LVCMOS                    ;         ; Column I/O   ; Y               ; no       ; Off          ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; E12      ; 174        ; 5B       ; mem_dq[14]                      ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; E13      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; E14      ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ; 0.75V   ; --           ;                 ; --       ; --           ;
; E15      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; E16      ; 171        ; 5B       ; mem_dq[11]                      ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; F1       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; F2       ; 23         ; 2A       ; clk_out5                        ; output ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; F3       ; 16         ; 2A       ; LED_FPGA0                       ; output ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; F4       ; 18         ; 2A       ; LED_FPGA1                       ; output ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; F5       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; F6       ; 291        ; 9A       ; ^MSEL4                          ;        ;                                 ;         ; --           ;                 ; --       ; --           ;
; F7       ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; F8       ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; F9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; F10      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 235        ; 7A       ; clk_in3                         ; input  ; 3.3-V LVTTL                     ;         ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; F13      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; F14      ; 182        ; 5B       ; mem_dq[9]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; F15      ; 184        ; 5B       ; mem_dm[1]                       ; output ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; G1       ; 24         ; 2A       ; key                             ; input  ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; G2       ; 26         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; G3       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; G6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; G9       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; G10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; G12      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; G13      ; 180        ; 5B       ; mem_dqs_n[1]                    ; bidir  ; Differential 1.5-V SSTL Class I ;         ; Row I/O      ; Y               ; no       ; Off          ;
; G14      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; G15      ; 162        ; 5A       ; clk_out4                        ; output ; 1.5 V                           ;         ; Row I/O      ; Y               ; no       ; Off          ;
; G16      ; 164        ; 5A       ; mem_dq[0]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ; 29         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; H2       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; H3       ; 19         ; 2A       ; clk_out3                        ; output ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; H4       ; 20         ; 2A       ; uart_rx                         ; input  ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; H5       ; 22         ; 2A       ; clk_out2                        ; output ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; H6       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; H11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; H13      ; 178        ; 5B       ; mem_dqs[1]                      ; bidir  ; Differential 1.5-V SSTL Class I ;         ; Row I/O      ; Y               ; no       ; Off          ;
; H14      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; H15      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; H16      ; 158        ; 5A       ; mem_dm[0]                       ; output ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; J1       ; 31         ; 2A       ; ds3231_sda                      ; bidir  ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; J2       ; 25         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; J3       ; 27         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; J4       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; J8       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; J10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; J12      ; 165        ; 5A       ; mem_dqs_n[0]                    ; bidir  ; Differential 1.5-V SSTL Class I ;         ; Row I/O      ; Y               ; no       ; Off          ;
; J13      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; J14      ; 166        ; 5A       ; mem_dq[3]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; J15      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; J16      ; 160        ; 5A       ; mem_dq[2]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;         ; Weak Pull Up ;                 ; --       ; On           ;
; K2       ;            ; 2A       ; VREFB2AN0                       ; power  ;                                 ;         ; --           ;                 ; --       ; --           ;
; K3       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; K4       ; 28         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; K5       ; 30         ; 2A       ; ds3231_scl                      ; output ; 3.3-V LVTTL                     ;         ; Row I/O      ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; K7       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; K9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; K12      ; 163        ; 5A       ; mem_dqs[0]                      ; bidir  ; Differential 1.5-V SSTL Class I ;         ; Row I/O      ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; K14      ; 157        ; 5A       ; clk_out1                        ; output ; 1.5 V                           ;         ; Row I/O      ; Y               ; no       ; Off          ;
; K15      ; 167        ; 5A       ; mem_dq[4]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; K16      ; 169        ; 5A       ; mem_dq[6]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; L1       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; L2       ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;         ; Weak Pull Up ;                 ; --       ; On           ;
; L3       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;         ; Weak Pull Up ;                 ; --       ; On           ;
; L4       ; 54         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V                           ;         ; --           ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; L6       ; 50         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V                           ;         ; --           ; N               ; no       ; Off          ;
; L7       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; L8       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V    ; --           ;                 ; --       ; --           ;
; L9       ; 96         ; 3B       ; mem_ras_n                       ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ; 112        ; 4A       ; mem_odt                         ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; L13      ; 155        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Row I/O      ;                 ; no       ; On           ;
; L14      ; 159        ; 5A       ; mem_dq[7]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; L15      ; 161        ; 5A       ; mem_dq[1]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; L16      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; M1       ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;         ; Weak Pull Up ;                 ; --       ; On           ;
; M2       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;         ; Weak Pull Up ;                 ; --       ; On           ;
; M3       ; 52         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V                           ;         ; --           ; N               ; no       ; Off          ;
; M4       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; M5       ; 56         ; 3A       ; ^DCLK                           ;        ;                                 ;         ; Weak Pull Up ;                 ; --       ; On           ;
; M6       ; 48         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V                           ;         ; --           ; N               ; no       ; Off          ;
; M7       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 94         ; 3B       ; mem_a[9]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; M9       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; M10      ; 110        ; 4A       ; mem_ba[0]                       ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; M11      ; 117        ; 4A       ; mem_ck[0]                       ; output ; Differential 1.5-V SSTL Class I ;         ; Column I/O   ; Y               ; no       ; Off          ;
; M12      ; 115        ; 4A       ; mem_ck_n[0]                     ; output ; Differential 1.5-V SSTL Class I ;         ; Column I/O   ; Y               ; no       ; Off          ;
; M13      ; 111        ; 4A       ; mem_cs_n                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; M16      ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ; 0.75V   ; --           ;                 ; --       ; --           ;
; N1       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; N2       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; N3       ; 68         ; 3A       ; A7K                             ; output ; 1.5 V                           ;         ; Column I/O   ; Y               ; no       ; Off          ;
; N4       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; N5       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; N6       ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; N7       ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; N8       ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; N9       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; N10      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; N11      ; 120        ; 4A       ; clk_in2                         ; input  ; SSTL-15                         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; N12      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; N13      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V    ; --           ;                 ; --       ; --           ;
; N14      ; 113        ; 4A       ; mem_reset_n                     ; output ; 1.5 V                           ;         ; Column I/O   ; Y               ; no       ; Off          ;
; N15      ; 154        ; 5A       ; termination_blk0~_rzq_pad       ; input  ; 1.5 V                           ;         ; Row I/O      ; N               ; no       ; Off          ;
; N16      ; 156        ; 5A       ; mem_dq[5]                       ; bidir  ; SSTL-15 Class I                 ;         ; Row I/O      ; Y               ; no       ; Off          ;
; P1       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; P2       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; P3       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; P4       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCPGM                          ; power  ;                                 ; 3.3V    ; --           ;                 ; --       ; --           ;
; P7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 93         ; 3B       ; mem_a[10]                       ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; P9       ; 104        ; 3B       ; clk_in1                         ; input  ; 1.5 V                           ;         ; Column I/O   ; Y               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; P11      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; P12      ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ; 0.75V   ; --           ;                 ; --       ; --           ;
; P13      ; 116        ; 4A       ; mem_we_n                        ; output ; SSTL-15                         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; P14      ; 114        ; 4A       ; mem_a[3]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; P15      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; P16      ; 108        ; 4A       ; mem_a[5]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; R1       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; R2       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; R3       ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; R4       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; R5       ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;         ; --           ;                 ; --       ; --           ;
; R6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 91         ; 3B       ; mem_cke                         ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; R9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 105        ; 3B       ; mem_a[2]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 98         ; 3B       ; mem_a[0]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 100        ; 3B       ; mem_ba[2]                       ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; R14      ; 121        ; 4A       ; mem_a[13]                       ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; R15      ; 106        ; 4A       ; oct_rzqin                       ; input  ; SSTL-15                         ;         ; Column I/O   ; Y               ; no       ; Off          ;
; R16      ; 109        ; 4A       ; mem_a[7]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; T2       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; T3       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; T4       ; 92         ; 3B       ; mem_a[4]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; T5       ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; T6       ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
; T7       ; 95         ; 3B       ; mem_a[12]                       ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;         ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;         ; --           ;                 ; --       ; --           ;
; T10      ; 103        ; 3B       ; mem_a[8]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V    ; --           ;                 ; --       ; --           ;
; T12      ; 99         ; 3B       ; mem_a[6]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 101        ; 3B       ; mem_ba[1]                       ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ; 119        ; 4A       ; mem_a[11]                       ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; T15      ; 107        ; 4A       ; mem_a[1]                        ; output ; SSTL-15 Class I                 ;         ; Column I/O   ; Y               ; no       ; Off          ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;         ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                ; Location      ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+--------------------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X54_Y3_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+--------------------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                               ; Removed Component                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                  ;
;  signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER                                                                                                                                       ;                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                              ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll1~PLL_OUTPUT_COUNTER                                                                                                                                           ;
; PHY Clock Buffers                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                  ;
;  signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                              ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; clk_out1     ; Missing drive strength and slew rate ;
; clk_out2     ; Missing drive strength and slew rate ;
; clk_out3     ; Missing drive strength and slew rate ;
; clk_out4     ; Missing drive strength and slew rate ;
; clk_out5     ; Missing drive strength and slew rate ;
; ds3231_scl   ; Missing drive strength and slew rate ;
; mem_reset_n  ; Missing drive strength and slew rate ;
; k64_spi_cs   ; Missing drive strength and slew rate ;
; k64_spi_clk  ; Missing drive strength and slew rate ;
; k64_spi_dout ; Missing drive strength and slew rate ;
; LED_FPGA0    ; Missing drive strength and slew rate ;
; LED_FPGA1    ; Missing drive strength and slew rate ;
; uart_tx      ; Missing drive strength and slew rate ;
; AD1_CS       ; Missing drive strength and slew rate ;
; AD1_SCLK     ; Missing drive strength and slew rate ;
; AD1_MOSI     ; Missing drive strength and slew rate ;
; AD2_CS       ; Missing drive strength and slew rate ;
; AD2_SCLK     ; Missing drive strength and slew rate ;
; AD2_MOSI     ; Missing drive strength and slew rate ;
; mem_a[0]     ; Missing slew rate                    ;
; mem_a[1]     ; Missing slew rate                    ;
; mem_a[2]     ; Missing slew rate                    ;
; mem_a[3]     ; Missing slew rate                    ;
; mem_a[4]     ; Missing slew rate                    ;
; mem_a[5]     ; Missing slew rate                    ;
; mem_a[6]     ; Missing slew rate                    ;
; mem_a[7]     ; Missing slew rate                    ;
; mem_a[8]     ; Missing slew rate                    ;
; mem_a[9]     ; Missing slew rate                    ;
; mem_a[10]    ; Missing slew rate                    ;
; mem_a[11]    ; Missing slew rate                    ;
; mem_a[12]    ; Missing slew rate                    ;
; mem_a[13]    ; Missing slew rate                    ;
; mem_ba[0]    ; Missing slew rate                    ;
; mem_ba[1]    ; Missing slew rate                    ;
; mem_ba[2]    ; Missing slew rate                    ;
; mem_cke      ; Missing drive strength and slew rate ;
; mem_cs_n     ; Missing drive strength and slew rate ;
; mem_ras_n    ; Missing drive strength and slew rate ;
; mem_cas_n    ; Missing slew rate                    ;
; mem_we_n     ; Missing drive strength and slew rate ;
; mem_odt      ; Missing drive strength and slew rate ;
; A7K          ; Missing drive strength and slew rate ;
; K64_AD[0]    ; Missing drive strength and slew rate ;
; K64_AD[1]    ; Missing drive strength and slew rate ;
; K64_AD[2]    ; Missing drive strength and slew rate ;
; K64_AD[3]    ; Missing drive strength and slew rate ;
; K64_AD[4]    ; Missing drive strength and slew rate ;
; K64_AD[5]    ; Missing drive strength and slew rate ;
; K64_AD[6]    ; Missing drive strength and slew rate ;
; K64_AD[7]    ; Missing drive strength and slew rate ;
; ds3231_sda   ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                          ;                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                          ; Integer PLL                ;
;     -- PLL Location                                                                                                                      ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                           ; none                       ;
;     -- PLL Bandwidth                                                                                                                     ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                           ; 600000 to 300000 Hz        ;
;     -- Reference Clock Frequency                                                                                                         ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                        ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                 ; 1190.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                 ; 25.210085 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                 ; 67.226890 MHz              ;
;     -- PLL Enable                                                                                                                        ; On                         ;
;     -- PLL Fractional Division                                                                                                           ; N/A                        ;
;     -- M Counter                                                                                                                         ; 119                        ;
;     -- N Counter                                                                                                                         ; 5                          ;
;     -- PLL Refclk Select                                                                                                                 ;                            ;
;             -- PLL Refclk Select Location                                                                                                ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                        ; clk_1                      ;
;             -- PLL Reference Clock Input 1 source                                                                                        ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                           ; N/A                        ;
;             -- CORECLKIN source                                                                                                          ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                        ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                         ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                          ; N/A                        ;
;             -- CLKIN(0) source                                                                                                           ; N/A                        ;
;             -- CLKIN(1) source                                                                                                           ; clk_in1~input              ;
;             -- CLKIN(2) source                                                                                                           ; N/A                        ;
;             -- CLKIN(3) source                                                                                                           ; N/A                        ;
;     -- PLL Output Counter                                                                                                                ;                            ;
;         -- sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 17.0 MHz                   ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y3_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                 ; 70                         ;
;             -- C Counter PH Mux PRST                                                                                                     ; 0                          ;
;             -- C Counter PRST                                                                                                            ; 1                          ;
;         -- sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 24.791666 MHz              ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y1_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                 ; 48                         ;
;             -- C Counter PH Mux PRST                                                                                                     ; 0                          ;
;             -- C Counter PRST                                                                                                            ; 1                          ;
;         -- sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|general[7].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 49.583333 MHz              ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y0_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                 ; 24                         ;
;             -- C Counter PH Mux PRST                                                                                                     ; 0                          ;
;             -- C Counter PRST                                                                                                            ; 1                          ;
;         -- sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 7.0 MHz                    ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y2_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                 ; 170                        ;
;             -- C Counter PH Mux PRST                                                                                                     ; 0                          ;
;             -- C Counter PRST                                                                                                            ; 1                          ;
;                                                                                                                                          ;                            ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll1~FRACTIONAL_PLL                       ;                            ;
;     -- PLL Type                                                                                                                          ; Integer PLL                ;
;     -- PLL Location                                                                                                                      ; FRACTIONALPLL_X54_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                           ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                     ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                           ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                         ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                        ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                 ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                 ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                 ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                        ; On                         ;
;     -- PLL Fractional Division                                                                                                           ; N/A                        ;
;     -- M Counter                                                                                                                         ; 12                         ;
;     -- N Counter                                                                                                                         ; 2                          ;
;     -- PLL Refclk Select                                                                                                                 ;                            ;
;             -- PLL Refclk Select Location                                                                                                ; PLLREFCLKSELECT_X54_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                        ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                        ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                           ; N/A                        ;
;             -- CORECLKIN source                                                                                                          ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                        ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                         ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                          ; N/A                        ;
;             -- CLKIN(0) source                                                                                                           ; clk_in2~input              ;
;             -- CLKIN(1) source                                                                                                           ; N/A                        ;
;             -- CLKIN(2) source                                                                                                           ; N/A                        ;
;             -- CLKIN(3) source                                                                                                           ; N/A                        ;
;     -- PLL Output Counter                                                                                                                ;                            ;
;         -- signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll4~PLL_OUTPUT_COUNTER        ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 150.0 MHz                  ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X54_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 247.500000 degrees         ;
;             -- C Counter                                                                                                                 ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                     ; 3                          ;
;             -- C Counter PRST                                                                                                            ; 2                          ;
;         -- signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll7~PLL_OUTPUT_COUNTER        ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 25.0 MHz                   ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X54_Y6_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                 ; 12                         ;
;             -- C Counter PH Mux PRST                                                                                                     ; 0                          ;
;             -- C Counter PRST                                                                                                            ; 1                          ;
;         -- signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll6~PLL_OUTPUT_COUNTER        ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X54_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                 ; 6                          ;
;             -- C Counter PH Mux PRST                                                                                                     ; 0                          ;
;             -- C Counter PRST                                                                                                            ; 1                          ;
;         -- signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER    ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 300.0 MHz                  ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X54_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                 ; 1                          ;
;             -- C Counter PH Mux PRST                                                                                                     ; 0                          ;
;             -- C Counter PRST                                                                                                            ; 1                          ;
;         -- signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll3~PLL_OUTPUT_COUNTER        ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 300.0 MHz                  ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X54_Y1_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 270.000000 degrees         ;
;             -- C Counter                                                                                                                 ; 1                          ;
;             -- C Counter PH Mux PRST                                                                                                     ; 6                          ;
;             -- C Counter PRST                                                                                                            ; 1                          ;
;         -- signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER    ;                            ;
;             -- Output Clock Frequency                                                                                                    ; 150.0 MHz                  ;
;             -- Output Clock Location                                                                                                     ; PLLOUTPUTCOUNTER_X54_Y3_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                    ; Off                        ;
;             -- Duty Cycle                                                                                                                ; 50.0000                    ;
;             -- Phase Shift                                                                                                               ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                 ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                     ; 0                          ;
;             -- C Counter PRST                                                                                                            ; 1                          ;
;                                                                                                                                          ;                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------+
; Compilation Hierarchy Node                                                                                                                             ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                                          ; Library Name          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------+
; |top                                                                                                                                                   ; 6724.5 (0.5)         ; 8279.0 (0.5)                     ; 1596.5 (0.0)                                      ; 42.0 (0.0)                       ; 190.0 (0.0)          ; 10919 (1)           ; 10245 (0)                 ; 136 (136)     ; 1758704           ; 243   ; 12         ; 90   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; top                                                                  ; work                  ;
;    |microchip_interact:U5|                                                                                                                             ; 277.8 (0.0)          ; 318.2 (0.0)                      ; 43.0 (0.0)                                        ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 492 (0)             ; 299 (0)                   ; 0 (0)         ; 21504             ; 6     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5                                                                                                                                                                                                                                                                                                                                                                                                                                            ; microchip_interact                                                   ; work                  ;
;       |K64_SPI:U2|                                                                                                                                     ; 31.5 (31.5)          ; 32.0 (32.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|K64_SPI:U2                                                                                                                                                                                                                                                                                                                                                                                                                                 ; K64_SPI                                                              ; work                  ;
;       |flexbus:U1|                                                                                                                                     ; 246.3 (185.9)        ; 286.2 (191.9)                    ; 42.5 (8.5)                                        ; 2.6 (2.5)                        ; 0.0 (0.0)            ; 436 (331)           ; 267 (83)                  ; 0 (0)         ; 21504             ; 6     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; flexbus                                                              ; work                  ;
;          |ads_to_flex_fifo:Buf1|                                                                                                                       ; 13.8 (0.0)           ; 14.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 21 (0)                    ; 0 (0)         ; 5120              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1                                                                                                                                                                                                                                                                                                                                                                                                           ; ads_to_flex_fifo                                                     ; work                  ;
;             |scfifo:scfifo_component|                                                                                                                  ; 13.8 (0.0)           ; 14.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 21 (0)                    ; 0 (0)         ; 5120              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                   ; scfifo                                                               ; work                  ;
;                |scfifo_al91:auto_generated|                                                                                                            ; 13.8 (0.0)           ; 14.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 21 (0)                    ; 0 (0)         ; 5120              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; scfifo_al91                                                          ; work                  ;
;                   |a_dpfifo_ir91:dpfifo|                                                                                                               ; 13.8 (0.8)           ; 14.5 (1.0)                       ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (2)              ; 21 (0)                    ; 0 (0)         ; 5120              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo                                                                                                                                                                                                                                                                                                                                   ; a_dpfifo_ir91                                                        ; work                  ;
;                      |a_fefifo_b6f:fifo_state|                                                                                                         ; 7.0 (4.0)            ; 7.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (7)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|a_fefifo_b6f:fifo_state                                                                                                                                                                                                                                                                                                           ; a_fefifo_b6f                                                         ; work                  ;
;                         |cntr_vg7:count_usedw|                                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|a_fefifo_b6f:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                                      ; cntr_vg7                                                             ; work                  ;
;                      |altsyncram_2rs1:FIFOram|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|altsyncram_2rs1:FIFOram                                                                                                                                                                                                                                                                                                           ; altsyncram_2rs1                                                      ; work                  ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                                             ; cntr_jgb                                                             ; work                  ;
;                      |cntr_jgb:wr_ptr|                                                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                                                   ; cntr_jgb                                                             ; work                  ;
;          |ddr_after5_fifo:Buf3|                                                                                                                        ; 23.9 (0.0)           ; 41.3 (0.0)                       ; 17.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 83 (0)                    ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3                                                                                                                                                                                                                                                                                                                                                                                                            ; ddr_after5_fifo                                                      ; work                  ;
;             |dcfifo:dcfifo_component|                                                                                                                  ; 23.9 (0.0)           ; 41.3 (0.0)                       ; 17.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 83 (0)                    ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                    ; dcfifo                                                               ; work                  ;
;                |dcfifo_kkl1:auto_generated|                                                                                                            ; 23.9 (3.6)           ; 41.3 (12.2)                      ; 17.3 (8.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (7)              ; 83 (27)                   ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; dcfifo_kkl1                                                          ; work                  ;
;                   |a_graycounter_8ub:wrptr_g1p|                                                                                                        ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_8ub:wrptr_g1p                                                                                                                                                                                                                                                                                                                             ; a_graycounter_8ub                                                    ; work                  ;
;                   |a_graycounter_cg6:rdptr_g1p|                                                                                                        ; 6.8 (6.8)            ; 7.3 (7.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_cg6:rdptr_g1p                                                                                                                                                                                                                                                                                                                             ; a_graycounter_cg6                                                    ; work                  ;
;                   |alt_synch_pipe_g9l:rs_dgwp|                                                                                                         ; 2.3 (0.0)            ; 5.8 (0.0)                        ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                                                                                                                                              ; alt_synch_pipe_g9l                                                   ; work                  ;
;                      |dffpipe_1v8:dffpipe12|                                                                                                           ; 2.3 (2.3)            ; 5.8 (5.8)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                                                                                                                                                                        ; dffpipe_1v8                                                          ; work                  ;
;                   |alt_synch_pipe_h9l:ws_dgrp|                                                                                                         ; 1.2 (0.0)            ; 6.1 (0.0)                        ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                                                                                                                                              ; alt_synch_pipe_h9l                                                   ; work                  ;
;                      |dffpipe_2v8:dffpipe15|                                                                                                           ; 1.2 (1.2)            ; 6.1 (6.1)                        ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe15                                                                                                                                                                                                                                                                                                        ; dffpipe_2v8                                                          ; work                  ;
;                   |altsyncram_mia1:fifo_ram|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|altsyncram_mia1:fifo_ram                                                                                                                                                                                                                                                                                                                                ; altsyncram_mia1                                                      ; work                  ;
;                   |cmpr_0v5:rdempty_eq_comp|                                                                                                           ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|cmpr_0v5:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                ; cmpr_0v5                                                             ; work                  ;
;                   |cmpr_0v5:wrfull_eq_comp|                                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|cmpr_0v5:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                 ; cmpr_0v5                                                             ; work                  ;
;          |ddr_befor5_fifo:Buf2|                                                                                                                        ; 22.7 (0.0)           ; 38.6 (0.0)                       ; 16.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 80 (0)                    ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2                                                                                                                                                                                                                                                                                                                                                                                                            ; ddr_befor5_fifo                                                      ; work                  ;
;             |dcfifo:dcfifo_component|                                                                                                                  ; 22.7 (0.0)           ; 38.6 (0.0)                       ; 16.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 80 (0)                    ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                    ; dcfifo                                                               ; work                  ;
;                |dcfifo_kkl1:auto_generated|                                                                                                            ; 22.7 (3.9)           ; 38.6 (11.6)                      ; 16.0 (7.7)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 39 (7)              ; 80 (24)                   ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; dcfifo_kkl1                                                          ; work                  ;
;                   |a_graycounter_8ub:wrptr_g1p|                                                                                                        ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_8ub:wrptr_g1p                                                                                                                                                                                                                                                                                                                             ; a_graycounter_8ub                                                    ; work                  ;
;                   |a_graycounter_cg6:rdptr_g1p|                                                                                                        ; 6.7 (6.7)            ; 7.2 (7.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|a_graycounter_cg6:rdptr_g1p                                                                                                                                                                                                                                                                                                                             ; a_graycounter_cg6                                                    ; work                  ;
;                   |alt_synch_pipe_g9l:rs_dgwp|                                                                                                         ; 1.4 (0.0)            ; 5.0 (0.0)                        ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                                                                                                                                              ; alt_synch_pipe_g9l                                                   ; work                  ;
;                      |dffpipe_1v8:dffpipe12|                                                                                                           ; 1.4 (1.4)            ; 5.0 (5.0)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                                                                                                                                                                        ; dffpipe_1v8                                                          ; work                  ;
;                   |alt_synch_pipe_h9l:ws_dgrp|                                                                                                         ; 0.8 (0.0)            ; 4.9 (0.0)                        ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                                                                                                                                              ; alt_synch_pipe_h9l                                                   ; work                  ;
;                      |dffpipe_2v8:dffpipe15|                                                                                                           ; 0.8 (0.8)            ; 4.9 (4.9)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe15                                                                                                                                                                                                                                                                                                        ; dffpipe_2v8                                                          ; work                  ;
;                   |altsyncram_mia1:fifo_ram|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|altsyncram_mia1:fifo_ram                                                                                                                                                                                                                                                                                                                                ; altsyncram_mia1                                                      ; work                  ;
;                   |cmpr_0v5:rdempty_eq_comp|                                                                                                           ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|cmpr_0v5:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                ; cmpr_0v5                                                             ; work                  ;
;                   |cmpr_0v5:wrfull_eq_comp|                                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|cmpr_0v5:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                 ; cmpr_0v5                                                             ; work                  ;
;    |signal_detect:U3|                                                                                                                                  ; 629.0 (0.0)          ; 672.9 (0.0)                      ; 50.0 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 1116 (0)            ; 864 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; signal_detect                                                        ; work                  ;
;       |disconnect_detect:U2|                                                                                                                           ; 252.9 (116.6)        ; 270.7 (125.2)                    ; 17.8 (8.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 484 (212)           ; 320 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|disconnect_detect:U2                                                                                                                                                                                                                                                                                                                                                                                                                            ; disconnect_detect                                                    ; work                  ;
;          |timer:timer_Ch0|                                                                                                                             ; 34.5 (34.5)          ; 37.8 (37.8)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0                                                                                                                                                                                                                                                                                                                                                                                                            ; timer                                                                ; work                  ;
;          |timer:timer_Ch1|                                                                                                                             ; 33.8 (33.8)          ; 37.0 (37.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|disconnect_detect:U2|timer:timer_Ch1                                                                                                                                                                                                                                                                                                                                                                                                            ; timer                                                                ; work                  ;
;          |timer:timer_Ch2|                                                                                                                             ; 34.2 (34.2)          ; 34.4 (34.4)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2                                                                                                                                                                                                                                                                                                                                                                                                            ; timer                                                                ; work                  ;
;          |timer:timer_Ch3|                                                                                                                             ; 33.8 (33.8)          ; 36.3 (36.3)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3                                                                                                                                                                                                                                                                                                                                                                                                            ; timer                                                                ; work                  ;
;       |incident_process:U4|                                                                                                                            ; 16.2 (16.2)          ; 17.3 (17.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|incident_process:U4                                                                                                                                                                                                                                                                                                                                                                                                                             ; incident_process                                                     ; work                  ;
;       |shake_detect:U1|                                                                                                                                ; 323.9 (0.0)          ; 346.7 (0.0)                      ; 28.9 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 552 (0)             ; 445 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|shake_detect:U1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; shake_detect                                                         ; work                  ;
;          |zero_swing_detect:U2|                                                                                                                        ; 323.9 (0.0)          ; 346.7 (0.0)                      ; 28.9 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 552 (0)             ; 445 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|shake_detect:U1|zero_swing_detect:U2                                                                                                                                                                                                                                                                                                                                                                                                            ; zero_swing_detect                                                    ; work                  ;
;             |generate_alarm:U2|                                                                                                                        ; 111.1 (111.1)        ; 110.2 (110.2)                    ; 2.1 (2.1)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 232 (232)           ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2                                                                                                                                                                                                                                                                                                                                                                                          ; generate_alarm                                                       ; work                  ;
;             |search_pole:U1|                                                                                                                           ; 212.8 (212.8)        ; 236.6 (236.6)                    ; 26.8 (26.8)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 320 (320)           ; 332 (332)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1                                                                                                                                                                                                                                                                                                                                                                                             ; search_pole                                                          ; work                  ;
;       |trouble_detect:U3|                                                                                                                              ; 36.0 (36.0)          ; 38.3 (38.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_detect:U3|trouble_detect:U3                                                                                                                                                                                                                                                                                                                                                                                                                               ; trouble_detect                                                       ; work                  ;
;    |signal_process:U2|                                                                                                                                 ; 470.2 (0.0)          ; 539.5 (0.0)                      ; 69.3 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 852 (0)             ; 857 (0)                   ; 0 (0)         ; 300816            ; 44    ; 8          ; 0    ; 0            ; |top|signal_process:U2                                                                                                                                                                                                                                                                                                                                                                                                                                                ; signal_process                                                       ; work                  ;
;       |filter:U1|                                                                                                                                      ; 470.2 (0.0)          ; 539.5 (0.0)                      ; 69.3 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 852 (0)             ; 857 (0)                   ; 0 (0)         ; 300816            ; 44    ; 8          ; 0    ; 0            ; |top|signal_process:U2|filter:U1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; filter                                                               ; work                  ;
;          |filter_outersignal:filter_ads|                                                                                                               ; 470.2 (66.3)         ; 539.5 (102.0)                    ; 69.3 (35.7)                                       ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 852 (204)           ; 857 (134)                 ; 0 (0)         ; 300816            ; 44    ; 8          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads                                                                                                                                                                                                                                                                                                                                                                                                        ; filter_outersignal                                                   ; work                  ;
;             |filter_out_mult:filter_out_mult_ch0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch0                                                                                                                                                                                                                                                                                                                                                                    ; filter_out_mult                                                      ; work                  ;
;                |lpm_mult:lpm_mult_component|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ; lpm_mult                                                             ; work                  ;
;                   |mult_e8n:auto_generated|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch0|lpm_mult:lpm_mult_component|mult_e8n:auto_generated                                                                                                                                                                                                                                                                                                                ; mult_e8n                                                             ; work                  ;
;             |filter_out_mult:filter_out_mult_ch1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch1                                                                                                                                                                                                                                                                                                                                                                    ; filter_out_mult                                                      ; work                  ;
;                |lpm_mult:lpm_mult_component|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ; lpm_mult                                                             ; work                  ;
;                   |mult_e8n:auto_generated|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch1|lpm_mult:lpm_mult_component|mult_e8n:auto_generated                                                                                                                                                                                                                                                                                                                ; mult_e8n                                                             ; work                  ;
;             |filter_out_mult:filter_out_mult_ch2|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch2                                                                                                                                                                                                                                                                                                                                                                    ; filter_out_mult                                                      ; work                  ;
;                |lpm_mult:lpm_mult_component|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch2|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ; lpm_mult                                                             ; work                  ;
;                   |mult_e8n:auto_generated|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch2|lpm_mult:lpm_mult_component|mult_e8n:auto_generated                                                                                                                                                                                                                                                                                                                ; mult_e8n                                                             ; work                  ;
;             |filter_out_mult:filter_out_mult_ch3|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch3                                                                                                                                                                                                                                                                                                                                                                    ; filter_out_mult                                                      ; work                  ;
;                |lpm_mult:lpm_mult_component|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch3|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                                                                        ; lpm_mult                                                             ; work                  ;
;                   |mult_e8n:auto_generated|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch3|lpm_mult:lpm_mult_component|mult_e8n:auto_generated                                                                                                                                                                                                                                                                                                                ; mult_e8n                                                             ; work                  ;
;             |fir_2_10hz:fir_2_10hz_ch0|                                                                                                                ; 101.9 (0.0)          ; 109.0 (0.0)                      ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 181 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0                                                                                                                                                                                                                                                                                                                                                                              ; fir_2_10hz                                                           ; fir_2_10hz            ;
;                |fir_2_10hz_0002:fir_2_10hz_inst|                                                                                                       ; 101.9 (0.0)          ; 109.0 (0.0)                      ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 181 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst                                                                                                                                                                                                                                                                                                                                              ; fir_2_10hz_0002                                                      ; fir_2_10hz            ;
;                   |fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|                                                                                       ; 101.9 (0.0)          ; 109.0 (0.0)                      ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 181 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst                                                                                                                                                                                                                                                                                                 ; fir_2_10hz_0002_ast                                                  ; fir_2_10hz            ;
;                      |auk_dspip_avalon_streaming_source_hpfir:source|                                                                                  ; 9.5 (9.5)            ; 10.3 (10.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                                                                  ; auk_dspip_avalon_streaming_source_hpfir                              ; fir_2_10hz            ;
;                      |fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                       ; 92.4 (82.5)          ; 98.8 (83.5)                      ; 6.3 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (162)           ; 141 (126)                 ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                                                       ; fir_2_10hz_0002_rtl_core                                             ; fir_2_10hz            ;
;                         |altera_syncram:d_xIn_0_15_mem_dmem|                                                                                           ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem                                                                                                                                                                                                    ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_j914:auto_generated|                                                                                        ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated                                                                                                                                                                 ; altera_syncram_j914                                                  ; work                  ;
;                               |altsyncram_kmb4:altsyncram1|                                                                                            ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1                                                                                                                                     ; altsyncram_kmb4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem                                                                                                                                                                                              ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_2454:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated                                                                                                                                                           ; altera_syncram_2454                                                  ; work                  ;
;                               |altsyncram_e2d4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated|altsyncram_e2d4:altsyncram1                                                                                                                               ; altsyncram_e2d4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                                                            ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_6lv3:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated                                                                                                                                                         ; altera_syncram_6lv3                                                  ; work                  ;
;                               |altsyncram_72a4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated|altsyncram_72a4:altsyncram1                                                                                                                             ; altsyncram_72a4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem                                                                                                                                                                            ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_uq64:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated                                                                                                                                         ; altera_syncram_uq64                                                  ; work                  ;
;                               |altsyncram_ape4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated|altsyncram_ape4:altsyncram1                                                                                                             ; altsyncram_ape4                                                      ; work                  ;
;                         |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15|                                                                                 ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15                                                                                                                                                                                          ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                         ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                         ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_16|                                                                                         ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_memread_q_13|                                                                                         ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_memread_q_14|                                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:u0_m0_wo0_compute|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                                                         ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:u0_m0_wo0_memread|                                                                                                ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                                                         ; dspba_delay                                                          ; fir_2_10hz            ;
;             |fir_2_10hz:fir_2_10hz_ch1|                                                                                                                ; 101.2 (0.0)          ; 108.5 (0.0)                      ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 183 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1                                                                                                                                                                                                                                                                                                                                                                              ; fir_2_10hz                                                           ; fir_2_10hz            ;
;                |fir_2_10hz_0002:fir_2_10hz_inst|                                                                                                       ; 101.2 (0.0)          ; 108.5 (0.0)                      ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 183 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst                                                                                                                                                                                                                                                                                                                                              ; fir_2_10hz_0002                                                      ; fir_2_10hz            ;
;                   |fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|                                                                                       ; 101.2 (0.0)          ; 108.5 (0.0)                      ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 183 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst                                                                                                                                                                                                                                                                                                 ; fir_2_10hz_0002_ast                                                  ; fir_2_10hz            ;
;                      |auk_dspip_avalon_streaming_source_hpfir:source|                                                                                  ; 9.3 (9.3)            ; 10.3 (10.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                                                                  ; auk_dspip_avalon_streaming_source_hpfir                              ; fir_2_10hz            ;
;                      |fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                       ; 91.9 (80.8)          ; 98.2 (82.0)                      ; 6.2 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (162)           ; 143 (128)                 ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                                                       ; fir_2_10hz_0002_rtl_core                                             ; fir_2_10hz            ;
;                         |altera_syncram:d_xIn_0_15_mem_dmem|                                                                                           ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem                                                                                                                                                                                                    ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_j914:auto_generated|                                                                                        ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated                                                                                                                                                                 ; altera_syncram_j914                                                  ; work                  ;
;                               |altsyncram_kmb4:altsyncram1|                                                                                            ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1                                                                                                                                     ; altsyncram_kmb4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem                                                                                                                                                                                              ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_2454:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated                                                                                                                                                           ; altera_syncram_2454                                                  ; work                  ;
;                               |altsyncram_e2d4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated|altsyncram_e2d4:altsyncram1                                                                                                                               ; altsyncram_e2d4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                                                            ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_6lv3:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated                                                                                                                                                         ; altera_syncram_6lv3                                                  ; work                  ;
;                               |altsyncram_72a4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated|altsyncram_72a4:altsyncram1                                                                                                                             ; altsyncram_72a4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem                                                                                                                                                                            ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_uq64:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated                                                                                                                                         ; altera_syncram_uq64                                                  ; work                  ;
;                               |altsyncram_ape4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated|altsyncram_ape4:altsyncram1                                                                                                             ; altsyncram_ape4                                                      ; work                  ;
;                         |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15|                                                                                 ; 0.9 (0.9)            ; 2.0 (2.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15                                                                                                                                                                                          ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                         ; -0.3 (-0.3)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                         ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_16|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_memread_q_13|                                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_memread_q_14|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:u0_m0_wo0_compute|                                                                                                ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                                                         ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:u0_m0_wo0_memread|                                                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                                                         ; dspba_delay                                                          ; fir_2_10hz            ;
;             |fir_2_10hz:fir_2_10hz_ch2|                                                                                                                ; 100.8 (0.0)          ; 109.0 (0.0)                      ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 182 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2                                                                                                                                                                                                                                                                                                                                                                              ; fir_2_10hz                                                           ; fir_2_10hz            ;
;                |fir_2_10hz_0002:fir_2_10hz_inst|                                                                                                       ; 100.8 (0.0)          ; 109.0 (0.0)                      ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 182 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst                                                                                                                                                                                                                                                                                                                                              ; fir_2_10hz_0002                                                      ; fir_2_10hz            ;
;                   |fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|                                                                                       ; 100.8 (0.0)          ; 109.0 (0.0)                      ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 182 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst                                                                                                                                                                                                                                                                                                 ; fir_2_10hz_0002_ast                                                  ; fir_2_10hz            ;
;                      |auk_dspip_avalon_streaming_source_hpfir:source|                                                                                  ; 9.3 (9.3)            ; 10.3 (10.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                                                                  ; auk_dspip_avalon_streaming_source_hpfir                              ; fir_2_10hz            ;
;                      |fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                       ; 91.5 (80.9)          ; 98.7 (82.7)                      ; 7.2 (1.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (162)           ; 142 (127)                 ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                                                       ; fir_2_10hz_0002_rtl_core                                             ; fir_2_10hz            ;
;                         |altera_syncram:d_xIn_0_15_mem_dmem|                                                                                           ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem                                                                                                                                                                                                    ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_j914:auto_generated|                                                                                        ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated                                                                                                                                                                 ; altera_syncram_j914                                                  ; work                  ;
;                               |altsyncram_kmb4:altsyncram1|                                                                                            ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1                                                                                                                                     ; altsyncram_kmb4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem                                                                                                                                                                                              ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_2454:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated                                                                                                                                                           ; altera_syncram_2454                                                  ; work                  ;
;                               |altsyncram_e2d4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated|altsyncram_e2d4:altsyncram1                                                                                                                               ; altsyncram_e2d4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                                                            ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_6lv3:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated                                                                                                                                                         ; altera_syncram_6lv3                                                  ; work                  ;
;                               |altsyncram_72a4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated|altsyncram_72a4:altsyncram1                                                                                                                             ; altsyncram_72a4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem                                                                                                                                                                            ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_uq64:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated                                                                                                                                         ; altera_syncram_uq64                                                  ; work                  ;
;                               |altsyncram_ape4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated|altsyncram_ape4:altsyncram1                                                                                                             ; altsyncram_ape4                                                      ; work                  ;
;                         |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15|                                                                                 ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15                                                                                                                                                                                          ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                         ; -0.3 (-0.3)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                         ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_16|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_memread_q_13|                                                                                         ; -0.3 (-0.3)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_memread_q_14|                                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:u0_m0_wo0_compute|                                                                                                ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                                                         ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:u0_m0_wo0_memread|                                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                                                         ; dspba_delay                                                          ; fir_2_10hz            ;
;             |fir_2_10hz:fir_2_10hz_ch3|                                                                                                                ; 100.1 (0.0)          ; 111.0 (0.0)                      ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 177 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3                                                                                                                                                                                                                                                                                                                                                                              ; fir_2_10hz                                                           ; fir_2_10hz            ;
;                |fir_2_10hz_0002:fir_2_10hz_inst|                                                                                                       ; 100.1 (0.0)          ; 111.0 (0.0)                      ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 177 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst                                                                                                                                                                                                                                                                                                                                              ; fir_2_10hz_0002                                                      ; fir_2_10hz            ;
;                   |fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|                                                                                       ; 100.1 (0.0)          ; 111.0 (0.0)                      ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (0)             ; 177 (0)                   ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst                                                                                                                                                                                                                                                                                                 ; fir_2_10hz_0002_ast                                                  ; fir_2_10hz            ;
;                      |auk_dspip_avalon_streaming_source_hpfir:source|                                                                                  ; 9.3 (9.3)            ; 10.3 (10.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                                                                  ; auk_dspip_avalon_streaming_source_hpfir                              ; fir_2_10hz            ;
;                      |fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                       ; 90.8 (80.8)          ; 100.7 (83.5)                     ; 9.9 (2.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 162 (162)           ; 137 (122)                 ; 0 (0)         ; 75204             ; 11    ; 1          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                                                       ; fir_2_10hz_0002_rtl_core                                             ; fir_2_10hz            ;
;                         |altera_syncram:d_xIn_0_15_mem_dmem|                                                                                           ; 9.5 (0.0)            ; 11.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem                                                                                                                                                                                                    ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_j914:auto_generated|                                                                                        ; 9.5 (0.0)            ; 11.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated                                                                                                                                                                 ; altera_syncram_j914                                                  ; work                  ;
;                               |altsyncram_kmb4:altsyncram1|                                                                                            ; 9.5 (9.5)            ; 11.0 (11.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1                                                                                                                                     ; altsyncram_kmb4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem                                                                                                                                                                                              ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_2454:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated                                                                                                                                                           ; altera_syncram_2454                                                  ; work                  ;
;                               |altsyncram_e2d4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33312             ; 5     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated|altsyncram_e2d4:altsyncram1                                                                                                                               ; altsyncram_e2d4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                                                                            ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_6lv3:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated                                                                                                                                                         ; altera_syncram_6lv3                                                  ; work                  ;
;                               |altsyncram_72a4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 26624             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated|altsyncram_72a4:altsyncram1                                                                                                                             ; altsyncram_72a4                                                      ; work                  ;
;                         |altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem                                                                                                                                                                            ; altera_syncram                                                       ; work                  ;
;                            |altera_syncram_uq64:auto_generated|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated                                                                                                                                         ; altera_syncram_uq64                                                  ; work                  ;
;                               |altsyncram_ape4:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15268             ; 3     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated|altsyncram_ape4:altsyncram1                                                                                                             ; altsyncram_ape4                                                      ; work                  ;
;                         |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15|                                                                                 ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15                                                                                                                                                                                          ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                         ; -0.3 (-0.3)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                         ; -0.3 (-0.3)          ; 0.3 (0.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_16|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_memread_q_13|                                                                                         ; -0.3 (-0.3)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:d_u0_m0_wo0_memread_q_14|                                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14                                                                                                                                                                                                  ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:u0_m0_wo0_compute|                                                                                                ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                                                                         ; dspba_delay                                                          ; fir_2_10hz            ;
;                         |dspba_delay:u0_m0_wo0_memread|                                                                                                ; -0.3 (-0.3)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                                                                         ; dspba_delay                                                          ; fir_2_10hz            ;
;    |signal_source:U1|                                                                                                                                  ; 994.7 (0.0)          ; 1114.3 (0.0)                     ; 130.1 (0.0)                                       ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 1805 (0)            ; 848 (0)                   ; 0 (0)         ; 18432             ; 4     ; 2          ; 0    ; 0            ; |top|signal_source:U1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; signal_source                                                        ; work                  ;
;       |ads_top:U1|                                                                                                                                     ; 76.5 (0.0)           ; 78.0 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (0)             ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|ads_top:U1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; ads_top                                                              ; work                  ;
;          |AD2:ad2|                                                                                                                                     ; 35.7 (35.7)          ; 36.5 (36.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|ads_top:U1|AD2:ad2                                                                                                                                                                                                                                                                                                                                                                                                                              ; AD2                                                                  ; work                  ;
;          |V11_SPI:ad1|                                                                                                                                 ; 40.8 (40.8)          ; 41.5 (41.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|ads_top:U1|V11_SPI:ad1                                                                                                                                                                                                                                                                                                                                                                                                                          ; V11_SPI                                                              ; work                  ;
;       |issp_dat_abs:issp_dat_abs0|                                                                                                                     ; 30.1 (0.0)           ; 43.8 (0.0)                       ; 13.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs0                                                                                                                                                                                                                                                                                                                                                                                                                      ; issp_dat_abs                                                         ; issp_dat_abs          ;
;          |altsource_probe_top:in_system_sources_probes_0|                                                                                              ; 30.1 (0.0)           ; 43.8 (0.0)                       ; 13.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                                                                                                       ; altsource_probe_top                                                  ; issp_dat_abs          ;
;             |altsource_probe:issp_impl|                                                                                                                ; 30.1 (0.0)           ; 43.8 (0.0)                       ; 13.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                                                             ; altsource_probe                                                      ; work                  ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                                        ; 30.1 (1.0)           ; 43.8 (1.0)                       ; 13.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (2)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                                              ; altsource_probe_body                                                 ; work                  ;
;                   |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                           ; 29.1 (21.6)          ; 42.8 (35.3)                      ; 13.8 (13.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (8)              ; 81 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                                                     ; altsource_probe_impl                                                 ; work                  ;
;                      |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                                       ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                                                           ; sld_rom_sr                                                           ; work                  ;
;       |issp_dat_abs:issp_dat_abs1|                                                                                                                     ; 30.1 (0.0)           ; 43.3 (0.0)                       ; 13.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs1                                                                                                                                                                                                                                                                                                                                                                                                                      ; issp_dat_abs                                                         ; issp_dat_abs          ;
;          |altsource_probe_top:in_system_sources_probes_0|                                                                                              ; 30.1 (0.0)           ; 43.3 (0.0)                       ; 13.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                                                                                                       ; altsource_probe_top                                                  ; issp_dat_abs          ;
;             |altsource_probe:issp_impl|                                                                                                                ; 30.1 (0.0)           ; 43.3 (0.0)                       ; 13.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                                                             ; altsource_probe                                                      ; work                  ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                                        ; 30.1 (1.0)           ; 43.3 (1.0)                       ; 13.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (2)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                                              ; altsource_probe_body                                                 ; work                  ;
;                   |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                           ; 29.1 (21.6)          ; 42.3 (34.8)                      ; 13.3 (13.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (8)              ; 79 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                                                     ; altsource_probe_impl                                                 ; work                  ;
;                      |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                                       ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                                                           ; sld_rom_sr                                                           ; work                  ;
;       |issp_dat_abs:issp_dat_abs2|                                                                                                                     ; 30.2 (0.0)           ; 43.1 (0.0)                       ; 12.9 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs2                                                                                                                                                                                                                                                                                                                                                                                                                      ; issp_dat_abs                                                         ; issp_dat_abs          ;
;          |altsource_probe_top:in_system_sources_probes_0|                                                                                              ; 30.2 (0.0)           ; 43.1 (0.0)                       ; 12.9 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                                                                                                       ; altsource_probe_top                                                  ; issp_dat_abs          ;
;             |altsource_probe:issp_impl|                                                                                                                ; 30.2 (0.0)           ; 43.1 (0.0)                       ; 12.9 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                                                             ; altsource_probe                                                      ; work                  ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                                        ; 30.2 (1.0)           ; 43.1 (1.0)                       ; 12.9 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (2)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                                              ; altsource_probe_body                                                 ; work                  ;
;                   |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                           ; 29.2 (21.6)          ; 42.1 (32.3)                      ; 12.9 (10.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (8)              ; 77 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                                                     ; altsource_probe_impl                                                 ; work                  ;
;                      |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                                       ; 7.7 (7.7)            ; 9.8 (9.8)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                                                           ; sld_rom_sr                                                           ; work                  ;
;       |issp_dat_abs:issp_dat_abs3|                                                                                                                     ; 30.2 (0.0)           ; 43.9 (0.0)                       ; 13.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs3                                                                                                                                                                                                                                                                                                                                                                                                                      ; issp_dat_abs                                                         ; issp_dat_abs          ;
;          |altsource_probe_top:in_system_sources_probes_0|                                                                                              ; 30.2 (0.0)           ; 43.9 (0.0)                       ; 13.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                                                                                                       ; altsource_probe_top                                                  ; issp_dat_abs          ;
;             |altsource_probe:issp_impl|                                                                                                                ; 30.2 (0.0)           ; 43.9 (0.0)                       ; 13.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                                                                             ; altsource_probe                                                      ; work                  ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                                        ; 30.2 (1.0)           ; 43.9 (1.0)                       ; 13.8 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 23 (2)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                                              ; altsource_probe_body                                                 ; work                  ;
;                   |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                           ; 29.2 (21.7)          ; 42.9 (33.4)                      ; 13.8 (11.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (8)              ; 74 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                                                     ; altsource_probe_impl                                                 ; work                  ;
;                      |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                                       ; 7.5 (7.5)            ; 9.5 (9.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                                                           ; sld_rom_sr                                                           ; work                  ;
;       |lpm_divide:Div0|                                                                                                                                ; 153.2 (0.0)          ; 152.0 (0.0)                      ; 1.3 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 310 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_divide                                                           ; work                  ;
;          |lpm_divide_7dm:auto_generated|                                                                                                               ; 153.2 (0.0)          ; 152.0 (0.0)                      ; 1.3 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 310 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_divide_7dm                                                       ; work                  ;
;             |sign_div_unsign_dnh:divider|                                                                                                              ; 153.2 (0.0)          ; 152.0 (0.0)                      ; 1.3 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 310 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                                                                                                       ; sign_div_unsign_dnh                                                  ; work                  ;
;                |alt_u_div_03f:divider|                                                                                                                 ; 153.2 (153.2)        ; 152.0 (152.0)                    ; 1.3 (1.3)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 310 (310)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                                                                                                                 ; alt_u_div_03f                                                        ; work                  ;
;       |lpm_divide:Div1|                                                                                                                                ; 153.3 (0.0)          ; 153.3 (0.0)                      ; 2.5 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 310 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_divide                                                           ; work                  ;
;          |lpm_divide_7dm:auto_generated|                                                                                                               ; 153.3 (0.0)          ; 153.3 (0.0)                      ; 2.5 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 310 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div1|lpm_divide_7dm:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_divide_7dm                                                       ; work                  ;
;             |sign_div_unsign_dnh:divider|                                                                                                              ; 153.3 (0.0)          ; 153.3 (0.0)                      ; 2.5 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 310 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div1|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                                                                                                       ; sign_div_unsign_dnh                                                  ; work                  ;
;                |alt_u_div_03f:divider|                                                                                                                 ; 153.3 (153.3)        ; 153.3 (153.3)                    ; 2.5 (2.5)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 310 (310)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div1|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                                                                                                                 ; alt_u_div_03f                                                        ; work                  ;
;       |lpm_divide:Div2|                                                                                                                                ; 153.2 (0.0)          ; 153.2 (0.0)                      ; 2.7 (0.0)                                         ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 310 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_divide                                                           ; work                  ;
;          |lpm_divide_7dm:auto_generated|                                                                                                               ; 153.2 (0.0)          ; 153.2 (0.0)                      ; 2.7 (0.0)                                         ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 310 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div2|lpm_divide_7dm:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_divide_7dm                                                       ; work                  ;
;             |sign_div_unsign_dnh:divider|                                                                                                              ; 153.2 (0.0)          ; 153.2 (0.0)                      ; 2.7 (0.0)                                         ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 310 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div2|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                                                                                                       ; sign_div_unsign_dnh                                                  ; work                  ;
;                |alt_u_div_03f:divider|                                                                                                                 ; 153.2 (153.2)        ; 153.2 (153.2)                    ; 2.7 (2.7)                                         ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 310 (310)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div2|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                                                                                                                 ; alt_u_div_03f                                                        ; work                  ;
;       |lpm_divide:Div3|                                                                                                                                ; 153.4 (0.0)          ; 153.9 (0.0)                      ; 2.9 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 311 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_divide                                                           ; work                  ;
;          |lpm_divide_7dm:auto_generated|                                                                                                               ; 153.4 (0.0)          ; 153.9 (0.0)                      ; 2.9 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 311 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div3|lpm_divide_7dm:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_divide_7dm                                                       ; work                  ;
;             |sign_div_unsign_dnh:divider|                                                                                                              ; 153.4 (0.0)          ; 153.9 (0.0)                      ; 2.9 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 311 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div3|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                                                                                                       ; sign_div_unsign_dnh                                                  ; work                  ;
;                |alt_u_div_03f:divider|                                                                                                                 ; 153.4 (153.4)        ; 153.9 (153.9)                    ; 2.9 (2.9)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 311 (311)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|lpm_divide:Div3|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                                                                                                                 ; alt_u_div_03f                                                        ; work                  ;
;       |signal_produce:U2|                                                                                                                              ; 184.5 (14.5)         ; 249.7 (17.0)                     ; 65.3 (2.5)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 338 (29)            ; 446 (26)                  ; 0 (0)         ; 18432             ; 4     ; 2          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2                                                                                                                                                                                                                                                                                                                                                                                                                               ; signal_produce                                                       ; work                  ;
;          |dat_decimate:U1|                                                                                                                             ; 63.5 (63.5)          ; 76.7 (76.7)                      ; 13.3 (13.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 96 (96)             ; 151 (151)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|dat_decimate:U1                                                                                                                                                                                                                                                                                                                                                                                                               ; dat_decimate                                                         ; work                  ;
;          |signal_band_internal:signal_8Hz|                                                                                                             ; 42.5 (0.0)           ; 67.5 (0.0)                       ; 25.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (0)              ; 137 (0)                   ; 0 (0)         ; 9216              ; 2     ; 1          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz                                                                                                                                                                                                                                                                                                                                                                                               ; signal_band_internal                                                 ; signal_band_internal  ;
;             |signal_band_internal_nco_ii_0:nco_ii_0|                                                                                                   ; 42.5 (0.0)           ; 67.5 (0.0)                       ; 25.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (0)              ; 137 (0)                   ; 0 (0)         ; 9216              ; 2     ; 1          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                                                                        ; signal_band_internal_nco_ii_0                                        ; signal_band_internal  ;
;                |asj_altqmcpipe:ux000|                                                                                                                  ; 16.5 (0.5)           ; 16.5 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (1)              ; 41 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                                   ; asj_altqmcpipe                                                       ; signal_band_internal  ;
;                   |lpm_add_sub:acc|                                                                                                                    ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                                          ; work                  ;
;                      |add_sub_hth:auto_generated|                                                                                                      ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                                                                        ; add_sub_hth                                                          ; work                  ;
;                |asj_dxx:ux002|                                                                                                                         ; 10.5 (10.5)          ; 18.8 (18.8)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                                          ; asj_dxx                                                              ; signal_band_internal  ;
;                |asj_dxx_g:ux001|                                                                                                                       ; 7.0 (7.0)            ; 10.0 (10.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                                        ; asj_dxx_g                                                            ; signal_band_internal  ;
;                |asj_gam_dp:ux008|                                                                                                                      ; 1.0 (1.0)            ; 8.8 (8.8)                        ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_gam_dp:ux008                                                                                                                                                                                                                                                                                                                                       ; asj_gam_dp                                                           ; signal_band_internal  ;
;                |asj_nco_as_m_cen:ux0122|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                                                                                                                ; asj_nco_as_m_cen                                                     ; signal_band_internal  ;
;                   |altsyncram:altsyncram_component0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                                               ; altsyncram                                                           ; work                  ;
;                      |altsyncram_iph1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_iph1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_iph1                                                      ; work                  ;
;                |asj_nco_as_m_cen:ux0123|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                                                                                                                ; asj_nco_as_m_cen                                                     ; signal_band_internal  ;
;                   |altsyncram:altsyncram_component0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                                               ; altsyncram                                                           ; work                  ;
;                      |altsyncram_dph1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_dph1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_dph1                                                      ; work                  ;
;                |asj_nco_as_m_dp_cen:ux0220|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                                                                                                                             ; asj_nco_as_m_dp_cen                                                  ; signal_band_internal  ;
;                   |altsyncram:altsyncram_component|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                                                           ; work                  ;
;                      |altsyncram_p1g2:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_p1g2:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_p1g2                                                      ; work                  ;
;                |asj_nco_mady_cen:m0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0                                                                                                                                                                                                                                                                                                                                    ; asj_nco_mady_cen                                                     ; signal_band_internal  ;
;                |asj_nco_mob_w:blk0|                                                                                                                    ; 7.5 (1.5)            ; 13.5 (7.3)                       ; 6.0 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (3)              ; 25 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0                                                                                                                                                                                                                                                                                                                                     ; asj_nco_mob_w                                                        ; signal_band_internal  ;
;                   |lpm_add_sub:lpm_add_sub_component|                                                                                                  ; 6.0 (0.0)            ; 6.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                                          ; work                  ;
;                      |add_sub_1ik:auto_generated|                                                                                                      ; 6.0 (6.0)            ; 6.3 (6.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_1ik:auto_generated                                                                                                                                                                                                                                                                        ; add_sub_1ik                                                          ; work                  ;
;          |signal_band_internalL:signal_4Hz|                                                                                                            ; 41.0 (0.0)           ; 65.5 (0.0)                       ; 24.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 132 (0)                   ; 0 (0)         ; 9216              ; 2     ; 1          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz                                                                                                                                                                                                                                                                                                                                                                                              ; signal_band_internalL                                                ; signal_band_internalL ;
;             |signal_band_internalL_nco_ii_0:nco_ii_0|                                                                                                  ; 41.0 (0.0)           ; 65.5 (0.0)                       ; 24.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 132 (0)                   ; 0 (0)         ; 9216              ; 2     ; 1          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                                                                      ; signal_band_internalL_nco_ii_0                                       ; signal_band_internalL ;
;                |asj_altqmcpipe:ux000|                                                                                                                  ; 15.0 (0.5)           ; 15.0 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (1)              ; 37 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                                                                                 ; asj_altqmcpipe                                                       ; signal_band_internalL ;
;                   |lpm_add_sub:acc|                                                                                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                                          ; work                  ;
;                      |add_sub_hth:auto_generated|                                                                                                      ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                                                                                                                      ; add_sub_hth                                                          ; work                  ;
;                |asj_dxx:ux002|                                                                                                                         ; 10.5 (10.5)          ; 18.5 (18.5)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                                                                        ; asj_dxx                                                              ; signal_band_internalL ;
;                |asj_dxx_g:ux001|                                                                                                                       ; 7.0 (7.0)            ; 10.0 (10.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                                                                      ; asj_dxx_g                                                            ; signal_band_internalL ;
;                |asj_gam_dp:ux008|                                                                                                                      ; 1.0 (1.0)            ; 9.0 (9.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_gam_dp:ux008                                                                                                                                                                                                                                                                                                                                     ; asj_gam_dp                                                           ; signal_band_internalL ;
;                |asj_nco_as_m_cen:ux0122|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                                                                                                              ; asj_nco_as_m_cen                                                     ; signal_band_internalL ;
;                   |altsyncram:altsyncram_component0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                                             ; altsyncram                                                           ; work                  ;
;                      |altsyncram_ush1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_ush1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_ush1                                                      ; work                  ;
;                |asj_nco_as_m_cen:ux0123|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                                                                                                              ; asj_nco_as_m_cen                                                     ; signal_band_internalL ;
;                   |altsyncram:altsyncram_component0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                                                                                                             ; altsyncram                                                           ; work                  ;
;                      |altsyncram_psh1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_psh1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_psh1                                                      ; work                  ;
;                |asj_nco_as_m_dp_cen:ux0220|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                                                                                                                           ; asj_nco_as_m_dp_cen                                                  ; signal_band_internalL ;
;                   |altsyncram:altsyncram_component|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; altsyncram                                                           ; work                  ;
;                      |altsyncram_55g2:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_55g2:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_55g2                                                      ; work                  ;
;                |asj_nco_mady_cen:m0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0                                                                                                                                                                                                                                                                                                                                  ; asj_nco_mady_cen                                                     ; signal_band_internalL ;
;                |asj_nco_mob_w:blk0|                                                                                                                    ; 7.5 (1.5)            ; 13.0 (7.0)                       ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (3)              ; 25 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0                                                                                                                                                                                                                                                                                                                                   ; asj_nco_mob_w                                                        ; signal_band_internalL ;
;                   |lpm_add_sub:lpm_add_sub_component|                                                                                                  ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                                          ; work                  ;
;                      |add_sub_1ik:auto_generated|                                                                                                      ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_1ik:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_1ik                                                          ; work                  ;
;          |signal_move:signal_move_4Hz|                                                                                                                 ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_move:signal_move_4Hz                                                                                                                                                                                                                                                                                                                                                                                                   ; signal_move                                                          ; work                  ;
;          |signal_move:signal_move_8Hz|                                                                                                                 ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_source:U1|signal_produce:U2|signal_move:signal_move_8Hz                                                                                                                                                                                                                                                                                                                                                                                                   ; signal_move                                                          ; work                  ;
;    |signal_store:U4|                                                                                                                                   ; 3295.2 (0.0)         ; 3786.0 (0.0)                     ; 512.2 (0.0)                                       ; 21.4 (0.0)                       ; 150.0 (0.0)          ; 5082 (0)            ; 4415 (0)                  ; 0 (0)         ; 195296            ; 38    ; 2          ; 0    ; 0            ; |top|signal_store:U4                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; signal_store                                                         ; work                  ;
;       |mt41j128m16_control:U1|                                                                                                                         ; 3295.2 (0.0)         ; 3786.0 (0.0)                     ; 512.2 (0.0)                                       ; 21.4 (0.0)                       ; 150.0 (0.0)          ; 5082 (0)            ; 4415 (0)                  ; 0 (0)         ; 195296            ; 38    ; 2          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1                                                                                                                                                                                                                                                                                                                                                                                                                           ; mt41j128m16_control                                                  ; work                  ;
;          |mt41j128m16_0002:mt41j128m16_inst|                                                                                                           ; 2877.2 (0.0)         ; 3347.0 (0.0)                     ; 486.4 (0.0)                                       ; 16.6 (0.0)                       ; 150.0 (0.0)          ; 4479 (0)            ; 3921 (0)                  ; 0 (0)         ; 195296            ; 38    ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst                                                                                                                                                                                                                                                                                                                                                                                         ; mt41j128m16_0002                                                     ; work                  ;
;             |afi_mux_ddr3_ddrx:m0|                                                                                                                     ; 12.7 (12.7)          ; 31.2 (31.2)                      ; 18.5 (18.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|afi_mux_ddr3_ddrx:m0                                                                                                                                                                                                                                                                                                                                                                    ; afi_mux_ddr3_ddrx                                                    ; work                  ;
;             |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                                                                         ; altera_mem_if_dll_cyclonev                                           ; work                  ;
;             |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                                                                         ; altera_mem_if_oct_cyclonev                                           ; work                  ;
;             |mt41j128m16_c0:c0|                                                                                                                        ; 1279.8 (0.0)         ; 1383.9 (0.0)                     ; 114.7 (0.0)                                       ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 2226 (0)            ; 1484 (0)                  ; 0 (0)         ; 4320              ; 3     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0                                                                                                                                                                                                                                                                                                                                                                       ; mt41j128m16_c0                                                       ; work                  ;
;                |alt_mem_ddrx_mm_st_converter:a0|                                                                                                       ; 7.5 (7.5)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_ddrx_mm_st_converter:a0                                                                                                                                                                                                                                                                                                                                       ; alt_mem_ddrx_mm_st_converter                                         ; work                  ;
;                |alt_mem_if_nextgen_ddr3_controller_core:ng0|                                                                                           ; 1272.2 (0.0)         ; 1376.5 (0.0)                     ; 114.8 (0.0)                                       ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 2213 (0)            ; 1478 (0)                  ; 0 (0)         ; 4320              ; 3     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0                                                                                                                                                                                                                                                                                                                           ; alt_mem_if_nextgen_ddr3_controller_core                              ; work                  ;
;                   |alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|                                                                    ; 1272.2 (0.0)         ; 1376.5 (0.0)                     ; 114.8 (0.0)                                       ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 2213 (0)            ; 1478 (0)                  ; 0 (0)         ; 4320              ; 3     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                           ; alt_mem_ddrx_controller_st_top                                       ; work                  ;
;                      |alt_mem_ddrx_controller:controller_inst|                                                                                         ; 1272.2 (0.3)         ; 1376.5 (0.5)                     ; 114.8 (0.2)                                       ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 2213 (0)            ; 1478 (1)                  ; 0 (0)         ; 4320              ; 3     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                   ; alt_mem_ddrx_controller                                              ; work                  ;
;                         |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                                ; 3.9 (0.0)            ; 4.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                     ; alt_mem_ddrx_addr_cmd_wrap                                           ; work                  ;
;                            |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                                              ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                        ; alt_mem_ddrx_addr_cmd                                                ; work                  ;
;                            |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                                              ; 2.6 (2.6)            ; 3.2 (3.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                        ; alt_mem_ddrx_addr_cmd                                                ; work                  ;
;                         |alt_mem_ddrx_arbiter:arbiter_inst|                                                                                            ; 55.6 (55.6)          ; 62.3 (62.3)                      ; 6.8 (6.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 134 (134)           ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                 ; alt_mem_ddrx_arbiter                                                 ; work                  ;
;                         |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                                        ; 27.8 (27.8)          ; 31.7 (31.7)                      ; 4.2 (4.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 31 (31)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                             ; alt_mem_ddrx_burst_gen                                               ; work                  ;
;                         |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                                            ; 90.7 (90.7)          ; 91.5 (91.5)                      ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 153 (153)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                 ; alt_mem_ddrx_cmd_gen                                                 ; work                  ;
;                         |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                                      ; 70.5 (70.5)          ; 76.5 (76.5)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (122)           ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                           ; alt_mem_ddrx_rank_timer                                              ; work                  ;
;                         |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                                      ; 26.0 (8.2)           ; 26.8 (8.8)                       ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (15)             ; 36 (9)                    ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                           ; alt_mem_ddrx_rdata_path                                              ; work                  ;
;                            |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                                         ; 17.8 (1.8)           ; 18.0 (1.8)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (3)              ; 27 (0)                    ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                         ; alt_mem_ddrx_fifo                                                    ; work                  ;
;                               |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 16.1 (0.0)           ; 16.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                               ; scfifo                                                               ; work                  ;
;                                  |scfifo_8ga1:auto_generated|                                                                                          ; 16.1 (0.0)           ; 16.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated                                                                    ; scfifo_8ga1                                                          ; work                  ;
;                                     |a_dpfifo_hr91:dpfifo|                                                                                             ; 16.1 (9.1)           ; 16.3 (9.3)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 27 (13)                   ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo                                               ; a_dpfifo_hr91                                                        ; work                  ;
;                                        |altsyncram_3hn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_3hn1:FIFOram                       ; altsyncram_3hn1                                                      ; work                  ;
;                                        |cntr_hgb:rd_ptr_msb|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_hgb:rd_ptr_msb                           ; cntr_hgb                                                             ; work                  ;
;                                        |cntr_igb:wr_ptr|                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_igb:wr_ptr                               ; cntr_igb                                                             ; work                  ;
;                                        |cntr_ug7:usedw_counter|                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_ug7:usedw_counter                        ; cntr_ug7                                                             ; work                  ;
;                         |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                                ; 31.2 (31.2)          ; 38.9 (38.9)                      ; 7.8 (7.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                     ; alt_mem_ddrx_rdwr_data_tmg                                           ; work                  ;
;                         |alt_mem_ddrx_sideband:sideband_inst|                                                                                          ; 34.4 (34.4)          ; 36.5 (36.5)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                               ; alt_mem_ddrx_sideband                                                ; work                  ;
;                         |alt_mem_ddrx_tbp:tbp_inst|                                                                                                    ; 344.5 (344.5)        ; 382.3 (382.3)                    ; 37.9 (37.9)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 560 (560)           ; 439 (439)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                         ; alt_mem_ddrx_tbp                                                     ; work                  ;
;                         |alt_mem_ddrx_timing_param:timing_param_inst|                                                                                  ; 1.2 (1.2)            ; 5.8 (5.8)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst                                                                                                                                                                       ; alt_mem_ddrx_timing_param                                            ; work                  ;
;                         |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                                      ; 586.1 (2.8)          ; 618.9 (4.0)                      ; 42.6 (1.2)                                        ; 9.7 (0.0)                        ; 0.0 (0.0)            ; 1045 (4)            ; 599 (7)                   ; 0 (0)         ; 4224              ; 2     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                           ; alt_mem_ddrx_wdata_path                                              ; work                  ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                  ; alt_mem_ddrx_buffer                                                  ; work                  ;
;                               |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                  ; altsyncram                                                           ; work                  ;
;                                  |altsyncram_5pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated   ; altsyncram_5pr1                                                      ; work                  ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                ; alt_mem_ddrx_buffer                                                  ; work                  ;
;                               |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                ; altsyncram                                                           ; work                  ;
;                                  |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated ; altsyncram_fsr1                                                      ; work                  ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                ; alt_mem_ddrx_buffer                                                  ; work                  ;
;                               |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                ; altsyncram                                                           ; work                  ;
;                                  |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated ; altsyncram_fsr1                                                      ; work                  ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                ; alt_mem_ddrx_buffer                                                  ; work                  ;
;                               |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                ; altsyncram                                                           ; work                  ;
;                                  |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated ; altsyncram_fsr1                                                      ; work                  ;
;                            |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                ; alt_mem_ddrx_buffer                                                  ; work                  ;
;                               |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                ; altsyncram                                                           ; work                  ;
;                                  |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated ; altsyncram_fsr1                                                      ; work                  ;
;                            |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                                    ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                    ; alt_mem_ddrx_burst_tracking                                          ; work                  ;
;                            |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                                    ; 440.5 (390.1)        ; 470.2 (419.5)                    ; 39.2 (38.2)                                       ; 9.5 (8.8)                        ; 0.0 (0.0)            ; 772 (678)           ; 404 (335)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                    ; alt_mem_ddrx_dataid_manager                                          ; work                  ;
;                               |alt_mem_ddrx_list:burstcount_list|                                                                                      ; 50.4 (50.4)          ; 50.7 (50.7)                      ; 1.0 (1.0)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 94 (94)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                  ; alt_mem_ddrx_list                                                    ; work                  ;
;                            |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                                           ; 70.0 (70.0)          ; 71.8 (71.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 138 (138)           ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                           ; alt_mem_ddrx_list                                                    ; work                  ;
;                            |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                                 ; 63.1 (63.1)          ; 62.9 (62.9)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 113 (113)           ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                 ; alt_mem_ddrx_list                                                    ; work                  ;
;             |mt41j128m16_dmaster:dmaster|                                                                                                              ; 328.3 (0.0)          ; 415.6 (0.0)                      ; 87.5 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 538 (0)             ; 482 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster                                                                                                                                                                                                                                                                                                                                                             ; mt41j128m16_dmaster                                                  ; work                  ;
;                |altera_avalon_packets_to_master:transacto|                                                                                             ; 108.3 (0.0)          ; 135.3 (0.0)                      ; 27.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 194 (0)             ; 158 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                   ; altera_avalon_packets_to_master                                      ; work                  ;
;                   |packets_to_master:p2m|                                                                                                              ; 108.3 (108.3)        ; 135.3 (135.3)                    ; 27.0 (27.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 194 (194)           ; 158 (158)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                             ; packets_to_master                                                    ; work                  ;
;                |altera_avalon_sc_fifo:fifo|                                                                                                            ; 14.0 (14.0)          ; 15.0 (15.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                ; work                  ;
;                   |altsyncram:mem_rtl_0|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                             ; altsyncram                                                           ; work                  ;
;                      |altsyncram_g0n1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                              ; altsyncram_g0n1                                                      ; work                  ;
;                |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 7.8 (7.8)            ; 10.2 (10.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_bytes_to_packets                                    ; work                  ;
;                |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 185.9 (0.0)          ; 240.5 (0.0)                      ; 54.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 277 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                            ; altera_avalon_st_jtag_interface                                      ; work                  ;
;                   |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 184.9 (0.0)          ; 239.2 (0.0)                      ; 54.4 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 276 (0)             ; 277 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                          ; altera_jtag_dc_streaming                                             ; work                  ;
;                      |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 11.1 (4.3)           ; 23.5 (9.0)                       ; 12.4 (4.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                              ; altera_avalon_st_clock_crosser                                       ; work                  ;
;                         |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 6.0 (6.0)            ; 10.3 (10.3)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                  ; altera_avalon_st_pipeline_base                                       ; work                  ;
;                         |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0.2 (0.2)            ; 0.9 (0.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut                                        ; work                  ;
;                         |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0.7 (0.7)            ; 3.2 (3.2)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut                                        ; work                  ;
;                      |altera_jtag_src_crosser:source_crosser|                                                                                          ; 0.9 (0.8)            ; 12.8 (8.3)                       ; 11.8 (7.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                   ; altera_jtag_src_crosser                                              ; work                  ;
;                         |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 0.2 (0.2)            ; 4.5 (0.5)                        ; 4.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                        ; altera_jtag_control_signal_crosser                                   ; work                  ;
;                            |altera_std_synchronizer:synchronizer|                                                                                      ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                   ; altera_std_synchronizer                                              ; work                  ;
;                      |altera_jtag_streaming:jtag_streaming|                                                                                            ; 172.9 (166.3)        ; 201.4 (188.1)                    ; 28.7 (22.0)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 267 (257)           ; 200 (180)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                     ; altera_jtag_streaming                                                ; work                  ;
;                         |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                        ; altera_avalon_st_idle_inserter                                       ; work                  ;
;                         |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                          ; altera_avalon_st_idle_remover                                        ; work                  ;
;                         |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                            ; altera_std_synchronizer                                              ; work                  ;
;                         |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                   ; altera_std_synchronizer                                              ; work                  ;
;                         |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                           ; altera_std_synchronizer                                              ; work                  ;
;                         |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                ; altera_std_synchronizer                                              ; work                  ;
;                      |altera_std_synchronizer:synchronizer|                                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer                                              ; work                  ;
;                   |altera_jtag_sld_node:node|                                                                                                          ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                  ; altera_jtag_sld_node                                                 ; work                  ;
;                      |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                ; sld_virtual_jtag_basic                                               ; work                  ;
;                |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 12.2 (12.2)          ; 13.2 (13.2)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_packets_to_bytes                                    ; work                  ;
;                |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                              ; work                  ;
;                   |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                            ; work                  ;
;             |mt41j128m16_p0:p0|                                                                                                                        ; 137.9 (0.0)          ; 239.7 (0.0)                      ; 102.3 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 486 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0                                                                                                                                                                                                                                                                                                                                                                       ; mt41j128m16_p0                                                       ; work                  ;
;                |mt41j128m16_p0_memphy:umemphy|                                                                                                         ; 137.9 (3.9)          ; 239.7 (4.3)                      ; 102.3 (0.5)                                       ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 136 (8)             ; 486 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy                                                                                                                                                                                                                                                                                                                                         ; mt41j128m16_p0_memphy                                                ; work                  ;
;                   |mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|                                                                                ; 8.9 (0.0)            ; 9.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath                                                                                                                                                                                                                                                                                     ; mt41j128m16_p0_addr_cmd_datapath                                     ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_address|                                                                         ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_address                                                                                                                                                                                                                             ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_bank|                                                                            ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_bank                                                                                                                                                                                                                                ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n                                                                                                                                                                                                                               ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_cke|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_cke                                                                                                                                                                                                                                 ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n                                                                                                                                                                                                                                ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_odt|                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_odt                                                                                                                                                                                                                                 ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n                                                                                                                                                                                                                               ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n|                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n                                                                                                                                                                                                                               ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_addr_cmd_datapath:uaddr_cmd_datapath|mt41j128m16_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n                                                                                                                                                                                                                                ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                   |mt41j128m16_p0_new_io_pads:uio_pads|                                                                                                ; 36.9 (24.4)          ; 61.6 (39.4)                      ; 24.7 (15.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 129 (82)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads                                                                                                                                                                                                                                                                                                     ; mt41j128m16_p0_new_io_pads                                           ; work                  ;
;                      |mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|                                                                                     ; 12.5 (12.5)          ; 22.2 (22.2)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                                                         ; mt41j128m16_p0_addr_cmd_pads                                         ; work                  ;
;                         |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                                                    ; altddio_out                                                          ; work                  ;
;                            |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                                                        ; ddio_out_uqe                                                         ; work                  ;
;                         |altddio_out:uaddress_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad                                                                                                                                                                                                                                ; altddio_out                                                          ; work                  ;
;                            |ddio_out_kaf:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad|ddio_out_kaf:auto_generated                                                                                                                                                                                                    ; ddio_out_kaf                                                         ; work                  ;
;                         |altddio_out:ubank_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad                                                                                                                                                                                                                                   ; altddio_out                                                          ; work                  ;
;                            |ddio_out_29f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad|ddio_out_29f:auto_generated                                                                                                                                                                                                       ; ddio_out_29f                                                         ; work                  ;
;                         |altddio_out:ucas_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad                                                                                                                                                                                                                                  ; altddio_out                                                          ; work                  ;
;                            |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                      ; ddio_out_b9f                                                         ; work                  ;
;                         |altddio_out:ucke_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad                                                                                                                                                                                                                                    ; altddio_out                                                          ; work                  ;
;                            |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad|ddio_out_09f:auto_generated                                                                                                                                                                                                        ; ddio_out_09f                                                         ; work                  ;
;                         |altddio_out:ucs_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad                                                                                                                                                                                                                                   ; altddio_out                                                          ; work                  ;
;                            |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                       ; ddio_out_b9f                                                         ; work                  ;
;                         |altddio_out:uodt_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad                                                                                                                                                                                                                                    ; altddio_out                                                          ; work                  ;
;                            |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad|ddio_out_09f:auto_generated                                                                                                                                                                                                        ; ddio_out_09f                                                         ; work                  ;
;                         |altddio_out:uras_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad                                                                                                                                                                                                                                  ; altddio_out                                                          ; work                  ;
;                            |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                      ; ddio_out_b9f                                                         ; work                  ;
;                         |altddio_out:ureset_n_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad                                                                                                                                                                                                                                ; altddio_out                                                          ; work                  ;
;                            |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                    ; ddio_out_b9f                                                         ; work                  ;
;                         |altddio_out:uwe_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad                                                                                                                                                                                                                                   ; altddio_out                                                          ; work                  ;
;                            |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                       ; ddio_out_b9f                                                         ; work                  ;
;                         |mt41j128m16_p0_acv_ldc:clock_gen[0].acv_ck_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|mt41j128m16_p0_acv_ldc:clock_gen[0].acv_ck_ldc                                                                                                                                                                                                          ; mt41j128m16_p0_acv_ldc                                               ; work                  ;
;                         |mt41j128m16_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|mt41j128m16_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                                                         ; mt41j128m16_p0_clock_pair_generator                                  ; work                  ;
;                      |mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                    ; mt41j128m16_p0_altdqdqs                                              ; work                  ;
;                         |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                            ; altdq_dqs2_acv_cyclonev                                              ; work                  ;
;                      |mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                    ; mt41j128m16_p0_altdqdqs                                              ; work                  ;
;                         |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                            ; altdq_dqs2_acv_cyclonev                                              ; work                  ;
;                   |mt41j128m16_p0_read_datapath:uread_datapath|                                                                                        ; 67.7 (9.5)           ; 103.0 (28.3)                     ; 35.3 (18.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (6)             ; 203 (71)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_read_datapath:uread_datapath                                                                                                                                                                                                                                                                                             ; mt41j128m16_p0_read_datapath                                         ; work                  ;
;                      |mt41j128m16_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|                                           ; 11.2 (11.2)          ; 16.5 (16.5)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_read_datapath:uread_datapath|mt41j128m16_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector                                                                                                                                                                                                       ; mt41j128m16_p0_read_valid_selector                                   ; work                  ;
;                      |mt41j128m16_p0_read_valid_selector:vsel_gen[0].read_buffering[1].uread_valid_selector|                                           ; 14.1 (14.1)          ; 15.4 (15.4)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_read_datapath:uread_datapath|mt41j128m16_p0_read_valid_selector:vsel_gen[0].read_buffering[1].uread_valid_selector                                                                                                                                                                                                       ; mt41j128m16_p0_read_valid_selector                                   ; work                  ;
;                      |mt41j128m16_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|                                           ; 11.1 (11.1)          ; 16.1 (16.1)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_read_datapath:uread_datapath|mt41j128m16_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector                                                                                                                                                                                                       ; mt41j128m16_p0_read_valid_selector                                   ; work                  ;
;                      |mt41j128m16_p0_read_valid_selector:vsel_gen[1].read_buffering[1].uread_valid_selector|                                           ; 21.8 (11.7)          ; 26.7 (16.4)                      ; 4.8 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (17)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_read_datapath:uread_datapath|mt41j128m16_p0_read_valid_selector:vsel_gen[1].read_buffering[1].uread_valid_selector                                                                                                                                                                                                       ; mt41j128m16_p0_read_valid_selector                                   ; work                  ;
;                         |lpm_decode:uvalid_select|                                                                                                     ; 10.1 (0.0)           ; 10.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_read_datapath:uread_datapath|mt41j128m16_p0_read_valid_selector:vsel_gen[1].read_buffering[1].uread_valid_selector|lpm_decode:uvalid_select                                                                                                                                                                              ; lpm_decode                                                           ; work                  ;
;                            |decode_f5f:auto_generated|                                                                                                 ; 10.1 (10.1)          ; 10.3 (10.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_read_datapath:uread_datapath|mt41j128m16_p0_read_valid_selector:vsel_gen[1].read_buffering[1].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated                                                                                                                                                    ; decode_f5f                                                           ; work                  ;
;                   |mt41j128m16_p0_reset:ureset|                                                                                                        ; 0.9 (0.3)            ; 37.8 (0.3)                       ; 37.3 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset                                                                                                                                                                                                                                                                                                             ; mt41j128m16_p0_reset                                                 ; work                  ;
;                      |mt41j128m16_p0_reset_sync:ureset_addr_cmd_clk|                                                                                   ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_addr_cmd_clk                                                                                                                                                                                                                                                               ; mt41j128m16_p0_reset_sync                                            ; work                  ;
;                      |mt41j128m16_p0_reset_sync:ureset_afi_clk|                                                                                        ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_afi_clk                                                                                                                                                                                                                                                                    ; mt41j128m16_p0_reset_sync                                            ; work                  ;
;                      |mt41j128m16_p0_reset_sync:ureset_avl_clk|                                                                                        ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_avl_clk                                                                                                                                                                                                                                                                    ; mt41j128m16_p0_reset_sync                                            ; work                  ;
;                      |mt41j128m16_p0_reset_sync:ureset_ctl_reset_clk|                                                                                  ; 0.3 (0.3)            ; 6.0 (6.0)                        ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_ctl_reset_clk                                                                                                                                                                                                                                                              ; mt41j128m16_p0_reset_sync                                            ; work                  ;
;                      |mt41j128m16_p0_reset_sync:ureset_scc_clk|                                                                                        ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_scc_clk                                                                                                                                                                                                                                                                    ; mt41j128m16_p0_reset_sync                                            ; work                  ;
;                      |mt41j128m16_p0_reset_sync:ureset_seq_clk|                                                                                        ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_seq_clk                                                                                                                                                                                                                                                                    ; mt41j128m16_p0_reset_sync                                            ; work                  ;
;                   |mt41j128m16_p0_write_datapath:uwrite_datapath|                                                                                      ; 19.6 (1.3)           ; 23.8 (1.3)                       ; 4.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (4)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_write_datapath:uwrite_datapath                                                                                                                                                                                                                                                                                           ; mt41j128m16_p0_write_datapath                                        ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_extender:afi_wdata_valid_extender|                                                                       ; 1.1 (1.1)            ; 2.7 (2.7)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_write_datapath:uwrite_datapath|mt41j128m16_p0_fr_cycle_extender:afi_wdata_valid_extender                                                                                                                                                                                                                                 ; mt41j128m16_p0_fr_cycle_extender                                     ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_extender:oct_ena_source_extender|                                                                        ; -0.5 (-0.5)          ; 1.5 (1.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_write_datapath:uwrite_datapath|mt41j128m16_p0_fr_cycle_extender:oct_ena_source_extender                                                                                                                                                                                                                                  ; mt41j128m16_p0_fr_cycle_extender                                     ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:afi_dm_shifter|                                                                                  ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_write_datapath:uwrite_datapath|mt41j128m16_p0_fr_cycle_shifter:afi_dm_shifter                                                                                                                                                                                                                                            ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:afi_dqs_en_shifter|                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_write_datapath:uwrite_datapath|mt41j128m16_p0_fr_cycle_shifter:afi_dqs_en_shifter                                                                                                                                                                                                                                        ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;                      |mt41j128m16_p0_fr_cycle_shifter:afi_wdata_shifter|                                                                               ; 15.8 (15.8)          ; 16.0 (16.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_write_datapath:uwrite_datapath|mt41j128m16_p0_fr_cycle_shifter:afi_wdata_shifter                                                                                                                                                                                                                                         ; mt41j128m16_p0_fr_cycle_shifter                                      ; work                  ;
;             |mt41j128m16_pll0:pll0|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                   ; mt41j128m16_pll0                                                     ; work                  ;
;             |mt41j128m16_s0:s0|                                                                                                                        ; 1118.6 (0.0)         ; 1276.7 (0.0)                     ; 163.5 (0.0)                                       ; 5.4 (0.0)                        ; 150.0 (0.0)          ; 1561 (0)            ; 1407 (0)                  ; 0 (0)         ; 190464            ; 34    ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0                                                                                                                                                                                                                                                                                                                                                                       ; mt41j128m16_s0                                                       ; work                  ;
;                |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 43.5 (43.5)          ; 65.8 (65.8)                      ; 22.3 (22.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 147 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_mm_bridge                                              ; work                  ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 242.7 (242.4)        ; 269.0 (268.7)                    ; 30.1 (30.1)                                       ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 409 (409)           ; 336 (335)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                                                                                                ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                        ; work                  ;
;                   |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                                                                                             ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ; work                  ;
;                      |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ; altsyncram                                                           ; work                  ;
;                         |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                    ; altsyncram_mri1                                                      ; work                  ;
;                   |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                                                                                             ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ; work                  ;
;                      |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ; altsyncram                                                           ; work                  ;
;                         |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                    ; altsyncram_mri1                                                      ; work                  ;
;                   |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                                                                                          ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench             ; work                  ;
;                |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                                                                                             ; altera_mem_if_sequencer_mem_no_ifdef_params                          ; work                  ;
;                   |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ; altsyncram                                                           ; work                  ;
;                      |altsyncram_fdj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_fdj1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_fdj1                                                      ; work                  ;
;                |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 4.9 (4.9)            ; 7.5 (7.5)                        ; 3.0 (3.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                                                                                             ; altera_mem_if_sequencer_rst                                          ; work                  ;
;                |mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 154.7 (0.0)          ; 167.2 (0.0)                      ; 13.0 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 285 (0)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                    ; mt41j128m16_s0_mm_interconnect_0                                     ; work                  ;
;                   |altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                ; work                  ;
;                   |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 4.7 (4.7)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                                ; work                  ;
;                   |altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                ; work                  ;
;                   |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                ; work                  ;
;                   |altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|                                                                     ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                ; work                  ;
;                   |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2.1 (2.1)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                ; work                  ;
;                   |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                                           ; work                  ;
;                   |altera_merlin_master_agent:cpu_inst_instruction_master_agent|                                                                       ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                           ; work                  ;
;                   |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                           ; work                  ;
;                   |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                                      ; work                  ;
;                   |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                                                                                                             ; altera_merlin_master_translator                                      ; work                  ;
;                   |altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                            ; work                  ;
;                   |altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                            ; work                  ;
;                   |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                            ; work                  ;
;                   |altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|                                                                          ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                            ; work                  ;
;                   |altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|                                                              ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                       ; work                  ;
;                   |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                       ; work                  ;
;                   |altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|                                                               ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                       ; work                  ;
;                   |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                       ; work                  ;
;                   |altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|                                                                ; 7.9 (7.9)            ; 11.4 (11.4)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                       ; work                  ;
;                   |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 4.3 (4.3)            ; 4.7 (4.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                       ; work                  ;
;                   |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 2.7 (2.7)            ; 3.7 (3.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                                        ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 8.4 (8.4)            ; 9.3 (9.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                               ; mt41j128m16_s0_mm_interconnect_0_cmd_demux                           ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                       ; mt41j128m16_s0_mm_interconnect_0_cmd_demux_001                       ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                           ; 42.5 (32.8)          ; 42.3 (32.7)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 67 (55)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                           ; mt41j128m16_s0_mm_interconnect_0_cmd_mux_003                         ; work                  ;
;                      |altera_merlin_arbitrator:arb|                                                                                                    ; 9.7 (8.0)            ; 9.7 (8.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 12 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                             ; work                  ;
;                         |altera_merlin_arb_adder:adder|                                                                                                ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                ; altera_merlin_arb_adder                                              ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                           ; 26.8 (24.2)          ; 29.0 (26.5)                      ; 2.3 (2.3)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                           ; mt41j128m16_s0_mm_interconnect_0_cmd_mux_005                         ; work                  ;
;                      |altera_merlin_arbitrator:arb|                                                                                                    ; 2.7 (2.7)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                              ; altera_merlin_arbitrator                                             ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_router:router|                                                                                     ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                     ; mt41j128m16_s0_mm_interconnect_0_router                              ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_router_001:router_001|                                                                             ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                             ; mt41j128m16_s0_mm_interconnect_0_router_001                          ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                       ; mt41j128m16_s0_mm_interconnect_0_rsp_demux_003                       ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                       ; mt41j128m16_s0_mm_interconnect_0_rsp_demux_005                       ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 14.3 (14.3)          ; 15.1 (15.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; mt41j128m16_s0_mm_interconnect_0_rsp_mux                             ; work                  ;
;                   |mt41j128m16_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|mt41j128m16_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                           ; mt41j128m16_s0_mm_interconnect_0_rsp_mux_001                         ; work                  ;
;                |rw_manager_ddr3:sequencer_rw_mgr_inst|                                                                                                 ; 374.8 (0.0)          ; 446.1 (0.0)                      ; 71.8 (0.0)                                        ; 0.5 (0.0)                        ; 110.0 (0.0)          ; 471 (0)             ; 530 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst                                                                                                                                                                                                                                                                                                                                 ; rw_manager_ddr3                                                      ; work                  ;
;                   |rw_manager_generic:rw_mgr_inst|                                                                                                     ; 374.8 (20.0)         ; 446.1 (32.9)                     ; 71.8 (12.9)                                       ; 0.5 (0.0)                        ; 110.0 (0.0)          ; 471 (10)            ; 530 (80)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst                                                                                                                                                                                                                                                                                                  ; rw_manager_generic                                                   ; work                  ;
;                      |rw_manager_core:rw_mgr_core_inst|                                                                                                ; 354.8 (68.0)         ; 413.2 (86.6)                     ; 58.9 (18.6)                                       ; 0.5 (0.0)                        ; 110.0 (0.0)          ; 461 (124)           ; 450 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst                                                                                                                                                                                                                                                                 ; rw_manager_core                                                      ; work                  ;
;                         |rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|                                                                                   ; 57.7 (0.0)           ; 57.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 40.0 (0.0)           ; 31 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i                                                                                                                                                                                                                      ; rw_manager_ac_ROM_no_ifdef_params                                    ; work                  ;
;                            |altsyncram:altsyncram_component|                                                                                           ; 57.7 (0.0)           ; 57.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 40.0 (0.0)           ; 31 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                      ; altsyncram                                                           ; work                  ;
;                               |altsyncram_37u1:auto_generated|                                                                                         ; 57.7 (49.5)          ; 57.3 (49.4)                      ; 0.0 (0.1)                                         ; 0.4 (0.2)                        ; 40.0 (40.0)          ; 31 (0)              ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_37u1:auto_generated                                                                                                                                                       ; altsyncram_37u1                                                      ; work                  ;
;                                  |decode_5ka:wr_decode|                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_37u1:auto_generated|decode_5ka:wr_decode                                                                                                                                  ; decode_5ka                                                           ; work                  ;
;                                  |mux_3gb:rd_mux|                                                                                                      ; 7.4 (7.4)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_37u1:auto_generated|mux_3gb:rd_mux                                                                                                                                        ; mux_3gb                                                              ; work                  ;
;                         |rw_manager_datamux:mux_iter[0].datamux_i|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i                                                                                                                                                                                                                        ; rw_manager_datamux                                                   ; work                  ;
;                         |rw_manager_datamux:mux_iter[1].datamux_i|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[1].datamux_i                                                                                                                                                                                                                        ; rw_manager_datamux                                                   ; work                  ;
;                         |rw_manager_datamux:mux_iter[2].datamux_i|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[2].datamux_i                                                                                                                                                                                                                        ; rw_manager_datamux                                                   ; work                  ;
;                         |rw_manager_datamux:mux_iter[3].datamux_i|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[3].datamux_i                                                                                                                                                                                                                        ; rw_manager_datamux                                                   ; work                  ;
;                         |rw_manager_di_buffer_wrap:di_buffer_wrap_i|                                                                                   ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i                                                                                                                                                                                                                      ; rw_manager_di_buffer_wrap                                            ; work                  ;
;                            |rw_manager_di_buffer:rw_manager_di_buffer_i|                                                                               ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i                                                                                                                                                                          ; rw_manager_di_buffer                                                 ; work                  ;
;                               |altsyncram:altsyncram_component|                                                                                        ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component                                                                                                                                          ; altsyncram                                                           ; work                  ;
;                                  |altsyncram_okr1:auto_generated|                                                                                      ; 20.5 (20.5)          ; 21.0 (21.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated                                                                                                           ; altsyncram_okr1                                                      ; work                  ;
;                         |rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|                                                                               ; 56.0 (0.0)           ; 57.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i                                                                                                                                                                                                                  ; rw_manager_inst_ROM_no_ifdef_params                                  ; work                  ;
;                            |altsyncram:altsyncram_component|                                                                                           ; 56.0 (0.0)           ; 57.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                  ; altsyncram                                                           ; work                  ;
;                               |altsyncram_2es1:auto_generated|                                                                                         ; 56.0 (41.8)          ; 57.8 (42.3)                      ; 1.8 (0.5)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 20 (0)              ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_2es1:auto_generated                                                                                                                                                   ; altsyncram_2es1                                                      ; work                  ;
;                                  |mux_2gb:rd_mux|                                                                                                      ; 14.2 (14.2)          ; 15.5 (15.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_2es1:auto_generated|mux_2gb:rd_mux                                                                                                                                    ; mux_2gb                                                              ; work                  ;
;                         |rw_manager_jumplogic:jumplogic_i|                                                                                             ; 44.7 (44.7)          ; 67.2 (67.2)                      ; 22.7 (22.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 85 (85)             ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i                                                                                                                                                                                                                                ; rw_manager_jumplogic                                                 ; work                  ;
;                         |rw_manager_read_datapath:read_datapath_i|                                                                                     ; 71.5 (8.2)           ; 78.3 (10.0)                      ; 6.8 (1.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 101 (19)            ; 117 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i                                                                                                                                                                                                                        ; rw_manager_read_datapath                                             ; work                  ;
;                            |rw_manager_bitcheck:bitcheck_i|                                                                                            ; 29.3 (29.3)          ; 30.0 (30.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i                                                                                                                                                                                         ; rw_manager_bitcheck                                                  ; work                  ;
;                            |rw_manager_pattern_fifo:pattern_fifo_i|                                                                                    ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i                                                                                                                                                                                 ; rw_manager_pattern_fifo                                              ; work                  ;
;                               |altsyncram:altsyncram_component|                                                                                        ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component                                                                                                                                                 ; altsyncram                                                           ; work                  ;
;                                  |altsyncram_8lr1:auto_generated|                                                                                      ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated                                                                                                                  ; altsyncram_8lr1                                                      ; work                  ;
;                            |rw_manager_write_decoder:write_decoder_i|                                                                                  ; 22.8 (2.2)           ; 27.0 (3.2)                       ; 4.2 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (6)              ; 60 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                               ; rw_manager_write_decoder                                             ; work                  ;
;                               |rw_manager_data_decoder:DO_decoder|                                                                                     ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                            ; rw_manager_data_decoder                                              ; work                  ;
;                               |rw_manager_dm_decoder:DM_decoder_i|                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                            ; rw_manager_dm_decoder                                                ; work                  ;
;                               |rw_manager_lfsr12:dm_lfsr_i|                                                                                            ; 5.7 (5.7)            ; 6.7 (6.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                   ; rw_manager_lfsr12                                                    ; work                  ;
;                               |rw_manager_lfsr36:do_lfsr_i|                                                                                            ; 12.8 (12.8)          ; 14.7 (14.7)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                   ; rw_manager_lfsr36                                                    ; work                  ;
;                         |rw_manager_write_decoder:write_decoder_i|                                                                                     ; 28.2 (9.7)           ; 36.8 (10.0)                      ; 8.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (36)             ; 59 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                                                        ; rw_manager_write_decoder                                             ; work                  ;
;                            |rw_manager_data_decoder:DO_decoder|                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                                                     ; rw_manager_data_decoder                                              ; work                  ;
;                            |rw_manager_dm_decoder:DM_decoder_i|                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                                                     ; rw_manager_dm_decoder                                                ; work                  ;
;                            |rw_manager_lfsr12:dm_lfsr_i|                                                                                               ; 5.7 (5.7)            ; 6.5 (6.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                                                            ; rw_manager_lfsr12                                                    ; work                  ;
;                            |rw_manager_lfsr36:do_lfsr_i|                                                                                               ; 10.5 (10.5)          ; 18.0 (18.0)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                                                            ; rw_manager_lfsr36                                                    ; work                  ;
;                |sequencer_data_mgr:sequencer_data_mgr_inst|                                                                                            ; 2.2 (2.2)            ; 2.9 (2.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst                                                                                                                                                                                                                                                                                                                            ; sequencer_data_mgr                                                   ; work                  ;
;                |sequencer_phy_mgr:sequencer_phy_mgr_inst|                                                                                              ; 28.1 (28.1)          ; 33.3 (33.3)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst                                                                                                                                                                                                                                                                                                                              ; sequencer_phy_mgr                                                    ; work                  ;
;                |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 24.6 (3.5)           ; 24.9 (3.6)                       ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 6 (6)               ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                                                                                            ; sequencer_reg_file                                                   ; work                  ;
;                   |altsyncram:altsyncram_component|                                                                                                    ; 21.1 (0.0)           ; 21.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                                                           ; work                  ;
;                      |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.1 (21.1)          ; 21.3 (21.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_c9v1                                                      ; work                  ;
;                |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 242.1 (205.9)        ; 259.4 (217.0)                    ; 17.4 (11.3)                                       ; 0.1 (0.1)                        ; 20.0 (0.0)           ; 310 (284)           ; 228 (203)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                                                                                              ; sequencer_scc_mgr                                                    ; work                  ;
;                   |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 5.6 (4.9)            ; 9.8 (9.1)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                                                                                       ; sequencer_scc_acv_wrapper                                            ; work                  ;
;                      |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                                                                                    ; sequencer_scc_acv_phase_decode                                       ; work                  ;
;                   |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 30.7 (0.0)           ; 32.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                                                                                           ; sequencer_scc_reg_file                                               ; work                  ;
;                      |altdpram:altdpram_component|                                                                                                     ; 30.7 (0.0)           ; 32.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                                                                                               ; altdpram                                                             ; work                  ;
;                         |dpram_k3s1:auto_generated|                                                                                                    ; 30.7 (20.0)          ; 32.5 (20.0)                      ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                                                                                                     ; dpram_k3s1                                                           ; work                  ;
;                            |decode_5la:wr_decode|                                                                                                      ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                                                                                                ; decode_5la                                                           ; work                  ;
;                            |mux_7hb:rd_mux|                                                                                                            ; 10.0 (10.0)          ; 11.7 (11.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                                                                                                      ; mux_7hb                                                              ; work                  ;
;          |mt41j128m16_user_control:mt41j128m16_user_control|                                                                                           ; 418.1 (0.0)          ; 439.0 (0.0)                      ; 25.8 (0.0)                                        ; 4.8 (0.0)                        ; 0.0 (0.0)            ; 603 (0)             ; 494 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control                                                                                                                                                                                                                                                                                                                                                                         ; mt41j128m16_user_control                                             ; work                  ;
;             |ddr_control_alarm:U5|                                                                                                                     ; 405.1 (398.1)        ; 420.7 (412.3)                    ; 20.4 (19.1)                                       ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 580 (579)           ; 475 (454)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5                                                                                                                                                                                                                                                                                                                                                    ; ddr_control_alarm                                                    ; work                  ;
;                |edge_detect:d01|                                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|edge_detect:d01                                                                                                                                                                                                                                                                                                                                    ; edge_detect                                                          ; work                  ;
;                |edge_detect:d02|                                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|edge_detect:d02                                                                                                                                                                                                                                                                                                                                    ; edge_detect                                                          ; work                  ;
;                |edge_detect:d03|                                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|edge_detect:d03                                                                                                                                                                                                                                                                                                                                    ; edge_detect                                                          ; work                  ;
;                |edge_detect:d04|                                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|edge_detect:d04                                                                                                                                                                                                                                                                                                                                    ; edge_detect                                                          ; work                  ;
;                |edge_detect:d05|                                                                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|edge_detect:d05                                                                                                                                                                                                                                                                                                                                    ; edge_detect                                                          ; work                  ;
;                |edge_detect:d06|                                                                                                                       ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|edge_detect:d06                                                                                                                                                                                                                                                                                                                                    ; edge_detect                                                          ; work                  ;
;                |edge_detect:d07|                                                                                                                       ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|edge_detect:d07                                                                                                                                                                                                                                                                                                                                    ; edge_detect                                                          ; work                  ;
;             |read_buffer:U6|                                                                                                                           ; 13.0 (0.0)           ; 18.3 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6                                                                                                                                                                                                                                                                                                                                                          ; read_buffer                                                          ; read_buffer           ;
;                |altsource_probe_top:in_system_sources_probes_0|                                                                                        ; 13.0 (0.0)           ; 18.3 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                                           ; altsource_probe_top                                                  ; read_buffer           ;
;                   |altsource_probe:issp_impl|                                                                                                          ; 13.0 (0.0)           ; 18.3 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                                                 ; altsource_probe                                                      ; work                  ;
;                      |altsource_probe_body:altsource_probe_body_inst|                                                                                  ; 13.0 (1.0)           ; 18.3 (1.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (2)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                  ; altsource_probe_body                                                 ; work                  ;
;                         |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                     ; 12.0 (5.0)           ; 17.3 (9.3)                       ; 5.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 19 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                         ; altsource_probe_impl                                                 ; work                  ;
;                            |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                                 ; 7.0 (7.0)            ; 8.0 (8.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                               ; sld_rom_sr                                                           ; work                  ;
;    |sld_hub:auto_hub|                                                                                                                                  ; 142.5 (0.5)          ; 161.0 (0.5)                      ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 221 (1)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                                              ; altera_sld            ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                ; 142.0 (0.0)          ; 160.5 (0.0)                      ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 220 (0)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                                          ; altera_sld            ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                          ; 142.0 (0.0)          ; 160.5 (0.0)                      ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 220 (0)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab                                                          ; alt_sld_fab           ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                      ; 142.0 (2.5)          ; 160.5 (4.3)                      ; 18.5 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 220 (1)             ; 164 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                                              ; alt_sld_fab           ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                           ; 139.5 (0.0)          ; 156.2 (0.0)                      ; 16.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 219 (0)             ; 153 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric                                    ; alt_sld_fab           ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                       ; 139.5 (108.8)        ; 156.2 (120.3)                    ; 16.7 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 219 (168)           ; 153 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                 ; sld_jtag_hub                                                         ; work                  ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                         ; 19.3 (19.3)          ; 22.3 (22.3)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                         ; sld_rom_sr                                                           ; work                  ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                       ; 11.4 (11.4)          ; 13.5 (13.5)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                       ; sld_shadow_jsm                                                       ; altera_sld            ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                                    ; 376.5 (-11.6)        ; 1121.5 (128.9)                   ; 746.5 (140.5)                                     ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 433 (2)             ; 2208 (298)                ; 0 (0)         ; 1220608           ; 149   ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap                                                        ; work                  ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                                          ; 388.1 (0.0)          ; 992.6 (0.0)                      ; 606.0 (0.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 431 (0)             ; 1910 (0)                  ; 0 (0)         ; 1220608           ; 149   ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                             ; sld_signaltap_impl                                                   ; work                  ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                                      ; 388.1 (50.7)         ; 992.6 (340.1)                    ; 606.0 (289.5)                                     ; 1.5 (0.1)                        ; 0.0 (0.0)            ; 431 (68)            ; 1910 (687)                ; 0 (0)         ; 1220608           ; 149   ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap_implb                                                  ; work                  ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                                           ; 15.5 (14.8)          ; 40.8 (40.2)                      ; 25.3 (25.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                       ; altdpram                                                             ; work                  ;
;                |lpm_decode:wdecoder|                                                                                                                   ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                   ; lpm_decode                                                           ; work                  ;
;                   |decode_vnf:auto_generated|                                                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                                                         ; decode_vnf                                                           ; work                  ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1220608           ; 149   ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                      ; altsyncram                                                           ; work                  ;
;                |altsyncram_it84:auto_generated|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1220608           ; 149   ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_it84:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_it84                                                      ; work                  ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                                           ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                       ; lpm_shiftreg                                                         ; work                  ;
;             |lpm_shiftreg:status_register|                                                                                                             ; 9.0 (9.0)            ; 9.7 (9.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                         ; work                  ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                                  ; 3.5 (3.5)            ; 7.5 (7.5)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                              ; serial_crc_16                                                        ; work                  ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                               ; 44.4 (44.4)          ; 61.2 (61.2)                      ; 16.8 (16.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                           ; sld_buffer_manager                                                   ; work                  ;
;             |sld_ela_control:ela_control|                                                                                                              ; 115.2 (0.4)          ; 384.1 (0.3)                      ; 268.9 (0.0)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 183 (1)             ; 778 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                          ; sld_ela_control                                                      ; work                  ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                               ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                  ; lpm_shiftreg                                                         ; work                  ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                                ; 92.9 (0.0)           ; 355.3 (0.0)                      ; 262.4 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 149 (0)             ; 762 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                                   ; sld_ela_basic_multi_level_trigger                                    ; work                  ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                                         ; 4.9 (4.9)            ; 195.2 (195.2)                    ; 190.3 (190.3)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 464 (464)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                        ; lpm_shiftreg                                                         ; work                  ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                                     ; 88.0 (0.0)           ; 160.1 (0.0)                      ; 72.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 149 (0)             ; 298 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                                    ; sld_mbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                                         ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                                         ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                                         ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                                         ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                                         ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                                         ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                                         ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                                         ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                                         ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                                          ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                                                                                            ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                                          ; 0.4 (0.4)            ; 0.9 (0.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                                          ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                                           ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                                          ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                                          ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                                          ; 0.4 (0.4)            ; 1.3 (1.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                                                             ; sld_sbpmg                                                            ; work                  ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                                                              ; sld_sbpmg                                                            ; work                  ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                                         ; 21.4 (21.5)          ; 26.6 (21.6)                      ; 5.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                            ; sld_ela_trigger_flow_mgr                                             ; work                  ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                                            ; -0.1 (-0.1)          ; 5.0 (5.0)                        ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                    ; lpm_shiftreg                                                         ; work                  ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                                         ; 131.7 (6.7)          ; 131.4 (7.0)                      ; 0.0 (0.3)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 47 (12)             ; 236 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                     ; sld_offload_buffer_mgr                                               ; work                  ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                                             ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                           ; lpm_counter                                                          ; work                  ;
;                   |cntr_qfi:auto_generated|                                                                                                            ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qfi:auto_generated                                                                                                                                                                                   ; cntr_qfi                                                             ; work                  ;
;                |lpm_counter:read_pointer_counter|                                                                                                      ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                    ; lpm_counter                                                          ; work                  ;
;                   |cntr_a2j:auto_generated|                                                                                                            ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                                                                                                                                            ; cntr_a2j                                                             ; work                  ;
;                |lpm_counter:status_advance_pointer_counter|                                                                                            ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                          ; lpm_counter                                                          ; work                  ;
;                   |cntr_49i:auto_generated|                                                                                                            ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                                                                                                                                                  ; cntr_49i                                                             ; work                  ;
;                |lpm_counter:status_read_pointer_counter|                                                                                               ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                             ; lpm_counter                                                          ; work                  ;
;                   |cntr_kri:auto_generated|                                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                                                     ; cntr_kri                                                             ; work                  ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                                      ; 13.3 (13.3)          ; 13.5 (13.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                    ; lpm_shiftreg                                                         ; work                  ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                                       ; 74.5 (74.5)          ; 74.5 (74.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 149 (149)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                     ; lpm_shiftreg                                                         ; work                  ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                                    ; 14.0 (14.0)          ; 13.8 (13.8)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                  ; lpm_shiftreg                                                         ; work                  ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                                    ; 15.0 (15.0)          ; 14.3 (14.3)                      ; 0.3 (0.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                ; sld_rom_sr                                                           ; work                  ;
;    |sys_control:U0|                                                                                                                                    ; 309.3 (0.0)          ; 329.5 (0.0)                      ; 20.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 512 (0)             ; 378 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sys_control                                                          ; work                  ;
;       |clock_lf:clock_lf|                                                                                                                              ; 69.0 (24.0)          ; 70.0 (24.0)                      ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (42)            ; 103 (37)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|clock_lf:clock_lf                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clock_lf                                                             ; work                  ;
;          |gen_divd:Gen_250K|                                                                                                                           ; 22.5 (22.5)          ; 23.0 (23.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_250K                                                                                                                                                                                                                                                                                                                                                                                                               ; gen_divd                                                             ; work                  ;
;          |gen_divd:Gen_500K|                                                                                                                           ; 22.5 (22.5)          ; 23.0 (23.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_500K                                                                                                                                                                                                                                                                                                                                                                                                               ; gen_divd                                                             ; work                  ;
;          |pll_L:pll_L|                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|clock_lf:clock_lf|pll_L:pll_L                                                                                                                                                                                                                                                                                                                                                                                                                     ; pll_L                                                                ; pll_L                 ;
;             |pll_L_0002:pll_l_inst|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst                                                                                                                                                                                                                                                                                                                                                                                               ; pll_L_0002                                                           ; pll_L                 ;
;                |altera_pll:altera_pll_i|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                       ; altera_pll                                                           ; work                  ;
;       |ds3231_i2c:ds3231_i2c|                                                                                                                          ; 161.3 (1.3)          ; 176.8 (1.5)                      ; 15.5 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 241 (3)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|ds3231_i2c:ds3231_i2c                                                                                                                                                                                                                                                                                                                                                                                                                             ; ds3231_i2c                                                           ; work                  ;
;          |ds3231_control:ds3231_control|                                                                                                               ; 72.6 (72.6)          ; 83.2 (83.2)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (105)           ; 131 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control                                                                                                                                                                                                                                                                                                                                                                                               ; ds3231_control                                                       ; work                  ;
;          |i2c_read:i2c_read|                                                                                                                           ; 42.7 (42.7)          ; 45.2 (45.2)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read                                                                                                                                                                                                                                                                                                                                                                                                           ; i2c_read                                                             ; work                  ;
;          |i2c_write:i2c_write|                                                                                                                         ; 44.7 (44.7)          ; 47.0 (47.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_write:i2c_write                                                                                                                                                                                                                                                                                                                                                                                                         ; i2c_write                                                            ; work                  ;
;       |led_test:led|                                                                                                                                   ; 6.0 (6.0)            ; 7.2 (7.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|led_test:led                                                                                                                                                                                                                                                                                                                                                                                                                                      ; led_test                                                             ; work                  ;
;       |sys_rst:sys_rst|                                                                                                                                ; 73.0 (73.0)          ; 75.5 (75.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 139 (139)           ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sys_control:U0|sys_rst:sys_rst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sys_rst                                                              ; work                  ;
;    |uart_top:U6|                                                                                                                                       ; 228.8 (0.3)          ; 235.6 (0.3)                      ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 405 (0)             ; 212 (1)                   ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top|uart_top:U6                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; uart_top                                                             ; work                  ;
;       |uart_115200:uart_115200|                                                                                                                        ; 83.5 (0.0)           ; 89.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (0)             ; 126 (0)                   ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200                                                                                                                                                                                                                                                                                                                                                                                                                              ; uart_115200                                                          ; uart_115200           ;
;          |uart_115200_rs232_0:rs232_0|                                                                                                                 ; 83.5 (1.5)           ; 89.5 (2.0)                       ; 6.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (3)             ; 126 (0)                   ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0                                                                                                                                                                                                                                                                                                                                                                                                  ; uart_115200_rs232_0                                                  ; uart_115200           ;
;             |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                                    ; 37.0 (2.0)           ; 40.8 (5.8)                       ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (4)              ; 59 (10)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                                                                                                            ; altera_up_rs232_in_deserializer                                      ; uart_115200           ;
;                |altera_up_rs232_counters:RS232_In_Counters|                                                                                            ; 10.8 (10.8)          ; 11.2 (11.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                                                                                                                 ; altera_up_rs232_counters                                             ; uart_115200           ;
;                |altera_up_sync_fifo:RS232_In_FIFO|                                                                                                     ; 23.8 (0.0)           ; 23.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                                                                                                          ; altera_up_sync_fifo                                                  ; uart_115200           ;
;                   |scfifo:Sync_FIFO|                                                                                                                   ; 23.8 (0.0)           ; 23.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                         ; scfifo                                                               ; work                  ;
;                      |scfifo_q9a1:auto_generated|                                                                                                      ; 23.8 (0.0)           ; 23.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                                                                              ; scfifo_q9a1                                                          ; work                  ;
;                         |a_dpfifo_d1a1:dpfifo|                                                                                                         ; 23.8 (12.8)          ; 23.8 (12.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 33 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                                                                         ; a_dpfifo_d1a1                                                        ; work                  ;
;                            |altsyncram_t0i1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                                                                                 ; altsyncram_t0i1                                                      ; work                  ;
;                            |cntr_h2b:rd_ptr_msb|                                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                     ; cntr_h2b                                                             ; work                  ;
;                            |cntr_i2b:wr_ptr|                                                                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                         ; cntr_i2b                                                             ; work                  ;
;                            |cntr_u27:usedw_counter|                                                                                                    ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                                  ; cntr_u27                                                             ; work                  ;
;             |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                                      ; 45.0 (10.8)          ; 46.7 (10.8)                      ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (22)             ; 67 (19)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                                                                                                              ; altera_up_rs232_out_serializer                                       ; uart_115200           ;
;                |altera_up_rs232_counters:RS232_Out_Counters|                                                                                           ; 9.4 (9.4)            ; 10.7 (10.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                                                                                                                  ; altera_up_rs232_counters                                             ; uart_115200           ;
;                |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                                    ; 24.6 (0.0)           ; 25.2 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                                                                                                           ; altera_up_sync_fifo                                                  ; uart_115200           ;
;                   |scfifo:Sync_FIFO|                                                                                                                   ; 24.6 (0.0)           ; 25.2 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                          ; scfifo                                                               ; work                  ;
;                      |scfifo_q9a1:auto_generated|                                                                                                      ; 24.6 (0.0)           ; 25.2 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 33 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                                                                               ; scfifo_q9a1                                                          ; work                  ;
;                         |a_dpfifo_d1a1:dpfifo|                                                                                                         ; 24.6 (13.6)          ; 25.2 (14.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (26)             ; 33 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                                                                          ; a_dpfifo_d1a1                                                        ; work                  ;
;                            |altsyncram_t0i1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                                                                                  ; altsyncram_t0i1                                                      ; work                  ;
;                            |cntr_h2b:rd_ptr_msb|                                                                                                       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                      ; cntr_h2b                                                             ; work                  ;
;                            |cntr_i2b:wr_ptr|                                                                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                          ; cntr_i2b                                                             ; work                  ;
;                            |cntr_u27:usedw_counter|                                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                                   ; cntr_u27                                                             ; work                  ;
;       |uart_control:uart_control|                                                                                                                      ; 145.0 (145.0)        ; 145.7 (145.7)                    ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 243 (243)           ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|uart_top:U6|uart_control:uart_control                                                                                                                                                                                                                                                                                                                                                                                                                            ; uart_control                                                         ; work                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                          ;
+---------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                      ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; clk_out1                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_out2                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_out3                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_out4                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_out5                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ds3231_scl                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_reset_n               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; k64_spi_cs                ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; k64_spi_clk               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; k64_spi_dout              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_FPGA0                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED_FPGA1                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_dm[0]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dm[1]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; uart_tx                   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_ck[0]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; mem_ck_n[0]               ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; AD1_CS                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AD1_SCLK                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AD1_MOSI                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AD2_CS                    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AD2_SCLK                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AD2_MOSI                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_a[0]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[1]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[2]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[3]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[4]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[5]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[6]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[7]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[8]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[9]                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[10]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[11]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[12]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_a[13]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_ba[0]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_ba[1]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_ba[2]                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_cke                   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_cs_n                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_ras_n                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_cas_n                 ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_we_n                  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; mem_odt                   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; A7K                       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AD1_MISO                  ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; AD2_MISO                  ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; k64_spi_din               ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; clk_in3                   ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; key                       ; Input    ; --   ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; K64_AD[0]                 ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; K64_AD[1]                 ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; K64_AD[2]                 ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; K64_AD[3]                 ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; K64_AD[4]                 ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; K64_AD[5]                 ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; K64_AD[6]                 ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; K64_AD[7]                 ; Bidir    ; --   ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ds3231_sda                ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_dq[0]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[1]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[2]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[3]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[4]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[5]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[6]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[7]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[8]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[9]                 ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[10]                ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[11]                ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[12]                ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[13]                ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[14]                ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dq[15]                ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; mem_dqs[0]                ; Bidir    ; --   ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs[1]                ; Bidir    ; --   ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs_n[0]              ; Bidir    ; --   ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs_n[1]              ; Bidir    ; --   ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; K64_ALE                   ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; K64_CS0                   ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; K64_RW                    ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; clk_in2                   ; Input    ; --   ; (0)  ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; oct_rzqin                 ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; clk_in1                   ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; K64_CLK                   ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; uart_rx                   ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; termination_blk0~_rzq_pad ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; AD1_MISO                                                                                                                                                                                                                                                                           ;                   ;         ;
; AD2_MISO                                                                                                                                                                                                                                                                           ;                   ;         ;
; k64_spi_din                                                                                                                                                                                                                                                                        ;                   ;         ;
; clk_in3                                                                                                                                                                                                                                                                            ;                   ;         ;
; key                                                                                                                                                                                                                                                                                ;                   ;         ;
; K64_AD[0]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[0]~feeder                                                                                                                                                                                                                      ; 1                 ; 0       ;
; K64_AD[1]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - microchip_interact:U5|flexbus:U1|k64_address[1]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]~feeder                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]~feeder                                                                                                                                                                                                                    ; 0                 ; 0       ;
; K64_AD[2]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[2]~feeder                                                                                                                                                                                                                      ; 1                 ; 0       ;
; K64_AD[3]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - microchip_interact:U5|flexbus:U1|k64_address[3]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|fdat_temp_09[3]                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]~feeder                                                                                                                                                                                                                 ; 0                 ; 0       ;
; K64_AD[4]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - microchip_interact:U5|flexbus:U1|k64_address[4]                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|fdat_temp_09[4]                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                           ; 1                 ; 0       ;
; K64_AD[5]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - microchip_interact:U5|flexbus:U1|k64_address[5]                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]~feeder                                                                                                                                                                                                                 ; 1                 ; 0       ;
; K64_AD[6]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - microchip_interact:U5|flexbus:U1|k64_address[6]                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]~feeder                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                                                                                                                                                                                                    ; 1                 ; 0       ;
; K64_AD[7]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - microchip_interact:U5|flexbus:U1|k64_address[7]                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|fdat_temp_09[7]                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]~feeder                                                                                                                                                                                                                 ; 1                 ; 0       ;
; ds3231_sda                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|Selector7~2                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_write:i2c_write|cnt~15                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_write:i2c_write|cnt~1                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_write:i2c_write|Selector7~1                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|Selector8~2                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|Selector6~0                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|dataread[0]~0                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|dataread[1]~1                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|dataread[2]~2                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|dataread[3]~3                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|dataread[4]~4                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|dataread[5]~5                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|dataread[6]~6                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|dataread[7]~7                                                                                                                                                                                                        ; 0                 ; 0       ;
; mem_dq[0]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; mem_dq[1]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; mem_dq[2]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; mem_dq[3]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; mem_dq[4]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; mem_dq[5]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; mem_dq[6]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; mem_dq[7]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; mem_dq[8]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; mem_dq[9]                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; mem_dq[10]                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; mem_dq[11]                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; mem_dq[12]                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; mem_dq[13]                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; mem_dq[14]                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; mem_dq[15]                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; mem_dqs[0]                                                                                                                                                                                                                                                                         ;                   ;         ;
; mem_dqs[1]                                                                                                                                                                                                                                                                         ;                   ;         ;
; mem_dqs_n[0]                                                                                                                                                                                                                                                                       ;                   ;         ;
; mem_dqs_n[1]                                                                                                                                                                                                                                                                       ;                   ;         ;
; K64_ALE                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - microchip_interact:U5|flexbus:U1|K64_AD~8                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[4]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[5]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[0]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[2]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[1]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[3]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[7]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|k64_address[6]                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                           ; 0                 ; 0       ;
; K64_CS0                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - microchip_interact:U5|flexbus:U1|fdat_temp_09[7]~1                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]~feeder                                                                                                                                                                                                                 ; 0                 ; 0       ;
; K64_RW                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - microchip_interact:U5|flexbus:U1|K64_AD~8                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - microchip_interact:U5|flexbus:U1|fdat_temp_09[7]~1                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                          ; 1                 ; 0       ;
; clk_in2                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - clk_out1~output                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - clk_out2~output                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - clk_out3~output                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - clk_out4~output                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - clk_out5~output                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
; oct_rzqin                                                                                                                                                                                                                                                                          ;                   ;         ;
; clk_in1                                                                                                                                                                                                                                                                            ;                   ;         ;
; K64_CLK                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - K64_CLK~inputCLKENA0                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; uart_rx                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data~0                                                                                                                                      ; 0                 ; 0       ;
;      - uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]~feeder                                                                                                                           ; 0                 ; 0       ;
; termination_blk0~_rzq_pad                                                                                                                                                                                                                                                          ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Location                   ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; K64_ALE                                                                                                                                                                                                                                                                                                                                                                                                                               ; PIN_B3                     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; K64_CLK                                                                                                                                                                                                                                                                                                                                                                                                                               ; PIN_A3                     ; 8       ; Clock                                 ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                          ; JTAG_X0_Y4_N3              ; 1578    ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                          ; JTAG_X0_Y4_N3              ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|K64_SPI:U2|tx_state.00000010                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X39_Y41_N56             ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|K64_AD~8                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y44_N51        ; 8       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|WideOr0~1                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X32_Y28_N36        ; 8       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|a_fefifo_b6f:fifo_state|_~0                                                                                                                                                                                                                                                                            ; LABCELL_X21_Y8_N18         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|valid_rreq                                                                                                                                                                                                                                                                                             ; LABCELL_X21_Y8_N21         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y24_N3        ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                  ; LABCELL_X47_Y24_N51        ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|valid_wrreq                                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y24_N9         ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X37_Y24_N48       ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|valid_wrreq                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X49_Y25_N45       ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|fdat_temp_09[7]~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X32_Y28_N42        ; 3       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|pos_Ch0_Data_en                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X10_Y14_N51        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|pos_Ch0_Dataf_en_ads1                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X32_Y27_N27        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|pos_Ch0_Dataf_en_ads2                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y31_N57        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|pos_Ch1_Dataf_en_ads1                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X32_Y29_N54        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|pos_Ch1_Dataf_en_ads2                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y31_N12        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; microchip_interact:U5|flexbus:U1|pos_Ch2_Data_en                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y26_N21        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|Selector17~0                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X9_Y25_N54        ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|Selector35~0                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y24_N36         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|Selector53~0                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y27_N30         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|Selector69~0                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y28_N0         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|always1~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y29_N33        ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|minute[0]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y29_N51        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|msecond[0]~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X18_Y34_N33       ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|msecond[0]~1                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X18_Y34_N3        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|second[6]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y33_N15        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|second[6]~1                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X18_Y34_N36       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|timecnt[7]~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X18_Y34_N48       ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch0|timecnt[7]~1                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X18_Y34_N6        ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch1|always1~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y38_N24        ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch1|minute[1]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y38_N27        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch1|msecond[12]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y38_N48        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch1|msecond[12]~1                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y38_N42        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch1|second[0]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y38_N39        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch1|second[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y38_N33        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch1|timecnt[3]~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y38_N57        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch1|timecnt[3]~1                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y38_N45        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|always1~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X12_Y30_N42        ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|minute[3]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y29_N21        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|msecond[10]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y31_N57        ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|msecond[10]~1                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y29_N6         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|second[5]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y29_N57        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|second[5]~1                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y29_N27        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|timecnt[10]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y29_N3         ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch2|timecnt[10]~1                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y29_N9         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|always1~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y30_N57        ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|minute[1]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y28_N33        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|msecond[2]~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X14_Y30_N57        ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|msecond[2]~1                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X14_Y30_N30        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|second[0]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y28_N45        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|second[0]~1                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X14_Y30_N39        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|timecnt[15]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y30_N6         ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|disconnect_detect:U2|timer:timer_Ch3|timecnt[15]~1                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X14_Y30_N33        ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat0_high_cnter[7]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y31_N54        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat0_high_cnter[7]~2                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X25_Y31_N0         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat0_low_cnter[0]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X25_Y31_N18        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat1_high_cnter[3]~1                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X23_Y32_N54       ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat1_high_cnter[3]~2                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y32_N6         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat1_low_cnter[0]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y32_N0         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat2_high_cnter[0]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X26_Y30_N27        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat2_high_cnter[0]~2                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X26_Y30_N18        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat2_low_cnter[2]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X26_Y30_N0         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat3_high_cnter[5]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y30_N48        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat3_high_cnter[5]~2                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y29_N12        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|generate_alarm:U2|dat3_low_cnter[7]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y29_N54        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|Selector0~1                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y28_N54        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|Selector102~1                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y32_N51        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|Selector34~1                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y30_N12       ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|Selector68~1                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y29_N6         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_max[11]~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X25_Y27_N42        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_max_state[1]                                                                                                                                                                                                                                                                                                                                                ; FF_X29_Y27_N29             ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_max_temp[1]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y27_N45        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_max_temp[1]~2                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y27_N48        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat0_min_state.00000010                                                                                                                                                                                                                                                                                                                                          ; FF_X29_Y27_N17             ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat1_max[1]~0                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y30_N9        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat1_max_state[1]                                                                                                                                                                                                                                                                                                                                                ; FF_X39_Y30_N59             ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat1_max_temp[0]~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y30_N6        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat1_max_temp[0]~2                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X39_Y30_N12        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat1_min_state.00000010                                                                                                                                                                                                                                                                                                                                          ; FF_X39_Y30_N26             ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_max[11]~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y29_N9         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_max_state[1]                                                                                                                                                                                                                                                                                                                                                ; FF_X24_Y29_N5              ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_max_temp[10]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y29_N48        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_max_temp[10]~2                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y29_N54        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat2_min_state.00000010                                                                                                                                                                                                                                                                                                                                          ; FF_X24_Y30_N23             ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_max[9]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y32_N48        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_max_state[1]                                                                                                                                                                                                                                                                                                                                                ; FF_X37_Y32_N47             ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_max_temp[11]~0                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X37_Y32_N57       ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_max_temp[11]~2                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X37_Y32_N12       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|shake_detect:U1|zero_swing_detect:U2|search_pole:U1|dat3_min_state.00000010                                                                                                                                                                                                                                                                                                                                          ; FF_X37_Y32_N26             ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|trouble_detect:U3|Ch0_trouble_cnt[3]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X12_Y27_N57        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|trouble_detect:U3|Ch1_trouble_cnt[5]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y27_N18        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|trouble_detect:U3|Ch2_trouble_cnt[5]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y31_N33        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|trouble_detect:U3|Ch3_trouble_cnt[4]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y29_N57        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_detect:U3|trouble_detect:U3|always1~0                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y31_N57        ; 43      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[47]                                                                                                                                                                                                          ; FF_X35_Y27_N49             ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                                                                                                                                            ; FF_X36_Y27_N26             ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_15_sticky_ena_q[0]                                                                                                                                                                                 ; FF_X36_Y27_N4              ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15|delay_signals[0][0]                                                                                                                                           ; FF_X36_Y27_N34             ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]                                                                                                                                                   ; FF_X32_Y30_N52             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                                                                                                                                   ; FF_X32_Y30_N47             ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]                                                                                                                                                   ; FF_X36_Y27_N37             ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14|delay_signals[0][0]                                                                                                                                                   ; FF_X39_Y33_N53             ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                                                                                                          ; FF_X32_Y30_N46             ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                                                                                                                          ; FF_X47_Y30_N59             ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                                                                                                                                     ; FF_X36_Y27_N23             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_clkproc~0                                                                                                                                                                      ; LABCELL_X39_Y33_N48        ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[47]                                                                                                                                                                                                          ; FF_X34_Y30_N2              ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                                                                                                                                            ; FF_X35_Y34_N53             ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_15_sticky_ena_q[0]                                                                                                                                                                                 ; FF_X28_Y26_N16             ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15|delay_signals[0][0]                                                                                                                                           ; FF_X31_Y33_N52             ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]                                                                                                                                                   ; FF_X40_Y34_N41             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                                                                                                                                   ; FF_X39_Y34_N58             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]                                                                                                                                                   ; FF_X39_Y34_N59             ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14|delay_signals[0][0]                                                                                                                                                   ; FF_X32_Y34_N52             ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                                                                                                          ; FF_X40_Y34_N37             ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                                                                                                                          ; FF_X36_Y34_N59             ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                                                                                                                                     ; FF_X21_Y32_N26             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_clkproc~0                                                                                                                                                                      ; LABCELL_X32_Y34_N51        ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[47]                                                                                                                                                                                                          ; FF_X31_Y35_N50             ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                                                                                                                                            ; FF_X36_Y36_N50             ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_15_sticky_ena_q[0]                                                                                                                                                                                 ; FF_X36_Y35_N28             ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15|delay_signals[0][0]                                                                                                                                           ; FF_X39_Y36_N25             ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]                                                                                                                                                   ; FF_X28_Y37_N50             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                                                                                                                                   ; FF_X37_Y37_N58             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]                                                                                                                                                   ; FF_X37_Y37_N59             ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14|delay_signals[0][0]                                                                                                                                                   ; FF_X39_Y36_N5              ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                                                                                                          ; FF_X28_Y37_N59             ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                                                                                                                          ; FF_X40_Y39_N37             ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                                                                                                                                     ; FF_X31_Y35_N17             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_clkproc~0                                                                                                                                                                      ; LABCELL_X39_Y36_N6         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[47]                                                                                                                                                                                                          ; FF_X34_Y38_N2              ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                                                                                                                                            ; FF_X21_Y37_N50             ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_15_sticky_ena_q[0]                                                                                                                                                                                 ; FF_X24_Y38_N59             ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15|delay_signals[0][0]                                                                                                                                           ; FF_X21_Y36_N37             ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14|delay_signals[0][0]                                                                                                                                                   ; FF_X31_Y39_N38             ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                                                                                                                                   ; FF_X26_Y39_N53             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]                                                                                                                                                   ; FF_X26_Y39_N46             ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14|delay_signals[0][0]                                                                                                                                                   ; FF_X23_Y36_N53             ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                                                                                                                          ; FF_X31_Y39_N55             ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                                                                                                                          ; FF_X21_Y36_N59             ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                                                                                                                                     ; FF_X21_Y32_N56             ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_clkproc~0                                                                                                                                                                      ; MLABCELL_X23_Y36_N48       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|ads_top:U1|AD2:ad2|channel_flag~0                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X32_Y41_N48        ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|ads_top:U1|AD2:ad2|channel_flag~2                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y41_N30        ; 16      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|ads_top:U1|AD2:ad2|cmd_length[0]~0                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X29_Y40_N15        ; 16      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|ads_top:U1|AD2:ad2|pkg_num[9]~0                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y40_N42        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|ads_top:U1|V11_SPI:ad1|channel_flag~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X32_Y41_N6         ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|ads_top:U1|V11_SPI:ad1|cmd_length[6]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X26_Y42_N9         ; 16      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|ads_top:U1|V11_SPI:ad1|cmd_length[6]~1                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X26_Y42_N6         ; 16      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|ads_top:U1|V11_SPI:ad1|pkg_num[10]~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X26_Y42_N12        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg~0                                                                                                                                                                                               ; LABCELL_X2_Y13_N27         ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[10]~3                                                                                                                                                                                          ; LABCELL_X1_Y10_N27         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]~1                                                                                                                                                   ; LABCELL_X1_Y10_N54         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~1                                                                                                                                              ; LABCELL_X1_Y10_N57         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                                                                                                                                                                     ; LABCELL_X1_Y10_N24         ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg~0                                                                                                                                                                                               ; LABCELL_X5_Y7_N33          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[5]~3                                                                                                                                                                                           ; LABCELL_X2_Y15_N21         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]~1                                                                                                                                                   ; LABCELL_X5_Y7_N54          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~1                                                                                                                                              ; LABCELL_X5_Y7_N57          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                                                                                                                                                                     ; LABCELL_X5_Y7_N30          ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg~0                                                                                                                                                                                               ; LABCELL_X2_Y14_N33         ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[6]~3                                                                                                                                                                                           ; LABCELL_X2_Y14_N15         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]~1                                                                                                                                                   ; LABCELL_X2_Y10_N15         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]~1                                                                                                                                              ; LABCELL_X2_Y10_N54         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                                                                                                                                                                     ; LABCELL_X2_Y14_N30         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg~0                                                                                                                                                                                               ; MLABCELL_X4_Y15_N51        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[11]~3                                                                                                                                                                                          ; MLABCELL_X4_Y15_N57        ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]~1                                                                                                                                                   ; LABCELL_X5_Y12_N48         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~1                                                                                                                                              ; LABCELL_X5_Y12_N51         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                                                                                                                                                                     ; MLABCELL_X4_Y15_N12        ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_ch0_ads1_sim[5]~2                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X6_Y28_N54         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_ch1_ads1_sim[2]~2                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X6_Y28_N36         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data0[14]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y35_N33        ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data0[14]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y35_N6         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[9]~0                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X18_Y35_N57       ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data1[9]~1                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y35_N45        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data2[9]~0                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X18_Y35_N51       ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data2[9]~1                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y34_N57        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data3[3]~0                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X18_Y28_N57       ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|decimate_cnt_Data3[3]~1                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X13_Y30_N57       ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|pos_Data0_out_en                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y19_N0         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|pos_Data1_out_en                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y26_N0         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|pos_Data2_out_en                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X4_Y24_N12        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_source:U1|signal_produce:U2|dat_decimate:U1|pos_Data3_out_en                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y28_N24        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|afi_mux_ddr3_ddrx:m0|afi_addr_r[8]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X25_Y10_N39        ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_ddrx_mm_st_converter:a0|always2~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y21_N21        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[10]~0                                            ; LABCELL_X24_Y10_N9         ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|last_is_write~0                                                                                                                                  ; MLABCELL_X23_Y12_N21       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[0]~1                                                                                                                                    ; MLABCELL_X23_Y18_N24       ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]~0                                                                                                                                        ; LABCELL_X26_Y19_N9         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~0                                                                                                                                               ; LABCELL_X24_Y18_N54        ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                           ; FF_X24_Y19_N32             ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|int_queue_full                                                                                                                                       ; LABCELL_X26_Y19_N51        ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_tfaw_cmd_cnt~1                                                                                                                             ; LABCELL_X21_Y12_N54        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always145~0                                                                                                                                    ; LABCELL_X25_Y16_N57        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                     ; LABCELL_X41_Y14_N33        ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~5                ; LABCELL_X41_Y14_N51        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~6                ; LABCELL_X41_Y14_N36        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|pulse_ram_output~2 ; LABCELL_X41_Y14_N48        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[4]~0                                                                                                                               ; LABCELL_X25_Y15_N54        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|afi_wlat_minus_1[0][0]                                                                                                                   ; FF_X34_Y16_N34             ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2]~2                                                                                                    ; LABCELL_X20_Y13_N57        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|int_enter_power_saving_ready~0                                                                                                                     ; LABCELL_X25_Y11_N36        ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]~0                                                                                               ; MLABCELL_X23_Y11_N21       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                         ; LABCELL_X25_Y11_N48        ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~5                                                                                                                                            ; LABCELL_X21_Y16_N24        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]~26                                                                                                                                           ; LABCELL_X17_Y18_N54        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]~17                                                                                                                                           ; LABCELL_X14_Y13_N42        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][3]~35                                                                                                                                           ; LABCELL_X16_Y15_N27        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~3                                                                                                                                                ; LABCELL_X26_Y16_N21        ; 83      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~4                                                                                                                                                ; LABCELL_X26_Y16_N15        ; 84      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~0                                                                                                                                                ; LABCELL_X26_Y16_N30        ; 82      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~2                                                                                                                                                ; LABCELL_X26_Y16_N3         ; 84      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]~0                                                                      ; LABCELL_X36_Y21_N24        ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]~1                                                                      ; LABCELL_X36_Y21_N12        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~0                                                                                ; MLABCELL_X28_Y15_N39       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~1                                                                                ; LABCELL_X24_Y13_N39        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~10                                                                               ; MLABCELL_X28_Y15_N30       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~11                                                                               ; MLABCELL_X28_Y15_N3        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~12                                                                               ; MLABCELL_X34_Y15_N15       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~13                                                                               ; LABCELL_X29_Y14_N33        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~14                                                                               ; MLABCELL_X28_Y15_N12       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~15                                                                               ; MLABCELL_X28_Y15_N36       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~2                                                                                ; MLABCELL_X28_Y15_N42       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~3                                                                                ; LABCELL_X24_Y13_N30        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~4                                                                                ; MLABCELL_X28_Y15_N0        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~5                                                                                ; MLABCELL_X28_Y15_N33       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~6                                                                                ; MLABCELL_X28_Y15_N45       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~7                                                                                ; MLABCELL_X28_Y15_N15       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~8                                                                                ; MLABCELL_X28_Y15_N21       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~9                                                                                ; MLABCELL_X28_Y15_N18       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][2]~2                                          ; MLABCELL_X28_Y20_N21       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[10][0]~50                                        ; MLABCELL_X34_Y20_N54       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[11][2]~54                                        ; MLABCELL_X28_Y19_N51       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[12][2]~58                                        ; MLABCELL_X28_Y19_N39       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[13][0]~62                                        ; LABCELL_X36_Y18_N24        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[14][2]~66                                        ; LABCELL_X36_Y18_N57        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[15][2]~69                                        ; MLABCELL_X28_Y18_N54       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][2]~7                                          ; MLABCELL_X28_Y18_N39       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][1]~12                                         ; MLABCELL_X28_Y18_N33       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][2]~17                                         ; LABCELL_X26_Y18_N21        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][2]~22                                         ; LABCELL_X26_Y18_N36        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][2]~27                                         ; LABCELL_X29_Y18_N48        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][2]~32                                         ; LABCELL_X29_Y18_N54        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][2]~37                                         ; LABCELL_X32_Y20_N18        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[8][2]~42                                         ; LABCELL_X32_Y20_N54        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[9][1]~46                                         ; MLABCELL_X34_Y20_N36       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~0                                                                              ; LABCELL_X41_Y17_N21        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~0                                                                              ; LABCELL_X39_Y17_N57        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~0                                                                              ; LABCELL_X35_Y17_N36        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~0                                                                              ; MLABCELL_X34_Y16_N36       ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always19~0                                                                              ; LABCELL_X41_Y18_N57        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always21~0                                                                              ; LABCELL_X36_Y16_N15        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always23~0                                                                              ; MLABCELL_X37_Y20_N9        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always25~0                                                                              ; LABCELL_X39_Y19_N27        ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always27~0                                                                              ; LABCELL_X32_Y19_N15        ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always29~0                                                                              ; LABCELL_X31_Y18_N9         ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always31~0                                                                              ; LABCELL_X32_Y16_N30        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always33~0                                                                              ; MLABCELL_X34_Y15_N36       ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~0                                                                               ; LABCELL_X31_Y18_N33        ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~0                                                                               ; LABCELL_X35_Y21_N0         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                               ; MLABCELL_X34_Y15_N30       ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                               ; LABCELL_X31_Y18_N36        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~0                                                               ; LABCELL_X36_Y21_N54        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][2]~7                                                           ; MLABCELL_X37_Y20_N54       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][5]~5                                                           ; LABCELL_X39_Y19_N36        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][0]~3                                                           ; LABCELL_X32_Y19_N45        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][4]~4                                                           ; LABCELL_X31_Y18_N3         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][4]~2                                                           ; LABCELL_X32_Y18_N27        ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~1                                                            ; LABCELL_X41_Y17_N45        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][5]~0                                                            ; MLABCELL_X28_Y17_N21       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][4]~6                                                            ; LABCELL_X36_Y16_N9         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][0]~1                                                         ; LABCELL_X32_Y21_N21        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[14][0]~6                                                        ; LABCELL_X32_Y15_N54        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]~2                                                         ; LABCELL_X31_Y21_N45        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][1]~3                                                         ; LABCELL_X31_Y20_N45        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[3][2]~0                                                         ; LABCELL_X35_Y19_N30        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][0]~4                                                         ; LABCELL_X35_Y16_N57        ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]~5                                                         ; LABCELL_X31_Y17_N3         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[8][0]~7                                                         ; LABCELL_X41_Y18_N21        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~1                                                                ; LABCELL_X36_Y21_N18        ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[10][1]~53                                                                                 ; LABCELL_X26_Y13_N9         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[11][3]~58                                                                                 ; MLABCELL_X28_Y13_N51       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[12][2]~63                                                                                 ; MLABCELL_X28_Y13_N21       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[13][0]~68                                                                                 ; LABCELL_X24_Y13_N27        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[14][1]~73                                                                                 ; LABCELL_X24_Y13_N45        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[15][3]~77                                                                                 ; LABCELL_X25_Y13_N36        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][1]~2                                                                                   ; MLABCELL_X28_Y14_N33       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][0]~8                                                                                   ; MLABCELL_X28_Y13_N54       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][0]~14                                                                                  ; LABCELL_X31_Y13_N21        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][0]~20                                                                                  ; LABCELL_X31_Y13_N54        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][0]~26                                                                                  ; LABCELL_X32_Y13_N18        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][3]~32                                                                                  ; LABCELL_X32_Y13_N54        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][1]~38                                                                                  ; LABCELL_X26_Y13_N24        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[8][1]~43                                                                                  ; LABCELL_X26_Y13_N27        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[9][0]~48                                                                                  ; LABCELL_X26_Y13_N51        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[1]~4                                                                               ; MLABCELL_X28_Y14_N36       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][3]~2                                                                                         ; LABCELL_X35_Y15_N21        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[10][1]~52                                                                                       ; LABCELL_X39_Y14_N27        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[11][0]~57                                                                                       ; MLABCELL_X37_Y14_N39       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[12][2]~62                                                                                       ; MLABCELL_X37_Y14_N45       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[13][0]~67                                                                                       ; LABCELL_X36_Y14_N21        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[14][3]~72                                                                                       ; LABCELL_X35_Y14_N45        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[15][3]~76                                                                                       ; LABCELL_X36_Y14_N27        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][1]~7                                                                                         ; LABCELL_X36_Y14_N6         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][2]~12                                                                                        ; LABCELL_X35_Y14_N15        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][3]~17                                                                                        ; LABCELL_X36_Y15_N36        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][1]~22                                                                                        ; LABCELL_X36_Y15_N54        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][3]~27                                                                                        ; MLABCELL_X37_Y15_N21       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][3]~32                                                                                        ; LABCELL_X39_Y15_N51        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][0]~38                                                                                        ; MLABCELL_X37_Y14_N21       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[8][2]~43                                                                                        ; LABCELL_X39_Y15_N21        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[9][0]~47                                                                                        ; LABCELL_X39_Y14_N21        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]~1                                                                                                                                                                                                                                                    ; LABCELL_X35_Y7_N0          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~0                                                                                                                                                                                                                                                     ; LABCELL_X35_Y6_N6          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~5                                                                                                                                                                                                                                                     ; LABCELL_X35_Y7_N30         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                        ; LABCELL_X35_Y7_N15         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~0                                                                                                                                                                                                                                                     ; LABCELL_X35_Y7_N6          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~1                                                                                                                                                                                                                                                     ; LABCELL_X35_Y7_N9          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~0                                                                                                                                                                                                                                                ; LABCELL_X36_Y7_N42         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]~5                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y7_N45        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                                       ; MLABCELL_X37_Y7_N21        ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                  ; FF_X35_Y7_N41              ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                  ; FF_X35_Y7_N20              ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                             ; FF_X35_Y7_N56              ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                 ; FF_X37_Y7_N50              ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                                                        ; LABCELL_X39_Y4_N18         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~3                                                                                                                                                                                                                                                  ; LABCELL_X39_Y4_N12         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~1                                                                                                                                                                                                                                                  ; LABCELL_X40_Y7_N57         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~2                                                                                                                                                                                                                                                  ; LABCELL_X35_Y6_N24         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                   ; LABCELL_X40_Y7_N27         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                    ; LABCELL_X32_Y7_N45         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y7_N30        ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                  ; LABCELL_X39_Y7_N39         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                           ; LABCELL_X39_Y7_N54         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                 ; FF_X1_Y6_N50               ; 19      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                               ; LABCELL_X1_Y6_N57          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                    ; LABCELL_X1_Y6_N27          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                      ; LABCELL_X2_Y6_N39          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                       ; LABCELL_X7_Y2_N45          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                ; LABCELL_X5_Y1_N42          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal21~0                                                                                                                                                                ; LABCELL_X10_Y1_N48         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|always0~2                                                                                                                   ; LABCELL_X1_Y6_N15          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                     ; LABCELL_X6_Y2_N12          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                         ; FF_X14_Y1_N59              ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~1                                                                                                                                                  ; MLABCELL_X4_Y1_N57         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                     ; MLABCELL_X13_Y1_N33        ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                      ; FF_X6_Y1_N31               ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~2                                                                                                                                                          ; LABCELL_X6_Y1_N24          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~8                                                                                                                                                         ; LABCELL_X5_Y1_N3           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                            ; LABCELL_X6_Y1_N33          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                             ; LABCELL_X5_Y1_N24          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                                           ; MLABCELL_X4_Y1_N42         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                               ; LABCELL_X10_Y1_N12         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                              ; LABCELL_X6_Y2_N0           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                              ; LABCELL_X10_Y1_N33         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                  ; FF_X1_Y2_N17               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                  ; LABCELL_X5_Y2_N0           ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                  ; LABCELL_X5_Y2_N18          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                               ; LABCELL_X5_Y2_N24          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest~0                                                                                                                                                           ; LABCELL_X7_Y1_N6           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                                                         ; LABCELL_X1_Y1_N9           ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]~11                                                                                                                                          ; LABCELL_X2_Y3_N3           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]~1                                                                                                                                            ; LABCELL_X2_Y3_N54          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                ; MLABCELL_X4_Y1_N12         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                ; MLABCELL_X4_Y1_N51         ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                              ; MLABCELL_X4_Y1_N3          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                   ; LABCELL_X6_Y5_N51          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~0                                                                                                                                                       ; MLABCELL_X9_Y1_N36         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                  ; FF_X2_Y6_N14               ; 42      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y6_N36          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                               ; FF_X34_Y6_N14              ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y6_N15         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y6_N51        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                        ; FF_X31_Y4_N20              ; 242     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|mt41j128m16_p0_acv_ldc:clock_gen[0].acv_ck_ldc|adc_clk_cps                                                                                                                                                                   ; CLKPHASESELECT_X33_Y0_N4   ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|mt41j128m16_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                                                                                  ; PSEUDODIFFOUT_X36_Y0_N3    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_addr_cmd_pads:uaddr_cmd_pads|mt41j128m16_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                                                                                   ; PSEUDODIFFOUT_X36_Y0_N3    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                         ; PSEUDODIFFOUT_X54_Y16_N6   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                     ; PSEUDODIFFOUT_X54_Y16_N6   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                ; CLKPHASESELECT_X54_Y14_N8  ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                               ; CLKPHASESELECT_X54_Y14_N4  ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                       ; DELAYCHAIN_X54_Y14_N22     ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                       ; DDIOOUT_X54_Y14_N10        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                    ; CLKPHASESELECT_X54_Y14_N9  ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y16_N61     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y15_N27     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y15_N61     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y17_N44     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y17_N10     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y14_N101    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y17_N27     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y15_N10     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                         ; PSEUDODIFFOUT_X54_Y20_N6   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                     ; PSEUDODIFFOUT_X54_Y20_N6   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                ; CLKPHASESELECT_X54_Y18_N8  ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                               ; CLKPHASESELECT_X54_Y18_N4  ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                       ; DELAYCHAIN_X54_Y18_N22     ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                       ; DDIOOUT_X54_Y18_N10        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                    ; CLKPHASESELECT_X54_Y18_N9  ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y19_N44     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y21_N10     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y19_N27     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y18_N84     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y20_N61     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y18_N101    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y19_N10     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                         ; DELAYCHAIN_X54_Y19_N61     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_addr_cmd_clk|reset_reg[14]                                                                                                                                                                                                                      ; FF_X31_Y4_N38              ; 24      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                                                                                                                                                                                                           ; FF_X40_Y13_N47             ; 25      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                                                                                                           ; FF_X40_Y13_N14             ; 203     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                                                                                                                            ; FF_X31_Y6_N53              ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                                                                     ; FF_X43_Y12_N50             ; 1622    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                                                                                                           ; FF_X43_Y12_N44             ; 175     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_seq_clk|reset_reg[14]                                                                                                                                                                                                                           ; FF_X35_Y12_N26             ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                                                                      ; MLABCELL_X18_Y2_N15        ; 78      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|afi_phy_clk                                                                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X54_Y3_N1 ; 3008    ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                      ; PLLLVDSOUTPUT_X54_Y2_N2    ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                                     ; PLLLVDSOUTPUT_X54_Y2_N2    ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                                           ; PLLDLLOUTPUT_X54_Y7_N2     ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                          ; PLLLVDSOUTPUT_X54_Y1_N2    ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_addr_cmd_clk                                                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X54_Y0_N1 ; 171     ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X54_Y7_N1 ; 1102    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                         ; PLLOUTPUTCOUNTER_X54_Y6_N1 ; 236     ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                                             ; FRACTIONALPLL_X54_Y1_N0    ; 2       ; Async. load                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                       ; LABCELL_X41_Y8_N6          ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                                                                 ; FF_X41_Y8_N50              ; 57      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                                                                               ; LABCELL_X41_Y8_N30         ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                             ; FF_X48_Y6_N14              ; 52      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                                      ; LABCELL_X44_Y5_N15         ; 66      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                          ; FF_X44_Y5_N20              ; 57      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[24]~0                                                                                                                                                                                                                                                                        ; MLABCELL_X45_Y5_N30        ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                                             ; FF_X44_Y5_N8               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                                            ; LABCELL_X52_Y5_N24         ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                   ; LABCELL_X47_Y8_N57         ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~1                                                                                                                                                                                                                                                                   ; MLABCELL_X42_Y5_N33        ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~1                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y8_N54         ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y5_N33         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y5_N30         ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                      ; FF_X48_Y6_N44              ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                           ; MLABCELL_X49_Y5_N48        ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                                             ; FF_X45_Y7_N20              ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                 ; FF_X45_Y7_N26              ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[7]~0                                                                                                                                                                                                                                                               ; LABCELL_X53_Y8_N3          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                               ; LABCELL_X50_Y5_N0          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                                     ; MLABCELL_X45_Y7_N3         ; 35      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y9_N0          ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                                      ; FF_X49_Y3_N43              ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                       ; FF_X49_Y3_N2               ; 768     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                         ; LABCELL_X43_Y9_N27         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                              ; LABCELL_X41_Y6_N57         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                                                                                    ; MLABCELL_X42_Y8_N54        ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|m0_read~0                                                                                                                                                                                                                     ; LABCELL_X48_Y10_N18        ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|mt41j128m16_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                      ; MLABCELL_X42_Y6_N54        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[13]~1                                                                                                                                                                                                                                              ; MLABCELL_X45_Y13_N57       ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                    ; FF_X45_Y17_N26             ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_clear_read_datapath                                                                                                                                                                                                              ; MLABCELL_X42_Y12_N3        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_set_cs_mask                                                                                                                                                                                                                      ; MLABCELL_X42_Y12_N12       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_mode~0                                                                                                                                                                                                                         ; LABCELL_X44_Y12_N36        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_37u1:auto_generated|decode_5ka:wr_decode|eq_node[0]~1                                                                                          ; MLABCELL_X42_Y12_N57       ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_37u1:auto_generated|decode_5ka:wr_decode|eq_node[1]~0                                                                                          ; MLABCELL_X42_Y12_N54       ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_2es1:auto_generated|mux_2gb:rd_mux|l2_w18_n0_mux_dataout~0                                                                                 ; LABCELL_X43_Y15_N33        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always0~0                                                                                                                                                                                           ; MLABCELL_X42_Y10_N3        ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always1~0                                                                                                                                                                                           ; MLABCELL_X42_Y10_N48       ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always2~0                                                                                                                                                                                           ; MLABCELL_X42_Y10_N30       ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always3~0                                                                                                                                                                                           ; MLABCELL_X42_Y12_N45       ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5]~1                                                                                                                                                                                        ; LABCELL_X40_Y10_N45        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][4]~10                                                                                                                                                                                       ; LABCELL_X39_Y11_N51        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][7]~19                                                                                                                                                                                       ; LABCELL_X40_Y10_N54        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][1]~28                                                                                                                                                                                       ; LABCELL_X41_Y12_N30        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][6]~0                                                                                                                                                                               ; MLABCELL_X42_Y12_N51       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][6]~1                                                                                                                                                                               ; MLABCELL_X42_Y12_N18       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][6]~2                                                                                                                                                                               ; MLABCELL_X42_Y12_N21       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][6]~3                                                                                                                                                                               ; MLABCELL_X42_Y12_N48       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|dm_lfsr_step                                                                                                                                                                                ; MLABCELL_X49_Y16_N39       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                ; LABCELL_X43_Y16_N36        ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]~1                                                                                                                                                                           ; LABCELL_X43_Y16_N45        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[3]~1                                                                                                                                                                           ; LABCELL_X41_Y16_N48        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[0]~2                                                                                                              ; MLABCELL_X49_Y16_N45       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[0]~1                                                                                                                                                       ; LABCELL_X47_Y19_N57        ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                      ; LABCELL_X43_Y12_N45        ; 272     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DM_lfsr_step                                                                                                                                                                                                                   ; LABCELL_X47_Y19_N21        ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                   ; LABCELL_X41_Y16_N36        ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|avl_readdata_r[0]~1                                                                                                                                                                                                                                                                             ; LABCELL_X47_Y10_N33        ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector3~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X49_Y10_N51       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector7~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X49_Y10_N30       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[4]~2                                                                                                                                                                                                                                                                               ; LABCELL_X44_Y10_N54        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                       ; FF_X53_Y14_N5              ; 124     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_fr_pre_combined[1]~0                                                                                                                                                                                                                                                     ; LABCELL_X53_Y14_N54        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[0]~0                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y14_N57        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][0]~3                                                                                                                                                                                                                                                                                     ; MLABCELL_X49_Y10_N9        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[1][0]~5                                                                                                                                                                                                                                                                                     ; MLABCELL_X49_Y10_N3        ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[2][0]~1                                                                                                                                                                                                                                                                                     ; MLABCELL_X49_Y10_N0        ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[3][0]~4                                                                                                                                                                                                                                                                                     ; MLABCELL_X49_Y10_N27       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE                                                                                                                                                                                                                                                                     ; FF_X43_Y10_N35             ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                                                                         ; LABCELL_X52_Y13_N30        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always2~1                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y11_N12        ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y11_N15        ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X49_Y15_N24       ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[3]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X52_Y15_N57        ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][14]~7                                                                                                                                                                                                                                                                       ; MLABCELL_X49_Y15_N42       ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                                                                                                                              ; MLABCELL_X49_Y15_N33       ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[1]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X49_Y15_N36       ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y15_N42        ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                                                                                     ; FF_X52_Y15_N53             ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                                                                        ; LABCELL_X48_Y11_N18        ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                                                                        ; LABCELL_X48_Y11_N30        ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Decoder0~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X32_Y25_N9         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Decoder0~3                                                                                                                                                                                                                                                                                                              ; LABCELL_X32_Y25_N6         ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Decoder0~66                                                                                                                                                                                                                                                                                                             ; LABCELL_X32_Y25_N33        ; 51      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|LessThan2~4                                                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y20_N42        ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|LessThan3~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y23_N6         ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|LessThan4~4                                                                                                                                                                                                                                                                                                             ; LABCELL_X26_Y24_N24        ; 56      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|LessThan5~35                                                                                                                                                                                                                                                                                                            ; LABCELL_X26_Y23_N24        ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|LessThan6~5                                                                                                                                                                                                                                                                                                             ; LABCELL_X20_Y23_N57        ; 57      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|LessThan7~30                                                                                                                                                                                                                                                                                                            ; LABCELL_X20_Y24_N24        ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|WideOr0~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y23_N48        ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|WideOr6~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y23_N0         ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[0]~2                                                                                                                                                                                                                                                                                                  ; LABCELL_X21_Y24_N48        ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_read_address[24]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X23_Y24_N51       ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_address[1]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y22_N51        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrH_write_switch~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y21_N27        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[0]~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X26_Y23_N0         ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_read_address[10]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X26_Y22_N39        ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddrL_write_address[1]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y22_N57        ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|ddr_dat_timing[2]~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X45_Y22_N54       ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrH_RdStar_cnt[7]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X14_Y23_N54        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|pos_ddrL_RdStar_cnt[4]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y23_N12        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|user0_avl_address[22]~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X32_Y25_N30        ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|user0_avl_address[22]~5                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y23_N24       ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|user0_avl_writedata[36]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X32_Y25_N18        ; 48      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]~2                                                                                       ; LABCELL_X6_Y7_N15          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|read_buffer:U6|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~1                                                                                  ; LABCELL_X6_Y7_N6           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                              ; FF_X4_Y3_N11               ; 93      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                                                                 ; MLABCELL_X9_Y3_N6          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                      ; FF_X1_Y5_N29               ; 56      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                      ; LABCELL_X5_Y3_N24          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                                                                                      ; LABCELL_X2_Y5_N39          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10                                                                                                     ; LABCELL_X2_Y5_N24          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~16                                                                                                     ; LABCELL_X2_Y5_N9           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~22                                                                                                     ; LABCELL_X2_Y5_N27          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~28                                                                                                     ; LABCELL_X2_Y5_N36          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~33                                                                                                     ; LABCELL_X2_Y5_N6           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]~38                                                                                                     ; LABCELL_X2_Y5_N54          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                                                                                                        ; FF_X5_Y4_N20               ; 157     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][7]                                                                                                        ; FF_X5_Y4_N50               ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14                                                                                                       ; LABCELL_X1_Y5_N24          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~31                                                                                                       ; LABCELL_X5_Y4_N42          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                                         ; LABCELL_X5_Y3_N21          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                           ; LABCELL_X5_Y3_N54          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                 ; MLABCELL_X4_Y5_N15         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                                                                                               ; LABCELL_X1_Y5_N9           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~9                                                                                               ; LABCELL_X6_Y4_N12          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~14                                                                                              ; LABCELL_X6_Y4_N15          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~19                                                                                              ; LABCELL_X1_Y5_N33          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~24                                                                                              ; LABCELL_X1_Y5_N6           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~28                                                                                              ; LABCELL_X6_Y4_N9           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]~32                                                                                              ; LABCELL_X6_Y4_N6           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~6                                                                                 ; LABCELL_X5_Y3_N45          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~0                                                                            ; LABCELL_X7_Y3_N15          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1                                                                            ; LABCELL_X5_Y3_N18          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; FF_X4_Y3_N53               ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                                         ; LABCELL_X5_Y3_N12          ; 142     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; FF_X5_Y3_N59               ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; FF_X5_Y3_N44               ; 122     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; FF_X1_Y5_N50               ; 135     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0                                                                                    ; MLABCELL_X4_Y5_N36         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                            ; MLABCELL_X4_Y3_N36         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; FF_X5_Y3_N32               ; 181     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                ; LABCELL_X5_Y3_N36          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                                                                 ; MLABCELL_X18_Y7_N48        ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                                                                 ; MLABCELL_X18_Y7_N51        ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                                                                  ; FF_X10_Y4_N59              ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                               ; FF_X16_Y7_N13              ; 153     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X5_Y6_N24          ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                                              ; LABCELL_X14_Y8_N48         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                                               ; MLABCELL_X4_Y6_N21         ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X5_Y6_N6           ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                 ; FF_X9_Y4_N41               ; 763     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X4_Y6_N15         ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~1                                                                                                                                                                                                                                                                         ; LABCELL_X5_Y6_N18          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~1                                                                                                                                                                                                                                                                   ; MLABCELL_X9_Y8_N36         ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                                                                                            ; LABCELL_X14_Y8_N39         ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                                                             ; LABCELL_X14_Y8_N18         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                                                            ; LABCELL_X14_Y8_N12         ; 42      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                                                                 ; MLABCELL_X9_Y4_N57         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                                                       ; MLABCELL_X9_Y4_N30         ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qfi:auto_generated|cout_actual                                                                                                                                            ; LABCELL_X10_Y4_N3          ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated|cout_actual                                                                                                                                                           ; MLABCELL_X9_Y4_N42         ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                                                              ; MLABCELL_X4_Y6_N54         ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                                                        ; MLABCELL_X9_Y6_N0          ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                                                           ; LABCELL_X7_Y4_N42          ; 148     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                                                             ; MLABCELL_X9_Y4_N24         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                                                                    ; MLABCELL_X4_Y6_N27         ; 1       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                                                                 ; LABCELL_X7_Y4_N48          ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                                                                                    ; LABCELL_X7_Y4_N51          ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~5                                                                                                                                                                                                                                                                                        ; MLABCELL_X13_Y6_N27        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~1                                                                                                                                                                                                                                                                                   ; MLABCELL_X13_Y6_N3         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X4_Y6_N42         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X5_Y6_N0           ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y2_N57         ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X5_Y6_N57          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                         ; LABCELL_X5_Y6_N27          ; 491     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|clock_lf:clock_lf|Equal0~7                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X23_Y3_N48        ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_250K|LessThan0~5                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X45_Y30_N54       ; 33      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_250K|clkout                                                                                                                                                                                                                                                                                                                                                                             ; FF_X44_Y28_N29             ; 128     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_500K|LessThan0~5                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X4_Y38_N42        ; 33      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_500K|clkout                                                                                                                                                                                                                                                                                                                                                                             ; FF_X2_Y37_N29              ; 304     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[2]                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y2_N1  ; 37      ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[4]                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y3_N1  ; 93      ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[5]                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y1_N1  ; 33      ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[7]                                                                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 4225    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|Decoder0~1                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y27_N15        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|Decoder0~2                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y27_N54        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|Decoder0~3                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y27_N18        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|Decoder0~4                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y27_N12        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|Decoder0~5                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y27_N21        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|Decoder0~6                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y27_N48        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|Equal0~1                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X42_Y25_N42       ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|Selector38~0                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y28_N15        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|Selector9~2                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X42_Y25_N57       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[14]~1                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X39_Y25_N12        ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|msecond_r[14]~2                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X39_Y25_N21        ; 37      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_add[2]~1                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y27_N24        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_add[2]~3                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X45_Y27_N42       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|read_start                                                                                                                                                                                                                                                                                                                                                         ; FF_X45_Y27_N17             ; 13      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|ds3231_control:ds3231_control|write_add[0]~2                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y28_N3         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|ds3231_i2c:ds3231_i2c|sda~2                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y26_N24        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|led_test:led|Equal0~1                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X1_Y21_N6          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|LessThan0~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X26_Y35_N33        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|day_r[1]~0                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y6_N30         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|day_r[1]~1                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y7_N15        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|hour_r[4]~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y7_N12         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|hour_r[4]~1                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y7_N3         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|minute_r[2]~0                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y7_N27        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|minute_r[2]~1                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y7_N0         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|month_r[7]~0                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X25_Y7_N15         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|month_r[7]~2                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X25_Y7_N21         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|msecond_r[11]~0                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y6_N57        ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|msecond_r[11]~1                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y7_N18        ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|rst_cnt_ddr[6]~0                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y7_N27         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|rst_cnt_ddr[6]~1                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y7_N57         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|rst_out0                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X26_Y35_N26             ; 1222    ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|second_r[0]~0                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y6_N36         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|second_r[0]~2                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y7_N6         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|timecnt[1]~0                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X25_Y7_N3          ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_control:U0|sys_rst:sys_rst|timecnt[1]~1                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y7_N9         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[7]~0                                                                                                                                                                                                                                                    ; LABCELL_X20_Y31_N9         ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                                      ; MLABCELL_X23_Y34_N54       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                                          ; LABCELL_X21_Y33_N54        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|_~0                                                                                                                                                                                   ; LABCELL_X20_Y33_N21        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                 ; MLABCELL_X23_Y33_N57       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|comb~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X21_Y33_N27        ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X23_Y33_N21       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[4]~0                                                                                                                                                                                                                                                     ; LABCELL_X24_Y34_N21        ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0                                                                                                                                                                                       ; LABCELL_X21_Y34_N21        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|_~0                                                                                                                                                                                           ; LABCELL_X21_Y33_N57        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb~0                                                                                                                                                                                                  ; LABCELL_X21_Y34_N24        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_will_be_1~1                                                                                                                                                                                             ; MLABCELL_X23_Y35_N54       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|comb~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X23_Y35_N42       ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg~1                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y34_N57        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|Equal12~1                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X13_Y28_N54       ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|control_infor[2]~2                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X14_Y31_N6         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|data_cnt[0]~1                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y31_N30        ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|data_cnt[0]~4                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X18_Y32_N42       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|ddr_add_cnt[0]~4                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X18_Y31_N48       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|ds3231_wr_cnt[0]~5                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X18_Y31_N18       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|fdata_cnt[7]~1                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y32_N6         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|fdata_cnt[7]~3                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y32_N21        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|incident_cnt[5]~1                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y30_N6         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|incident_cnt[5]~3                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y30_N24        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|time_message_cnt[3]~1                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y32_N39        ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|time_message_cnt[3]~4                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X20_Y32_N48        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|to_uart_data[2]~17                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X14_Y29_N21        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|to_uart_data_cnt~0                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X18_Y31_N27       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; uart_top:U6|uart_control:uart_control|to_uart_data~35                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y28_N36        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                            ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; K64_CLK                                                                                                         ; PIN_A3                     ; 8       ; Global Clock         ; GCLK12           ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|afi_phy_clk      ; PLLOUTPUTCOUNTER_X54_Y3_N1 ; 3008    ; Global Clock         ; GCLK8            ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|fbout            ; FRACTIONALPLL_X54_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_addr_cmd_clk ; PLLOUTPUTCOUNTER_X54_Y0_N1 ; 171     ; Global Clock         ; GCLK9            ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_avl_clk      ; PLLOUTPUTCOUNTER_X54_Y7_N1 ; 1102    ; Global Clock         ; GCLK4            ; --                        ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_config_clk   ; PLLOUTPUTCOUNTER_X54_Y6_N1 ; 236     ; Global Clock         ; GCLK6            ; --                        ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[2]       ; PLLOUTPUTCOUNTER_X0_Y2_N1  ; 37      ; Global Clock         ; GCLK1            ; --                        ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[4]       ; PLLOUTPUTCOUNTER_X0_Y3_N1  ; 93      ; Global Clock         ; GCLK0            ; --                        ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[5]       ; PLLOUTPUTCOUNTER_X0_Y1_N1  ; 33      ; Global Clock         ; GCLK2            ; --                        ;
; sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[7]       ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 4225    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                              ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_reset:ureset|mt41j128m16_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15] ; 1622    ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                      ; 1578    ;
; sys_control:U0|sys_rst:sys_rst|rst_out0                                                                                                                                                                           ; 1226    ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                   ; 768     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                             ; 763     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                                 ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; microchip_interact:U5|flexbus:U1|ads_to_flex_fifo:Buf1|scfifo:scfifo_component|scfifo_al91:auto_generated|a_dpfifo_ir91:dpfifo|altsyncram_2rs1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 80           ; 64           ; 80           ; yes                    ; no                      ; yes                    ; no                      ; 5120    ; 64                          ; 80                          ; 64                          ; 80                          ; 5120                ; 2           ; 0          ; None                                                                ; M10K_X30_Y24_N0, M10K_X30_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; microchip_interact:U5|flexbus:U1|ddr_after5_fifo:Buf3|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|altsyncram_mia1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 128          ; 64           ; 128          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 128                         ; 64                          ; 128                         ; 64                          ; 8192                ; 2           ; 0          ; None                                                                ; M10K_X51_Y24_N0, M10K_X46_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; microchip_interact:U5|flexbus:U1|ddr_befor5_fifo:Buf2|dcfifo:dcfifo_component|dcfifo_kkl1:auto_generated|altsyncram_mia1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 128          ; 64           ; 128          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 128                         ; 64                          ; 128                         ; 64                          ; 8192                ; 2           ; 0          ; None                                                                ; M10K_X46_Y23_N0, M10K_X51_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 13           ; 4            ; 13           ; yes                    ; no                      ; no                     ; yes                     ; 52      ; 4                           ; 13                          ; 4                           ; 13                          ; 52                  ; 0           ; 13         ; None                                                                ; LAB_X37_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                                             ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated|altsyncram_e2d4:altsyncram1|ALTSYNCRAM                                                                                                                               ; M10K block ; ROM              ; Single Clock ; 1388         ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 33312   ; 1388                        ; 24                          ; --                          ; --                          ; 33312               ; 5           ; 0          ; fir_2_10hz_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex                   ; M10K_X38_Y30_N0, M10K_X30_Y28_N0, M10K_X38_Y29_N0, M10K_X30_Y29_N0, M10K_X30_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated|altsyncram_72a4:altsyncram1|ALTSYNCRAM                                                                                                                             ; M10K block ; Simple Dual Port ; Single Clock ; 2048         ; 13           ; 2048         ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 26624   ; 2048                        ; 13                          ; 2048                        ; 13                          ; 26624               ; 3           ; 0          ; None                                                                ; M10K_X38_Y28_N0, M10K_X38_Y27_N0, M10K_X38_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated|altsyncram_ape4:altsyncram1|ALTSYNCRAM                                                                                                             ; M10K block ; ROM              ; Single Clock ; 1388         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16656   ; 1388                        ; 11                          ; --                          ; --                          ; 15268               ; 3           ; 0          ; fir_2_10hz_0002_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex ; M10K_X46_Y30_N0, M10K_X46_Y31_N0, M10K_X46_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 13           ; 4            ; 13           ; yes                    ; no                      ; no                     ; yes                     ; 52      ; 4                           ; 13                          ; 4                           ; 13                          ; 52                  ; 0           ; 13         ; None                                                                ; LAB_X28_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                                             ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated|altsyncram_e2d4:altsyncram1|ALTSYNCRAM                                                                                                                               ; M10K block ; ROM              ; Single Clock ; 1388         ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 33312   ; 1388                        ; 24                          ; --                          ; --                          ; 33312               ; 5           ; 0          ; fir_2_10hz_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex                   ; M10K_X38_Y33_N0, M10K_X38_Y31_N0, M10K_X46_Y33_N0, M10K_X46_Y34_N0, M10K_X46_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated|altsyncram_72a4:altsyncram1|ALTSYNCRAM                                                                                                                             ; M10K block ; Simple Dual Port ; Single Clock ; 2048         ; 13           ; 2048         ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 26624   ; 2048                        ; 13                          ; 2048                        ; 13                          ; 26624               ; 3           ; 0          ; None                                                                ; M10K_X30_Y31_N0, M10K_X30_Y32_N0, M10K_X30_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated|altsyncram_ape4:altsyncram1|ALTSYNCRAM                                                                                                             ; M10K block ; ROM              ; Single Clock ; 1388         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16656   ; 1388                        ; 11                          ; --                          ; --                          ; 15268               ; 3           ; 0          ; fir_2_10hz_0002_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex ; M10K_X38_Y34_N0, M10K_X30_Y34_N0, M10K_X38_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 13           ; 4            ; 13           ; yes                    ; no                      ; no                     ; yes                     ; 52      ; 4                           ; 13                          ; 4                           ; 13                          ; 52                  ; 0           ; 13         ; None                                                                ; LAB_X34_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                                             ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated|altsyncram_e2d4:altsyncram1|ALTSYNCRAM                                                                                                                               ; M10K block ; ROM              ; Single Clock ; 1388         ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 33312   ; 1388                        ; 24                          ; --                          ; --                          ; 33312               ; 5           ; 0          ; fir_2_10hz_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex                   ; M10K_X30_Y36_N0, M10K_X30_Y37_N0, M10K_X30_Y38_N0, M10K_X22_Y38_N0, M10K_X30_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated|altsyncram_72a4:altsyncram1|ALTSYNCRAM                                                                                                                             ; M10K block ; Simple Dual Port ; Single Clock ; 2048         ; 13           ; 2048         ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 26624   ; 2048                        ; 13                          ; 2048                        ; 13                          ; 26624               ; 3           ; 0          ; None                                                                ; M10K_X38_Y35_N0, M10K_X38_Y37_N0, M10K_X38_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated|altsyncram_ape4:altsyncram1|ALTSYNCRAM                                                                                                             ; M10K block ; ROM              ; Single Clock ; 1388         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16656   ; 1388                        ; 11                          ; --                          ; --                          ; 15268               ; 3           ; 0          ; fir_2_10hz_0002_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex ; M10K_X46_Y38_N0, M10K_X38_Y38_N0, M10K_X46_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_15_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|ALTDPRAM_INSTANCE                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 13           ; 4            ; 13           ; yes                    ; no                      ; no                     ; yes                     ; 52      ; 4                           ; 13                          ; 4                           ; 13                          ; 52                  ; 0           ; 13         ; None                                                                ; LAB_X23_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                                             ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_2454:auto_generated|altsyncram_e2d4:altsyncram1|ALTSYNCRAM                                                                                                                               ; M10K block ; ROM              ; Single Clock ; 1388         ; 24           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 33312   ; 1388                        ; 24                          ; --                          ; --                          ; 33312               ; 5           ; 0          ; fir_2_10hz_0002_rtl_core_u0_m0_wo0_cm0_lutmem.hex                   ; M10K_X30_Y39_N0, M10K_X30_Y41_N0, M10K_X38_Y41_N0, M10K_X38_Y39_N0, M10K_X30_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_6lv3:auto_generated|altsyncram_72a4:altsyncram1|ALTSYNCRAM                                                                                                                             ; M10K block ; Simple Dual Port ; Single Clock ; 2048         ; 13           ; 2048         ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 26624   ; 2048                        ; 13                          ; 2048                        ; 13                          ; 26624               ; 3           ; 0          ; None                                                                ; M10K_X22_Y40_N0, M10K_X22_Y39_N0, M10K_X22_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem_dmem|altera_syncram_uq64:auto_generated|altsyncram_ape4:altsyncram1|ALTSYNCRAM                                                                                                             ; M10K block ; ROM              ; Single Clock ; 1388         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16656   ; 1388                        ; 11                          ; --                          ; --                          ; 15268               ; 3           ; 0          ; fir_2_10hz_0002_rtl_core_u0_m0_wo0_wi0_r0_ra0_count1_lut_lutmem.hex ; M10K_X22_Y36_N0, M10K_X22_Y37_N0, M10K_X22_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_iph1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO       ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072    ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1           ; 0          ; signal_band_internal_nco_ii_0_sin_f.hex                             ; M10K_X3_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_dph1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                ; AUTO       ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072    ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1           ; 0          ; signal_band_internal_nco_ii_0_cos_f.hex                             ; M10K_X3_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_p1g2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO       ; True Dual Port   ; Single Clock ; 256          ; 12           ; 256          ; 12           ; yes                    ; yes                     ; yes                    ; yes                     ; 3072    ; 256                         ; 12                          ; 256                         ; 12                          ; 3072                ; 1           ; 0          ; signal_band_internal_nco_ii_0_sin_c.hex                             ; M10K_X11_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_ush1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO       ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072    ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1           ; 0          ; signal_band_internalL_nco_ii_0_sin_f.hex                            ; M10K_X11_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_psh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO       ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072    ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1           ; 0          ; signal_band_internalL_nco_ii_0_cos_f.hex                            ; M10K_X11_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_55g2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                            ; AUTO       ; True Dual Port   ; Single Clock ; 256          ; 12           ; 256          ; 12           ; yes                    ; yes                     ; yes                    ; yes                     ; 3072    ; 256                         ; 12                          ; 256                         ; 12                          ; 3072                ; 1           ; 0          ; signal_band_internalL_nco_ii_0_sin_c.hex                            ; M10K_X11_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_3hn1:FIFOram|ALTSYNCRAM                       ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 45           ; 32           ; 45           ; yes                    ; no                      ; yes                    ; yes                     ; 1440    ; 32                          ; 3                           ; 32                          ; 3                           ; 96                  ; 1           ; 0          ; None                                                                ; M10K_X38_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|ALTSYNCRAM   ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0          ; None                                                                ; M10K_X38_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                                                ; M10K_X38_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                                                ; M10K_X38_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 2           ; 0          ; None                                                                ; M10K_X38_Y22_N0, M10K_X38_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 2           ; 0          ; None                                                                ; M10K_X38_Y22_N0, M10K_X38_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                              ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                                ; M10K_X38_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                                ; M10K_X51_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                                ; M10K_X51_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_fdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                    ; AUTO       ; Single Port      ; Single Clock ; 5888         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 188416  ; 5888                        ; 32                          ; --                          ; --                          ; 188416              ; 32          ; 0          ; mt41j128m16_s0_sequencer_mem.hex                                    ; M10K_X46_Y13_N0, M10K_X51_Y20_N0, M10K_X51_Y18_N0, M10K_X51_Y7_N0, M10K_X51_Y11_N0, M10K_X51_Y9_N0, M10K_X46_Y20_N0, M10K_X46_Y16_N0, M10K_X46_Y19_N0, M10K_X38_Y20_N0, M10K_X46_Y11_N0, M10K_X46_Y12_N0, M10K_X51_Y14_N0, M10K_X46_Y14_N0, M10K_X46_Y22_N0, M10K_X46_Y18_N0, M10K_X46_Y17_N0, M10K_X51_Y16_N0, M10K_X51_Y10_N0, M10K_X38_Y19_N0, M10K_X51_Y19_N0, M10K_X51_Y15_N0, M10K_X46_Y21_N0, M10K_X51_Y22_N0, M10K_X51_Y17_N0, M10K_X46_Y9_N0, M10K_X51_Y21_N0, M10K_X51_Y12_N0, M10K_X51_Y6_N0, M10K_X46_Y8_N0, M10K_X51_Y8_N0, M10K_X51_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_37u1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 40           ; 32           ; 40           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1280    ; 40                          ; 29                          ; 40                          ; 29                          ; 1160                ; 0           ; 58         ; mt41j128m16_s0_AC_ROM.hex                                           ; LAB_X34_Y10_N0, LAB_X37_Y10_N0, LAB_X42_Y11_N0, LAB_X37_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                                             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; no                      ; 128     ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 32         ; None                                                                ; LAB_X45_Y14_N0, LAB_X42_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                                             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_2es1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                            ; MLAB       ; Simple Dual Port ; No clocks.   ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; no                     ; no                      ; 2560    ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 0           ; 80         ; mt41j128m16_s0_inst_ROM.hex                                         ; LAB_X42_Y13_N0, LAB_X37_Y12_N0, LAB_X42_Y15_N0, LAB_X45_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                                             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; no                     ; no                      ; 288     ; 32                          ; 9                           ; 32                          ; 9                           ; 288                 ; 0           ; 9          ; None                                                                ; LAB_X42_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                                             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512     ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                                                                ; LAB_X45_Y8_N0, LAB_X49_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                      ;                 ;                 ;          ;                        ;                                             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216    ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                                                                ; LAB_X49_Y12_N0, LAB_X45_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;          ;                        ;                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_it84:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 8192         ; 149          ; 8192         ; 149          ; yes                    ; no                      ; yes                    ; no                      ; 1220608 ; 8192                        ; 149                         ; 8192                        ; 149                         ; 1220608             ; 149         ; 0          ; None                                                                ; M10K_X46_Y15_N0, M10K_X3_Y12_N0, M10K_X38_Y16_N0, M10K_X3_Y18_N0, M10K_X11_Y17_N0, M10K_X11_Y22_N0, M10K_X3_Y8_N0, M10K_X3_Y11_N0, M10K_X3_Y7_N0, M10K_X22_Y26_N0, M10K_X3_Y9_N0, M10K_X3_Y22_N0, M10K_X22_Y20_N0, M10K_X3_Y19_N0, M10K_X30_Y10_N0, M10K_X3_Y10_N0, M10K_X3_Y24_N0, M10K_X3_Y6_N0, M10K_X3_Y23_N0, M10K_X22_Y23_N0, M10K_X3_Y34_N0, M10K_X3_Y31_N0, M10K_X3_Y5_N0, M10K_X3_Y2_N0, M10K_X3_Y30_N0, M10K_X3_Y16_N0, M10K_X3_Y17_N0, M10K_X22_Y30_N0, M10K_X30_Y14_N0, M10K_X3_Y20_N0, M10K_X3_Y29_N0, M10K_X11_Y16_N0, M10K_X3_Y21_N0, M10K_X3_Y14_N0, M10K_X22_Y22_N0, M10K_X3_Y32_N0, M10K_X30_Y22_N0, M10K_X22_Y14_N0, M10K_X22_Y21_N0, M10K_X11_Y14_N0, M10K_X11_Y3_N0, M10K_X3_Y1_N0, M10K_X11_Y5_N0, M10K_X3_Y4_N0, M10K_X30_Y16_N0, M10K_X11_Y19_N0, M10K_X30_Y19_N0, M10K_X38_Y14_N0, M10K_X11_Y7_N0, M10K_X22_Y19_N0, M10K_X30_Y20_N0, M10K_X22_Y7_N0, M10K_X30_Y23_N0, M10K_X11_Y11_N0, M10K_X11_Y27_N0, M10K_X11_Y15_N0, M10K_X11_Y2_N0, M10K_X11_Y20_N0, M10K_X3_Y3_N0, M10K_X22_Y15_N0, M10K_X22_Y12_N0, M10K_X3_Y15_N0, M10K_X3_Y13_N0, M10K_X22_Y28_N0, M10K_X22_Y17_N0, M10K_X22_Y25_N0, M10K_X11_Y9_N0, M10K_X11_Y21_N0, M10K_X11_Y23_N0, M10K_X38_Y15_N0, M10K_X11_Y12_N0, M10K_X38_Y12_N0, M10K_X30_Y17_N0, M10K_X11_Y13_N0, M10K_X11_Y29_N0, M10K_X22_Y11_N0, M10K_X22_Y10_N0, M10K_X22_Y27_N0, M10K_X11_Y10_N0, M10K_X30_Y11_N0, M10K_X22_Y2_N0, M10K_X22_Y9_N0, M10K_X30_Y4_N0, M10K_X38_Y2_N0, M10K_X11_Y4_N0, M10K_X46_Y1_N0, M10K_X30_Y2_N0, M10K_X38_Y10_N0, M10K_X22_Y4_N0, M10K_X38_Y9_N0, M10K_X22_Y5_N0, M10K_X11_Y30_N0, M10K_X46_Y5_N0, M10K_X38_Y4_N0, M10K_X46_Y2_N0, M10K_X38_Y1_N0, M10K_X30_Y1_N0, M10K_X3_Y35_N0, M10K_X11_Y28_N0, M10K_X22_Y1_N0, M10K_X3_Y28_N0, M10K_X46_Y10_N0, M10K_X30_Y13_N0, M10K_X3_Y33_N0, M10K_X11_Y18_N0, M10K_X22_Y18_N0, M10K_X11_Y26_N0, M10K_X30_Y27_N0, M10K_X3_Y25_N0, M10K_X38_Y17_N0, M10K_X38_Y13_N0, M10K_X22_Y24_N0, M10K_X30_Y25_N0, M10K_X3_Y26_N0, M10K_X3_Y27_N0, M10K_X11_Y25_N0, M10K_X30_Y12_N0, M10K_X22_Y16_N0, M10K_X30_Y15_N0, M10K_X30_Y18_N0, M10K_X46_Y6_N0, M10K_X11_Y32_N0, M10K_X30_Y21_N0, M10K_X22_Y13_N0, M10K_X11_Y35_N0, M10K_X30_Y6_N0, M10K_X38_Y5_N0, M10K_X30_Y9_N0, M10K_X11_Y31_N0, M10K_X22_Y31_N0, M10K_X11_Y24_N0, M10K_X38_Y8_N0, M10K_X22_Y29_N0, M10K_X38_Y6_N0, M10K_X30_Y5_N0, M10K_X11_Y6_N0, M10K_X22_Y6_N0, M10K_X11_Y8_N0, M10K_X30_Y8_N0, M10K_X46_Y4_N0, M10K_X46_Y7_N0, M10K_X11_Y1_N0, M10K_X22_Y8_N0, M10K_X22_Y3_N0, M10K_X30_Y3_N0, M10K_X46_Y3_N0, M10K_X38_Y3_N0, M10K_X38_Y11_N0, M10K_X30_Y7_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                                                                ; M10K_X22_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; uart_top:U6|uart_115200:uart_115200|uart_115200_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0          ; None                                                                ; M10K_X22_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Fitter DSP Block Usage Summary                         ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 9x9                          ; 2           ;
; Two Independent 18x18                    ; 4           ;
; Sum of two 18x18                         ; 2           ;
; Independent 27x27                        ; 4           ;
; Total number of DSP blocks               ; 12          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 8           ;
; Fixed Point Unsigned Multiplier          ; 6           ;
; Fixed Point Dedicated Output Accumulator ; 4           ;
+------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                 ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch0|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|Mult0~mac                                                                          ; Two Independent 18x18 ; DSP_X33_Y25_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch2|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|Mult0~mac                                                                          ; Two Independent 18x18 ; DSP_X33_Y29_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch1|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|Mult0~mac                                                                          ; Two Independent 18x18 ; DSP_X33_Y31_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|filter_out_mult:filter_out_mult_ch3|lpm_mult:lpm_mult_component|mult_e8n:auto_generated|Mult0~mac                                                                          ; Two Independent 18x18 ; DSP_X33_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult0~8                                                                                                                ; Independent 9x9       ; DSP_X15_Y25_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_user_control:mt41j128m16_user_control|ddr_control_alarm:U5|Mult1~8                                                                                                                ; Independent 9x9       ; DSP_X15_Y23_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch0|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|Mult0~mac ; Independent 27x27     ; DSP_X33_Y27_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; yes                          ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch2|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|Mult0~mac ; Independent 27x27     ; DSP_X33_Y37_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; yes                          ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch1|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|Mult0~mac ; Independent 27x27     ; DSP_X33_Y33_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; yes                          ;
; signal_process:U2|filter:U1|filter_outersignal:filter_ads|fir_2_10hz:fir_2_10hz_ch3|fir_2_10hz_0002:fir_2_10hz_inst|fir_2_10hz_0002_ast:fir_2_10hz_0002_ast_inst|fir_2_10hz_0002_rtl_core:\real_passthrough:hpfircore_core|Mult0~mac ; Independent 27x27     ; DSP_X33_Y39_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; yes                          ;
; signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                               ; Sum of two 18x18      ; DSP_X8_Y33_N0  ; Signed              ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; signal_source:U1|signal_produce:U2|signal_band_internal:signal_8Hz|signal_band_internal_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|Add0~8                                                                                                 ; Sum of two 18x18      ; DSP_X8_Y37_N0  ; Signed              ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 26,404 / 140,056 ( 19 % ) ;
; C12 interconnects            ; 436 / 6,048 ( 7 % )       ;
; C2 interconnects             ; 7,924 / 54,648 ( 15 % )   ;
; C4 interconnects             ; 5,031 / 25,920 ( 19 % )   ;
; DQS bus muxes                ; 2 / 17 ( 12 % )           ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )            ;
; DQS-9 I/O buses              ; 2 / 17 ( 12 % )           ;
; Direct links                 ; 3,092 / 140,056 ( 2 % )   ;
; Global clocks                ; 9 / 16 ( 56 % )           ;
; Local interconnects          ; 6,814 / 36,960 ( 18 % )   ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 522 / 5,984 ( 9 % )       ;
; R14/C12 interconnect drivers ; 752 / 9,504 ( 8 % )       ;
; R3 interconnects             ; 9,979 / 60,192 ( 17 % )   ;
; R6 interconnects             ; 15,673 / 127,072 ( 12 % ) ;
; Spine clocks                 ; 22 / 120 ( 18 % )         ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )         ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                 ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004 ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                ; 89           ; 24           ; 89           ; 94        ; 17           ; 94        ; 89           ; 0            ; 94        ; 94        ; 18           ; 33           ; 0            ; 0            ; 0            ; 18           ; 33           ; 0            ; 0            ; 0            ; 0            ; 33           ; 51           ; 0            ; 0            ; 0            ; 0            ; 36           ;
; Total Unchecked           ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable        ; 5            ; 70           ; 5            ; 0         ; 77           ; 0         ; 5            ; 94           ; 0         ; 0         ; 76           ; 61           ; 94           ; 94           ; 94           ; 76           ; 61           ; 94           ; 94           ; 94           ; 94           ; 61           ; 43           ; 94           ; 94           ; 94           ; 94           ; 58           ;
; Total Fail                ; 0            ; 0            ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; clk_out1                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk_out2                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk_out3                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk_out4                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk_out5                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ds3231_scl                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_reset_n               ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; k64_spi_cs                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; k64_spi_clk               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; k64_spi_dout              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_FPGA0                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED_FPGA1                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dm[0]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dm[1]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart_tx                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_ck[0]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_ck_n[0]               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1_CS                    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1_SCLK                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1_MOSI                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD2_CS                    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD2_SCLK                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD2_MOSI                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_a[0]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[1]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[2]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[3]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[4]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[5]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[6]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[7]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[8]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[9]                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[10]                 ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[11]                 ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[12]                 ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_a[13]                 ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ba[0]                 ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ba[1]                 ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ba[2]                 ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_cke                   ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_cs_n                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ras_n                 ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_cas_n                 ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_we_n                  ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_odt                   ; Pass         ; Pass         ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; A7K                       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AD1_MISO                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AD2_MISO                  ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; k64_spi_din               ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_in3                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key                       ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; K64_AD[0]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; K64_AD[1]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; K64_AD[2]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; K64_AD[3]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; K64_AD[4]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; K64_AD[5]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; K64_AD[6]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; K64_AD[7]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ds3231_sda                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dq[0]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[1]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[2]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[3]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[4]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[5]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[6]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[7]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[8]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[9]                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[10]                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[11]                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[12]                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[13]                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[14]                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[15]                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dqs[0]                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs[1]                ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs_n[0]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs_n[1]              ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; K64_ALE                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; K64_CS0                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; K64_RW                    ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_in2                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oct_rzqin                 ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_in1                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; K64_CLK                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart_rx                   ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo       ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; termination_blk0~_rzq_pad ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------------+--------------+--------------+--------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x4            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; 3.3V                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 2236.0            ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 57.2              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                            ; 1.781             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                            ; 1.708             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                   ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                          ; 1.606             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                      ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                             ; 1.544             ;
; altera_internal_jtag~FF_19                                                                                                                                                                                                                                                                                                                               ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                             ; 1.544             ;
; altera_internal_jtag~FF_38                                                                                                                                                                                                                                                                                                                               ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                             ; 1.544             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                          ; 1.515             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                                                            ; 1.506             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                          ; 1.501             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                          ; 1.498             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                          ; 1.478             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                          ; 1.459             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                          ; 1.427             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                          ; 1.425             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                          ; 1.419             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.411             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.405             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.373             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.363             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.348             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.306             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.286             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.277             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                   ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                               ; 1.273             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                       ; 1.267             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.265             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.260             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; 1.259             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 1.255             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 1.255             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 1.255             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.254             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                       ; 1.253             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                       ; 1.253             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                       ; 1.252             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 1.251             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.249             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                         ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.243             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                       ; 1.238             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                       ; 1.238             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; 1.236             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.230             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                       ; 1.227             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                       ; 1.227             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.226             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 1.225             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                       ; 1.212             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                       ; 1.212             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                       ; 1.210             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                       ; 1.210             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.207             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.201             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]                ; 1.199             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs1|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.199             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.198             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                ; 1.196             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                       ; 1.193             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                ; 1.192             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                ; 1.192             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                           ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                             ; 1.187             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                ; 1.186             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                ; 1.185             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][3]                ; 1.183             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2]                ; 1.182             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                ; 1.178             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                ; 1.178             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                       ; 1.177             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                       ; 1.177             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                 ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.173             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.173             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]                ; 1.171             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                ; 1.171             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                       ; 1.171             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                ; 1.171             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                ; 1.170             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                ; 1.170             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                ; 1.168             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs3|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.162             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                       ; 1.161             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                             ; 1.158             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                ; 1.156             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                ; 1.156             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                ; 1.154             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                ; 1.154             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                   ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                ; 1.148             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.144             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                       ; 1.144             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                   ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                   ; 1.142             ;
; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                   ; signal_source:U1|issp_dat_abs:issp_dat_abs0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                    ; 1.141             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                       ; 1.125             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] ; 1.125             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                      ; 1.122             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                      ; 1.122             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                   ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                ; 1.120             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.113             ;
; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                        ; signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                              ; 1.112             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                       ; 1.110             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated|counter_reg_bit[11]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_it84:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                          ; 1.109             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device 5CEBA4F17I7 for design "stability"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning: RST port on the PLL is not properly connected on instance sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|general[5].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: e:/intelfpga/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "signal_source:U1|signal_produce:U2|signal_band_internalL:signal_4Hz|signal_band_internalL_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_55g2:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (174060): Created on-chip termination control block "termination_blk0" 
Info (174063): Created on-chip termination (OCT) RZQ pin "termination_blk0~_rzq_pad" 
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 2 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin termination_blk0~_rzq_pad not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X54_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll1~FRACTIONAL_PLL
Info (11178): Promoted 8 clocks (8 global)
    Info (11162): sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0 with 88 fanout uses global clock CLKCTRL_G0
    Info (11162): sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[5]~CLKENA0 with 31 fanout uses global clock CLKCTRL_G2
    Info (11162): sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[7]~CLKENA0 with 4831 fanout uses global clock CLKCTRL_G3
    Info (11162): sys_control:U0|clock_lf:clock_lf|pll_L:pll_L|pll_L_0002:pll_l_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 33 fanout uses global clock CLKCTRL_G1
    Info (11162): signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_afi_clk~CLKENA0 with 3184 fanout uses global clock CLKCTRL_G8
    Info (11162): signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_addr_cmd_clk~CLKENA0 with 218 fanout uses global clock CLKCTRL_G9
    Info (11162): signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_config_clk~CLKENA0 with 232 fanout uses global clock CLKCTRL_G6
    Info (11162): signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_pll0:pll0|pll_avl_clk~CLKENA0 with 1205 fanout uses global clock CLKCTRL_G4
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): K64_CLK~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G14
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver K64_CLK~inputCLKENA0, placed at CLKCTRL_G14
        Info (179012): Refclk input I/O pad K64_CLK is placed onto PIN_A3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_kkl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'other/Qsys_First/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc'
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(46): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_nios2_oci_break:the_Qsys_system_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 46
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(46): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 46
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(46): Argument <from> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 46
    Info (332050): set_false_path -from [get_keepers *$Qsys_system_nios2_qsys_0_oci_break_path|break_readreg*] -to [get_keepers *$Qsys_system_nios2_qsys_0_jtag_sr*] File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 46
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(46): Argument <to> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 46
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(47): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 47
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(47): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 47
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(47): Argument <from> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 47
    Info (332050): set_false_path -from [get_keepers *$Qsys_system_nios2_qsys_0_oci_debug_path|*resetlatch]     -to [get_keepers *$Qsys_system_nios2_qsys_0_jtag_sr[33]] File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 47
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(47): Argument <to> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 47
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(48): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 48
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(48): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 48
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(48): Argument <from> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 48
    Info (332050): set_false_path -from [get_keepers *$Qsys_system_nios2_qsys_0_oci_debug_path|monitor_ready]  -to [get_keepers *$Qsys_system_nios2_qsys_0_jtag_sr[0]] File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 48
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(48): Argument <to> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 48
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(49): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 49
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(49): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 49
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(49): Argument <from> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 49
    Info (332050): set_false_path -from [get_keepers *$Qsys_system_nios2_qsys_0_oci_debug_path|monitor_error]  -to [get_keepers *$Qsys_system_nios2_qsys_0_jtag_sr[34]] File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 49
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(49): Argument <to> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 49
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(50): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_nios2_ocimem:the_Qsys_system_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 50
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(50): Argument <from> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 50
    Info (332050): set_false_path -from [get_keepers *$Qsys_system_nios2_qsys_0_ocimem_path|*MonDReg*] -to [get_keepers *$Qsys_system_nios2_qsys_0_jtag_sr*] File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 50
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(50): Argument <to> is an empty collection File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 50
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(51): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_0_jtag_debug_module_tck:the_Qsys_system_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 51
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(51): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk:the_Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 51
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(51): Argument <from> is not an object ID File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 51
    Info (332050): set_false_path -from *$Qsys_system_nios2_qsys_0_jtag_sr*    -to *$Qsys_system_nios2_qsys_0_jtag_sysclk_path|*jdo* File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 51
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(51): Argument <to> is not an object ID File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 51
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(52): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper:the_Qsys_system_nios2_qsys_0_jtag_debug_module_wrapper|Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk:the_Qsys_system_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 52
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(52): Argument <to> is not an object ID File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 52
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$Qsys_system_nios2_qsys_0_jtag_sysclk_path|ir* File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 52
Warning (332174): Ignored filter at Qsys_system_nios2_qsys_0.sdc(53): *Qsys_system_nios2_qsys_0:*|Qsys_system_nios2_qsys_0_nios2_oci:the_Qsys_system_nios2_qsys_0_nios2_oci|Qsys_system_nios2_qsys_0_nios2_oci_debug:the_Qsys_system_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 53
Warning (332049): Ignored set_false_path at Qsys_system_nios2_qsys_0.sdc(53): Argument <to> is not an object ID File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 53
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$Qsys_system_nios2_qsys_0_oci_debug_path|monitor_go File: C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/Qsys_system_nios2_qsys_0.sdc Line: 53
Warning (332060): Node: clk_in2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out~DFFHI0 is being clocked by clk_in2
Warning (332060): Node: clk_in1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register signal_source:U1|issp_dat_abs:issp_dat_abs2|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[15] is being clocked by clk_in1
Warning (332060): Node: sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_500K|clkout was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register signal_source:U1|signal_produce:U2|sample_clk is being clocked by sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_500K|clkout
Warning (332060): Node: K64_CS0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch microchip_interact:U5|flexbus:U1|fdat_temp_09[4] is being clocked by K64_CS0
Warning (332060): Node: K64_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register microchip_interact:U5|flexbus:U1|k64_address[6] is being clocked by K64_CLK
Warning (332060): Node: mem_dqs[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~WRITE_ADDRESS_DFF is being clocked by mem_dqs[1]
Warning (332060): Node: mem_dqs[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~WRITE_ADDRESS_DFF is being clocked by mem_dqs[0]
Warning (332060): Node: sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_250K|clkout was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sys_control:U0|ds3231_i2c:ds3231_i2c|i2c_read:i2c_read|scl is being clocked by sys_control:U0|clock_lf:clock_lf|gen_divd:Gen_250K|clkout
Warning (332060): Node: microchip_interact:U5|flexbus:U1|k64_address[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch microchip_interact:U5|flexbus:U1|k64_ad_out[1] is being clocked by microchip_interact:U5|flexbus:U1|k64_address[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: U0|clock_lf|pll_L|pll_l_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: U4|U1|mt41j128m16_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 74 registers into blocks of type Block RAM
    Extra Info (176218): Packed 194 registers into blocks of type DSP block
    Extra Info (176218): Packed 84 registers into blocks of type MLAB cell
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:18
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:23
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:18
Info (11888): Total time spent on timing analysis during the Fitter is 10.43 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:44
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 49
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 50
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 50
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 51
    Info (169185): Following pins have the same dynamic on-chip termination control: signal_store:U4|mt41j128m16_control:U1|mt41j128m16_0002:mt41j128m16_inst|mt41j128m16_p0:p0|mt41j128m16_p0_memphy:umemphy|mt41j128m16_p0_new_io_pads:uio_pads|mt41j128m16_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Magic_Boy/Desktop/stability/other/sys/top.v Line: 51
Info (144001): Generated suppressed messages file C:/Users/Magic_Boy/Desktop/stability/output_files/stability.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 3605 megabytes
    Info: Processing ended: Thu Nov 02 10:10:20 2017
    Info: Elapsed time: 00:02:43
    Info: Total CPU time (on all processors): 00:06:48


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Magic_Boy/Desktop/stability/output_files/stability.fit.smsg.


