INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_datapath
