
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125100                       # Number of seconds simulated
sim_ticks                                125100051622                       # Number of ticks simulated
final_tick                               1266735387253                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34926                       # Simulator instruction rate (inst/s)
host_op_rate                                    47121                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3971989                       # Simulator tick rate (ticks/s)
host_mem_usage                               16881652                       # Number of bytes of host memory used
host_seconds                                 31495.57                       # Real time elapsed on the host
sim_insts                                  1100000004                       # Number of instructions simulated
sim_ops                                    1484089554                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1846016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1847808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       291840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            291840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        14422                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14436                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2280                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2280                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        14325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     14756317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14770641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        14325                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              14325                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2332853                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2332853                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2332853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        14325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     14756317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17103494                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                150180135                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         22309921                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     19554345                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1740081                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      11092595                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         10777015                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          1552583                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        54269                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    117657451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              123980975                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22309921                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     12329598                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              25228769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         5690485                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        2003217                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          13409214                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1094670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    148829660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.947586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.316721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        123600891     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1270975      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2329010      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1945606      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3564186      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3865149      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           843860      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           662418      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         10747565      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    148829660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.148554                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.825548                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        116717225                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       3134361                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          25017708                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         25314                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3935044                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2396924                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5181                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      139943826                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1301                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3935044                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        117188152                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1496772                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       787664                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24560525                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        861496                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      138960632                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             3                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          90351                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        524571                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    184554207                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     630487065                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    630487065                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     148896162                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         35658035                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        19859                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2710335                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     23139195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4488871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        83258                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       999800                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          137352247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         129039090                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       103996                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     22801875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     48915213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    148829660                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.867025                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.478147                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     95110194     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21890992     14.71%     78.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     10986980      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7196086      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7504473      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3878309      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1744167      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       436231      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        82228      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    148829660                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          323924     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         137833     25.41%     85.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         80599     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     101871045     78.95%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1081983      0.84%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     21619810     16.75%     96.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4456331      3.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      129039090                       # Type of FU issued
system.switch_cpus.iq.rate                   0.859229                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              542356                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.004203                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    407554192                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    160174289                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    126115617                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      129581446                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       242631                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      4209124                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       135516                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3935044                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          986925                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         52097                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    137372107                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        49450                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      23139195                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      4488871                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          34201                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       838880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1036515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1875395                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     127651323                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      21285684                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1387767                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             25741841                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19665155                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4456157                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.849988                       # Inst execution rate
system.switch_cpus.iew.wb_sent              126228212                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             126115617                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          72850325                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         172958661                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.839762                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.421201                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     23761417                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1744848                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    144894616                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.784098                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.660066                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    102685952     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     16389332     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     11836259      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2648525      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3013943      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1068508      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4454464      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       901999      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1895634      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    144894616                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps      113611586                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               23283426                       # Number of memory references committed
system.switch_cpus.commit.loads              18930071                       # Number of loads committed
system.switch_cpus.commit.membars                9922                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17789105                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          99179497                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       1895634                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            280371985                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           278681147                       # The number of ROB writes
system.switch_cpus.timesIdled                   41126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1350475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.501801                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.501801                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.665867                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.665867                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        590513534                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       165695849                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       146756216                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19844                       # number of misc regfile writes
system.l2.replacements                          14436                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           213243                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22628                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.423855                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           185.255627                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       6.581355                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    5143.584832                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            2856.578185                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022614                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000803                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.627879                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.348703                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        35121                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35121                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9364                       # number of Writeback hits
system.l2.Writeback_hits::total                  9364                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         35121                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35121                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        35121                       # number of overall hits
system.l2.overall_hits::total                   35121                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        14422                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14436                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        14422                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14436                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        14422                       # number of overall misses
system.l2.overall_misses::total                 14436                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2891958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2527406659                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2530298617                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2891958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   2527406659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2530298617                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2891958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   2527406659                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2530298617                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        49543                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49557                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9364                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9364                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        49543                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49557                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        49543                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49557                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.291101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.291301                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.291101                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.291301                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.291101                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.291301                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 206568.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 175246.613438                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 175276.989263                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 206568.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 175246.613438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 175276.989263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 206568.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 175246.613438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 175276.989263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2280                       # number of writebacks
system.l2.writebacks::total                      2280                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        14422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14436                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        14422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14436                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        14422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14436                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2076246                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1686636651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1688712897                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2076246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1686636651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1688712897                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2076246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1686636651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1688712897                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.291101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.291301                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.291101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.291301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.291101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291301                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 148303.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 116948.873319                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 116979.280756                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 148303.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 116948.873319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116979.280756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 148303.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 116948.873319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 116979.280756                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                540.981822                       # Cycle average of tags in use
system.cpu.icache.total_refs               1013441311                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    541                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1873274.142329                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.981822                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022407                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.866958                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     13409197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13409197                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     13409197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13409197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     13409197                       # number of overall hits
system.cpu.icache.overall_hits::total        13409197                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           17                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           17                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             17                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           17                       # number of overall misses
system.cpu.icache.overall_misses::total            17                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3646628                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3646628                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3646628                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3646628                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3646628                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3646628                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     13409214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13409214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     13409214                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13409214                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     13409214                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13409214                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 214507.529412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 214507.529412                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 214507.529412                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 214507.529412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 214507.529412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 214507.529412                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3008558                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3008558                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3008558                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3008558                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3008558                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3008558                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst       214897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       214897                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst       214897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       214897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst       214897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       214897                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  49543                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                245036918                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  49799                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4920.518846                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   211.321458                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      44.678542                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.825474                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.174526                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     19254148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19254148                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4333492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4333492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     23587640                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23587640                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     23587640                       # number of overall hits
system.cpu.dcache.overall_hits::total        23587640                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       185900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        185900                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       185900                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         185900                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       185900                       # number of overall misses
system.cpu.dcache.overall_misses::total        185900                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  20722002049                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20722002049                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  20722002049                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20722002049                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  20722002049                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20722002049                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     19440048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19440048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     23773540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23773540                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     23773540                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23773540                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009563                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007820                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007820                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007820                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007820                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 111468.542491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 111468.542491                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 111468.542491                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111468.542491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 111468.542491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111468.542491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         9364                       # number of writebacks
system.cpu.dcache.writebacks::total              9364                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       136357                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       136357                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       136357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       136357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       136357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       136357                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        49543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49543                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        49543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        49543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49543                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   4935747397                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4935747397                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   4935747397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4935747397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   4935747397                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4935747397                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002084                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002084                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 99625.525241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 99625.525241                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 99625.525241                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99625.525241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 99625.525241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99625.525241                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
