#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ea35b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ea3740 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e962d0 .functor NOT 1, L_0x1ef17a0, C4<0>, C4<0>, C4<0>;
L_0x1ef1580 .functor XOR 2, L_0x1ef1420, L_0x1ef14e0, C4<00>, C4<00>;
L_0x1ef1690 .functor XOR 2, L_0x1ef1580, L_0x1ef15f0, C4<00>, C4<00>;
v0x1eeceb0_0 .net *"_ivl_10", 1 0, L_0x1ef15f0;  1 drivers
v0x1eecfb0_0 .net *"_ivl_12", 1 0, L_0x1ef1690;  1 drivers
v0x1eed090_0 .net *"_ivl_2", 1 0, L_0x1ef0220;  1 drivers
v0x1eed150_0 .net *"_ivl_4", 1 0, L_0x1ef1420;  1 drivers
v0x1eed230_0 .net *"_ivl_6", 1 0, L_0x1ef14e0;  1 drivers
v0x1eed360_0 .net *"_ivl_8", 1 0, L_0x1ef1580;  1 drivers
v0x1eed440_0 .net "a", 0 0, v0x1ee9f00_0;  1 drivers
v0x1eed4e0_0 .net "b", 0 0, v0x1ee9fa0_0;  1 drivers
v0x1eed580_0 .net "c", 0 0, v0x1eea040_0;  1 drivers
v0x1eed620_0 .var "clk", 0 0;
v0x1eed6c0_0 .net "d", 0 0, v0x1eea180_0;  1 drivers
v0x1eed760_0 .net "out_pos_dut", 0 0, L_0x1ef1190;  1 drivers
v0x1eed800_0 .net "out_pos_ref", 0 0, L_0x1eeed30;  1 drivers
v0x1eed8a0_0 .net "out_sop_dut", 0 0, L_0x1ef04f0;  1 drivers
v0x1eed940_0 .net "out_sop_ref", 0 0, L_0x1ec46b0;  1 drivers
v0x1eed9e0_0 .var/2u "stats1", 223 0;
v0x1eeda80_0 .var/2u "strobe", 0 0;
v0x1eedb20_0 .net "tb_match", 0 0, L_0x1ef17a0;  1 drivers
v0x1eedbf0_0 .net "tb_mismatch", 0 0, L_0x1e962d0;  1 drivers
v0x1eedc90_0 .net "wavedrom_enable", 0 0, v0x1eea450_0;  1 drivers
v0x1eedd60_0 .net "wavedrom_title", 511 0, v0x1eea4f0_0;  1 drivers
L_0x1ef0220 .concat [ 1 1 0 0], L_0x1eeed30, L_0x1ec46b0;
L_0x1ef1420 .concat [ 1 1 0 0], L_0x1eeed30, L_0x1ec46b0;
L_0x1ef14e0 .concat [ 1 1 0 0], L_0x1ef1190, L_0x1ef04f0;
L_0x1ef15f0 .concat [ 1 1 0 0], L_0x1eeed30, L_0x1ec46b0;
L_0x1ef17a0 .cmp/eeq 2, L_0x1ef0220, L_0x1ef1690;
S_0x1ea38d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ea3740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e966b0 .functor AND 1, v0x1eea040_0, v0x1eea180_0, C4<1>, C4<1>;
L_0x1e96a90 .functor NOT 1, v0x1ee9f00_0, C4<0>, C4<0>, C4<0>;
L_0x1e96e70 .functor NOT 1, v0x1ee9fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1e970f0 .functor AND 1, L_0x1e96a90, L_0x1e96e70, C4<1>, C4<1>;
L_0x1eae140 .functor AND 1, L_0x1e970f0, v0x1eea040_0, C4<1>, C4<1>;
L_0x1ec46b0 .functor OR 1, L_0x1e966b0, L_0x1eae140, C4<0>, C4<0>;
L_0x1eee1b0 .functor NOT 1, v0x1ee9fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1eee220 .functor OR 1, L_0x1eee1b0, v0x1eea180_0, C4<0>, C4<0>;
L_0x1eee330 .functor AND 1, v0x1eea040_0, L_0x1eee220, C4<1>, C4<1>;
L_0x1eee3f0 .functor NOT 1, v0x1ee9f00_0, C4<0>, C4<0>, C4<0>;
L_0x1eee4c0 .functor OR 1, L_0x1eee3f0, v0x1ee9fa0_0, C4<0>, C4<0>;
L_0x1eee530 .functor AND 1, L_0x1eee330, L_0x1eee4c0, C4<1>, C4<1>;
L_0x1eee6b0 .functor NOT 1, v0x1ee9fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1eee720 .functor OR 1, L_0x1eee6b0, v0x1eea180_0, C4<0>, C4<0>;
L_0x1eee640 .functor AND 1, v0x1eea040_0, L_0x1eee720, C4<1>, C4<1>;
L_0x1eee8b0 .functor NOT 1, v0x1ee9f00_0, C4<0>, C4<0>, C4<0>;
L_0x1eee9b0 .functor OR 1, L_0x1eee8b0, v0x1eea180_0, C4<0>, C4<0>;
L_0x1eeea70 .functor AND 1, L_0x1eee640, L_0x1eee9b0, C4<1>, C4<1>;
L_0x1eeec20 .functor XNOR 1, L_0x1eee530, L_0x1eeea70, C4<0>, C4<0>;
v0x1e95c00_0 .net *"_ivl_0", 0 0, L_0x1e966b0;  1 drivers
v0x1e96000_0 .net *"_ivl_12", 0 0, L_0x1eee1b0;  1 drivers
v0x1e963e0_0 .net *"_ivl_14", 0 0, L_0x1eee220;  1 drivers
v0x1e967c0_0 .net *"_ivl_16", 0 0, L_0x1eee330;  1 drivers
v0x1e96ba0_0 .net *"_ivl_18", 0 0, L_0x1eee3f0;  1 drivers
v0x1e96f80_0 .net *"_ivl_2", 0 0, L_0x1e96a90;  1 drivers
v0x1e97200_0 .net *"_ivl_20", 0 0, L_0x1eee4c0;  1 drivers
v0x1ee8470_0 .net *"_ivl_24", 0 0, L_0x1eee6b0;  1 drivers
v0x1ee8550_0 .net *"_ivl_26", 0 0, L_0x1eee720;  1 drivers
v0x1ee8630_0 .net *"_ivl_28", 0 0, L_0x1eee640;  1 drivers
v0x1ee8710_0 .net *"_ivl_30", 0 0, L_0x1eee8b0;  1 drivers
v0x1ee87f0_0 .net *"_ivl_32", 0 0, L_0x1eee9b0;  1 drivers
v0x1ee88d0_0 .net *"_ivl_36", 0 0, L_0x1eeec20;  1 drivers
L_0x7feb72f38018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ee8990_0 .net *"_ivl_38", 0 0, L_0x7feb72f38018;  1 drivers
v0x1ee8a70_0 .net *"_ivl_4", 0 0, L_0x1e96e70;  1 drivers
v0x1ee8b50_0 .net *"_ivl_6", 0 0, L_0x1e970f0;  1 drivers
v0x1ee8c30_0 .net *"_ivl_8", 0 0, L_0x1eae140;  1 drivers
v0x1ee8d10_0 .net "a", 0 0, v0x1ee9f00_0;  alias, 1 drivers
v0x1ee8dd0_0 .net "b", 0 0, v0x1ee9fa0_0;  alias, 1 drivers
v0x1ee8e90_0 .net "c", 0 0, v0x1eea040_0;  alias, 1 drivers
v0x1ee8f50_0 .net "d", 0 0, v0x1eea180_0;  alias, 1 drivers
v0x1ee9010_0 .net "out_pos", 0 0, L_0x1eeed30;  alias, 1 drivers
v0x1ee90d0_0 .net "out_sop", 0 0, L_0x1ec46b0;  alias, 1 drivers
v0x1ee9190_0 .net "pos0", 0 0, L_0x1eee530;  1 drivers
v0x1ee9250_0 .net "pos1", 0 0, L_0x1eeea70;  1 drivers
L_0x1eeed30 .functor MUXZ 1, L_0x7feb72f38018, L_0x1eee530, L_0x1eeec20, C4<>;
S_0x1ee93d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ea3740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ee9f00_0 .var "a", 0 0;
v0x1ee9fa0_0 .var "b", 0 0;
v0x1eea040_0 .var "c", 0 0;
v0x1eea0e0_0 .net "clk", 0 0, v0x1eed620_0;  1 drivers
v0x1eea180_0 .var "d", 0 0;
v0x1eea270_0 .var/2u "fail", 0 0;
v0x1eea310_0 .var/2u "fail1", 0 0;
v0x1eea3b0_0 .net "tb_match", 0 0, L_0x1ef17a0;  alias, 1 drivers
v0x1eea450_0 .var "wavedrom_enable", 0 0;
v0x1eea4f0_0 .var "wavedrom_title", 511 0;
E_0x1ea1f20/0 .event negedge, v0x1eea0e0_0;
E_0x1ea1f20/1 .event posedge, v0x1eea0e0_0;
E_0x1ea1f20 .event/or E_0x1ea1f20/0, E_0x1ea1f20/1;
S_0x1ee9700 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ee93d0;
 .timescale -12 -12;
v0x1ee9940_0 .var/2s "i", 31 0;
E_0x1ea1dc0 .event posedge, v0x1eea0e0_0;
S_0x1ee9a40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ee93d0;
 .timescale -12 -12;
v0x1ee9c40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ee9d20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ee93d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1eea6d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ea3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1eeeee0 .functor NOT 1, v0x1ee9fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1eef080 .functor AND 1, v0x1ee9f00_0, L_0x1eeeee0, C4<1>, C4<1>;
L_0x1eef160 .functor NOT 1, v0x1eea040_0, C4<0>, C4<0>, C4<0>;
L_0x1eef2e0 .functor AND 1, L_0x1eef080, L_0x1eef160, C4<1>, C4<1>;
L_0x1eef420 .functor NOT 1, v0x1eea180_0, C4<0>, C4<0>, C4<0>;
L_0x1eef5a0 .functor AND 1, L_0x1eef2e0, L_0x1eef420, C4<1>, C4<1>;
L_0x1eef6f0 .functor NOT 1, v0x1ee9f00_0, C4<0>, C4<0>, C4<0>;
L_0x1eef870 .functor AND 1, L_0x1eef6f0, v0x1ee9fa0_0, C4<1>, C4<1>;
L_0x1eef980 .functor NOT 1, v0x1eea040_0, C4<0>, C4<0>, C4<0>;
L_0x1eef9f0 .functor AND 1, L_0x1eef870, L_0x1eef980, C4<1>, C4<1>;
L_0x1eefb60 .functor NOT 1, v0x1eea180_0, C4<0>, C4<0>, C4<0>;
L_0x1eefbd0 .functor AND 1, L_0x1eef9f0, L_0x1eefb60, C4<1>, C4<1>;
L_0x1eefd00 .functor OR 1, L_0x1eef5a0, L_0x1eefbd0, C4<0>, C4<0>;
L_0x1eefe10 .functor NOT 1, v0x1ee9f00_0, C4<0>, C4<0>, C4<0>;
L_0x1eefc90 .functor NOT 1, v0x1ee9fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1eeff00 .functor AND 1, L_0x1eefe10, L_0x1eefc90, C4<1>, C4<1>;
L_0x1ef00a0 .functor NOT 1, v0x1eea040_0, C4<0>, C4<0>, C4<0>;
L_0x1ef0110 .functor AND 1, L_0x1eeff00, L_0x1ef00a0, C4<1>, C4<1>;
L_0x1ef02c0 .functor NOT 1, v0x1eea180_0, C4<0>, C4<0>, C4<0>;
L_0x1ef0330 .functor AND 1, L_0x1ef0110, L_0x1ef02c0, C4<1>, C4<1>;
L_0x1ef04f0 .functor OR 1, L_0x1eefd00, L_0x1ef0330, C4<0>, C4<0>;
L_0x1ef0650 .functor OR 1, v0x1ee9f00_0, v0x1ee9fa0_0, C4<0>, C4<0>;
L_0x1ef0780 .functor OR 1, L_0x1ef0650, v0x1eea040_0, C4<0>, C4<0>;
L_0x1ef0840 .functor OR 1, L_0x1ef0780, v0x1eea180_0, C4<0>, C4<0>;
L_0x1ef09d0 .functor NOT 1, v0x1ee9f00_0, C4<0>, C4<0>, C4<0>;
L_0x1ef0a40 .functor NOT 1, v0x1ee9fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1ef0b90 .functor OR 1, L_0x1ef09d0, L_0x1ef0a40, C4<0>, C4<0>;
L_0x1ef0ca0 .functor NOT 1, v0x1eea040_0, C4<0>, C4<0>, C4<0>;
L_0x1ef0e00 .functor OR 1, L_0x1ef0b90, L_0x1ef0ca0, C4<0>, C4<0>;
L_0x1ef0f10 .functor NOT 1, v0x1eea180_0, C4<0>, C4<0>, C4<0>;
L_0x1ef1080 .functor OR 1, L_0x1ef0e00, L_0x1ef0f10, C4<0>, C4<0>;
L_0x1ef1190 .functor AND 1, L_0x1ef0840, L_0x1ef1080, C4<1>, C4<1>;
v0x1eea890_0 .net *"_ivl_0", 0 0, L_0x1eeeee0;  1 drivers
v0x1eea970_0 .net *"_ivl_10", 0 0, L_0x1eef5a0;  1 drivers
v0x1eeaa50_0 .net *"_ivl_12", 0 0, L_0x1eef6f0;  1 drivers
v0x1eeab40_0 .net *"_ivl_14", 0 0, L_0x1eef870;  1 drivers
v0x1eeac20_0 .net *"_ivl_16", 0 0, L_0x1eef980;  1 drivers
v0x1eead50_0 .net *"_ivl_18", 0 0, L_0x1eef9f0;  1 drivers
v0x1eeae30_0 .net *"_ivl_2", 0 0, L_0x1eef080;  1 drivers
v0x1eeaf10_0 .net *"_ivl_20", 0 0, L_0x1eefb60;  1 drivers
v0x1eeaff0_0 .net *"_ivl_22", 0 0, L_0x1eefbd0;  1 drivers
v0x1eeb160_0 .net *"_ivl_24", 0 0, L_0x1eefd00;  1 drivers
v0x1eeb240_0 .net *"_ivl_26", 0 0, L_0x1eefe10;  1 drivers
v0x1eeb320_0 .net *"_ivl_28", 0 0, L_0x1eefc90;  1 drivers
v0x1eeb400_0 .net *"_ivl_30", 0 0, L_0x1eeff00;  1 drivers
v0x1eeb4e0_0 .net *"_ivl_32", 0 0, L_0x1ef00a0;  1 drivers
v0x1eeb5c0_0 .net *"_ivl_34", 0 0, L_0x1ef0110;  1 drivers
v0x1eeb6a0_0 .net *"_ivl_36", 0 0, L_0x1ef02c0;  1 drivers
v0x1eeb780_0 .net *"_ivl_38", 0 0, L_0x1ef0330;  1 drivers
v0x1eeb970_0 .net *"_ivl_4", 0 0, L_0x1eef160;  1 drivers
v0x1eeba50_0 .net *"_ivl_42", 0 0, L_0x1ef0650;  1 drivers
v0x1eebb30_0 .net *"_ivl_44", 0 0, L_0x1ef0780;  1 drivers
v0x1eebc10_0 .net *"_ivl_46", 0 0, L_0x1ef0840;  1 drivers
v0x1eebcf0_0 .net *"_ivl_48", 0 0, L_0x1ef09d0;  1 drivers
v0x1eebdd0_0 .net *"_ivl_50", 0 0, L_0x1ef0a40;  1 drivers
v0x1eebeb0_0 .net *"_ivl_52", 0 0, L_0x1ef0b90;  1 drivers
v0x1eebf90_0 .net *"_ivl_54", 0 0, L_0x1ef0ca0;  1 drivers
v0x1eec070_0 .net *"_ivl_56", 0 0, L_0x1ef0e00;  1 drivers
v0x1eec150_0 .net *"_ivl_58", 0 0, L_0x1ef0f10;  1 drivers
v0x1eec230_0 .net *"_ivl_6", 0 0, L_0x1eef2e0;  1 drivers
v0x1eec310_0 .net *"_ivl_60", 0 0, L_0x1ef1080;  1 drivers
v0x1eec3f0_0 .net *"_ivl_8", 0 0, L_0x1eef420;  1 drivers
v0x1eec4d0_0 .net "a", 0 0, v0x1ee9f00_0;  alias, 1 drivers
v0x1eec570_0 .net "b", 0 0, v0x1ee9fa0_0;  alias, 1 drivers
v0x1eec660_0 .net "c", 0 0, v0x1eea040_0;  alias, 1 drivers
v0x1eec960_0 .net "d", 0 0, v0x1eea180_0;  alias, 1 drivers
v0x1eeca50_0 .net "out_pos", 0 0, L_0x1ef1190;  alias, 1 drivers
v0x1eecb10_0 .net "out_sop", 0 0, L_0x1ef04f0;  alias, 1 drivers
S_0x1eecc90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ea3740;
 .timescale -12 -12;
E_0x1e8b9f0 .event anyedge, v0x1eeda80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eeda80_0;
    %nor/r;
    %assign/vec4 v0x1eeda80_0, 0;
    %wait E_0x1e8b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ee93d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eea270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eea310_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ee93d0;
T_4 ;
    %wait E_0x1ea1f20;
    %load/vec4 v0x1eea3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eea270_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ee93d0;
T_5 ;
    %wait E_0x1ea1dc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %wait E_0x1ea1dc0;
    %load/vec4 v0x1eea270_0;
    %store/vec4 v0x1eea310_0, 0, 1;
    %fork t_1, S_0x1ee9700;
    %jmp t_0;
    .scope S_0x1ee9700;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ee9940_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ee9940_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ea1dc0;
    %load/vec4 v0x1ee9940_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ee9940_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ee9940_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ee93d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ea1f20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1eea180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eea040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ee9fa0_0, 0;
    %assign/vec4 v0x1ee9f00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1eea270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1eea310_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ea3740;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eed620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eeda80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ea3740;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1eed620_0;
    %inv;
    %store/vec4 v0x1eed620_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ea3740;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1eea0e0_0, v0x1eedbf0_0, v0x1eed440_0, v0x1eed4e0_0, v0x1eed580_0, v0x1eed6c0_0, v0x1eed940_0, v0x1eed8a0_0, v0x1eed800_0, v0x1eed760_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ea3740;
T_9 ;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ea3740;
T_10 ;
    %wait E_0x1ea1f20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eed9e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed9e0_0, 4, 32;
    %load/vec4 v0x1eedb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed9e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eed9e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed9e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1eed940_0;
    %load/vec4 v0x1eed940_0;
    %load/vec4 v0x1eed8a0_0;
    %xor;
    %load/vec4 v0x1eed940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed9e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed9e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1eed800_0;
    %load/vec4 v0x1eed800_0;
    %load/vec4 v0x1eed760_0;
    %xor;
    %load/vec4 v0x1eed800_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed9e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1eed9e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eed9e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
