

================================================================
== Vitis HLS Report for 'addrbound18'
================================================================
* Date:           Fri Jan 22 14:17:00 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.204 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 30.000 ns | 30.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       20|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       20|       83|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_15s_15s_15_4_1_U33  |mul_mul_15s_15s_15_4_1  |  i0 * i1  |
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |cols_blk_n      |   9|          2|    1|          2|
    |cols_out_blk_n  |   9|          2|    1|          2|
    |return_r        |   9|          2|   15|         30|
    |rows_blk_n      |   9|          2|    1|          2|
    |rows_out_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  81|         17|   21|         45|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   4|   0|    4|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |return_r_preg  |  15|   0|   15|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  20|   0|   20|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  addrbound18 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  addrbound18 | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  addrbound18 | return value |
|ap_done          | out |    1| ap_ctrl_hs |  addrbound18 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |  addrbound18 | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  addrbound18 | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  addrbound18 | return value |
|return_r         | out |   15|   ap_vld   |   return_r   |    pointer   |
|return_r_ap_vld  | out |    1|   ap_vld   |   return_r   |    pointer   |
|rows_dout        |  in |   32|   ap_fifo  |     rows     |    pointer   |
|rows_empty_n     |  in |    1|   ap_fifo  |     rows     |    pointer   |
|rows_read        | out |    1|   ap_fifo  |     rows     |    pointer   |
|cols_dout        |  in |   32|   ap_fifo  |     cols     |    pointer   |
|cols_empty_n     |  in |    1|   ap_fifo  |     cols     |    pointer   |
|cols_read        | out |    1|   ap_fifo  |     cols     |    pointer   |
|rows_out_din     | out |   32|   ap_fifo  |   rows_out   |    pointer   |
|rows_out_full_n  |  in |    1|   ap_fifo  |   rows_out   |    pointer   |
|rows_out_write   | out |    1|   ap_fifo  |   rows_out   |    pointer   |
|cols_out_din     | out |   32|   ap_fifo  |   cols_out   |    pointer   |
|cols_out_full_n  |  in |    1|   ap_fifo  |   cols_out   |    pointer   |
|cols_out_write   | out |    1|   ap_fifo  |   cols_out   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

