##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for XBee_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
		5.2::Critical Path Report for (Clk:R vs. Clk:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clk            | Frequency: 37.10 MHz  | Target: 12.00 MHz  | 
Clock: Clock_1        | Frequency: 84.40 MHz  | Target: 4.00 MHz   | 
Clock: Clock_2        | Frequency: 89.12 MHz  | Target: 4.00 MHz   | 
Clock: CyBUS_CLK      | Frequency: 60.02 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: XBee_IntClock  | Frequency: 46.16 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk            Clk            83333.3          56377       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1        Clock_1        250000           238152      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2        Clock_2        250000           238779      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      XBee_IntClock  41666.7          25005       N/A              N/A         N/A              N/A         N/A              N/A         
XBee_IntClock  XBee_IntClock  1.30417e+007     13020003    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                Clock to Out  Clock Name:Phase  
-----------------------  ------------  ----------------  
InhA_Back_Left(0)_PAD    23914         CyBUS_CLK:R       
InhA_Back_Right(0)_PAD   22649         CyBUS_CLK:R       
InhA_Front_Left(0)_PAD   25044         CyBUS_CLK:R       
InhA_Front_Right(0)_PAD  22651         CyBUS_CLK:R       
InhB_Back_Left(0)_PAD    23526         CyBUS_CLK:R       
InhB_Back_Right(0)_PAD   23928         CyBUS_CLK:R       
InhB_Front_Left(0)_PAD   24555         CyBUS_CLK:R       
InhB_Front_Right(0)_PAD  23477         CyBUS_CLK:R       
PWM_Back_Left(0)_PAD     23947         Clock_2:R         
PWM_Back_Right(0)_PAD    24268         Clock_2:R         
PWM_Front_Left(0)_PAD    23019         Clock_1:R         
PWM_Front_Right(0)_PAD   22686         Clock_1:R         
TX1(0)_PAD               23853         Clk:R             
TX2(0)_PAD               23360         Clk:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk
*********************************
Clock: Clk
Frequency: 37.10 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 56377p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22726
-------------------------------------   ----- 
End-of-path arrival time (ps)           22726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                         synccell         1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/main_0          macrocell4       3109   4129  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/q               macrocell4       3350   7479  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell7    3517  10996  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell7    5130  16126  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ci         datapathcell8       0  16126  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell8    3300  19426  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ci         datapathcell9       0  19426  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell9    3300  22726  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ci         datapathcell10      0  22726  56377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/clock           datapathcell10      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 84.40 MHz | Target: 4.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 238152p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11348
-------------------------------------   ----- 
End-of-path arrival time (ps)           11348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell13   2290   2290  238152  RISE       1
\PWM_Front:PWMUDB:status_2\/main_1          macrocell12      3390   5680  238152  RISE       1
\PWM_Front:PWMUDB:status_2\/q               macrocell12      3350   9030  238152  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2318  11348  238152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 89.12 MHz | Target: 4.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 238779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell14   2290   2290  238779  RISE       1
\PWM_Back:PWMUDB:status_2\/main_1          macrocell13      2778   5068  238779  RISE       1
\PWM_Back:PWMUDB:status_2\/q               macrocell13      3350   8418  238779  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2303  10721  238779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.02 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Instruction(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25005p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13192
-------------------------------------   ----- 
End-of-path arrival time (ps)           13192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Instruction(0)/in_clock                                     iocell13            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Instruction(0)/fb                       iocell13         2485   2485  25005  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell9       5048   7533  25005  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell9       3350  10883  25005  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2309  13192  25005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for XBee_IntClock
*******************************************
Clock: XBee_IntClock
Frequency: 46.16 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 13020003p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16304
-------------------------------------   ----- 
End-of-path arrival time (ps)           16304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_2\/q            macrocell32   1250   1250  13020003  RISE       1
\XBee:BUART:rx_counter_load\/main_3  macrocell8    9391  10641  13020003  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell8    3350  13991  13020003  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2313  16304  13020003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Instruction(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25005p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13192
-------------------------------------   ----- 
End-of-path arrival time (ps)           13192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Instruction(0)/in_clock                                     iocell13            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Instruction(0)/fb                       iocell13         2485   2485  25005  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell9       5048   7533  25005  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell9       3350  10883  25005  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2309  13192  25005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (Clk:R vs. Clk:R)
***********************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 56377p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22726
-------------------------------------   ----- 
End-of-path arrival time (ps)           22726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                         synccell         1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/main_0          macrocell4       3109   4129  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/q               macrocell4       3350   7479  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell7    3517  10996  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell7    5130  16126  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ci         datapathcell8       0  16126  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell8    3300  19426  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ci         datapathcell9       0  19426  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell9    3300  22726  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ci         datapathcell10      0  22726  56377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/clock           datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 238779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell14   2290   2290  238779  RISE       1
\PWM_Back:PWMUDB:status_2\/main_1          macrocell13      2778   5068  238779  RISE       1
\PWM_Back:PWMUDB:status_2\/q               macrocell13      3350   8418  238779  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2303  10721  238779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 238152p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11348
-------------------------------------   ----- 
End-of-path arrival time (ps)           11348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell13   2290   2290  238152  RISE       1
\PWM_Front:PWMUDB:status_2\/main_1          macrocell12      3390   5680  238152  RISE       1
\PWM_Front:PWMUDB:status_2\/q               macrocell12      3350   9030  238152  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2318  11348  238152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


5.5::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 13020003p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16304
-------------------------------------   ----- 
End-of-path arrival time (ps)           16304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_2\/q            macrocell32   1250   1250  13020003  RISE       1
\XBee:BUART:rx_counter_load\/main_3  macrocell8    9391  10641  13020003  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell8    3350  13991  13020003  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2313  16304  13020003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Instruction(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25005p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13192
-------------------------------------   ----- 
End-of-path arrival time (ps)           13192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Instruction(0)/in_clock                                     iocell13            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Instruction(0)/fb                       iocell13         2485   2485  25005  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell9       5048   7533  25005  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell9       3350  10883  25005  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2309  13192  25005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Instruction(0)/fb
Path End       : \XBee:BUART:rx_state_0\/main_9
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 29717p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Instruction(0)/in_clock                                     iocell13            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Instruction(0)/fb               iocell13      2485   2485  25005  RISE       1
\XBee:BUART:rx_state_0\/main_9  macrocell29   5955   8440  29717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Instruction(0)/fb
Path End       : \XBee:BUART:rx_state_2\/main_8
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 29870p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Instruction(0)/in_clock                                     iocell13            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Instruction(0)/fb               iocell13      2485   2485  25005  RISE       1
\XBee:BUART:rx_state_2\/main_8  macrocell32   5802   8287  29870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Instruction(0)/fb
Path End       : \XBee:BUART:rx_status_3\/main_6
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 29870p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Instruction(0)/in_clock                                     iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Instruction(0)/fb                iocell13      2485   2485  25005  RISE       1
\XBee:BUART:rx_status_3\/main_6  macrocell37   5802   8287  29870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Instruction(0)/fb
Path End       : \XBee:BUART:pollcount_1\/main_3
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 30624p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Instruction(0)/in_clock                                     iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Instruction(0)/fb                iocell13      2485   2485  25005  RISE       1
\XBee:BUART:pollcount_1\/main_3  macrocell35   5048   7533  30624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Instruction(0)/fb
Path End       : \XBee:BUART:pollcount_0\/main_2
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 30624p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Instruction(0)/in_clock                                     iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Instruction(0)/fb                iocell13      2485   2485  25005  RISE       1
\XBee:BUART:pollcount_0\/main_2  macrocell36   5048   7533  30624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Instruction(0)/fb
Path End       : \XBee:BUART:rx_last\/main_0
Capture Clock  : \XBee:BUART:rx_last\/clock_0
Path slack     : 30624p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Instruction(0)/in_clock                                     iocell13            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Instruction(0)/fb            iocell13      2485   2485  25005  RISE       1
\XBee:BUART:rx_last\/main_0  macrocell38   5048   7533  30624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell38         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 56377p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22726
-------------------------------------   ----- 
End-of-path arrival time (ps)           22726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                         synccell         1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/main_0          macrocell4       3109   4129  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/q               macrocell4       3350   7479  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell7    3517  10996  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell7    5130  16126  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ci         datapathcell8       0  16126  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell8    3300  19426  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ci         datapathcell9       0  19426  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell9    3300  22726  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ci         datapathcell10      0  22726  56377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/clock           datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57114p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21989
-------------------------------------   ----- 
End-of-path arrival time (ps)           21989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4339  10259  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   5130  15389  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  15389  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3300  18689  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  18689  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell5   3300  21989  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/ci         datapathcell6      0  21989  57114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 59677p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19426
-------------------------------------   ----- 
End-of-path arrival time (ps)           19426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                         synccell        1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/main_0          macrocell4      3109   4129  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/q               macrocell4      3350   7479  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell7   3517  10996  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell7   5130  16126  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ci         datapathcell8      0  16126  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell8   3300  19426  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ci         datapathcell9      0  19426  59677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60414p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18689
-------------------------------------   ----- 
End-of-path arrival time (ps)           18689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4339  10259  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   5130  15389  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  15389  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3300  18689  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  18689  60414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 62977p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16126
-------------------------------------   ----- 
End-of-path arrival time (ps)           16126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                         synccell        1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/main_0          macrocell4      3109   4129  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/q               macrocell4      3350   7479  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell7   3517  10996  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell7   5130  16126  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ci         datapathcell8      0  16126  62977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 63714p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15389
-------------------------------------   ----- 
End-of-path arrival time (ps)           15389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4339  10259  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   5130  15389  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  15389  63714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:runmode_enable\/q
Path End       : \Out_MAX232:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Out_MAX232:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 65843p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13260
-------------------------------------   ----- 
End-of-path arrival time (ps)           13260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:runmode_enable\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  65843  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6880   8130  65843  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  13260  65843  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  13260  65843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 65862p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                         synccell        1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/main_0          macrocell4      3109   4129  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/q               macrocell4      3350   7479  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell8   3802  11282  65862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 66147p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                         synccell        1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/main_0          macrocell4      3109   4129  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/q               macrocell4      3350   7479  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell7   3517  10996  66147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_415/q
Path End       : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 66407p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10867
-------------------------------------   ----- 
End-of-path arrival time (ps)           10867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_415/q                                               macrocell17      1250   1250  66407  RISE       1
\Counter_Pulses:CounterUDB:count_enable\/main_0         macrocell7       3413   4663  66407  RISE       1
\Counter_Pulses:CounterUDB:count_enable\/q              macrocell7       3350   8013  66407  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell11   2853  10867  66407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock         datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 66713p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                         synccell        1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/main_0          macrocell4      3109   4129  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/q               macrocell4      3350   7479  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell9   2952  10431  66713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 66715p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10429
-------------------------------------   ----- 
End-of-path arrival time (ps)           10429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                         synccell         1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/main_0          macrocell4       3109   4129  56377  RISE       1
\Chronometer:CounterUDB:count_enable\/q               macrocell4       3350   7479  56377  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell10   2949  10429  66715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/clock           datapathcell10      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 66864p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell4   4490  10410  66864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 67014p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10259
-------------------------------------   ----- 
End-of-path arrival time (ps)           10259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4339  10259  67014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_TX:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_TX:TimerUDB:rstSts:stsreg\/clock
Path slack     : 67640p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15193
-------------------------------------   ----- 
End-of-path arrival time (ps)           15193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sT32:timerdp:u0\/z0       datapathcell3    760    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell4      0    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0       datapathcell4   1210   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell5      0   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0       datapathcell5   1210   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell6      0   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell6   2740   5920  57114  RISE       1
\Timer_TX:TimerUDB:status_tc\/main_1         macrocell1      3598   9518  67640  RISE       1
\Timer_TX:TimerUDB:status_tc\/q              macrocell1      3350  12868  67640  RISE       1
\Timer_TX:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2326  15193  67640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 67770p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell5   3583   9503  67770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell5       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 67925p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9349
-------------------------------------   ---- 
End-of-path arrival time (ps)           9349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell6   3429   9349  67925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell6       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 67926p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9347
-------------------------------------   ---- 
End-of-path arrival time (ps)           9347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell11   2290   2290  67926  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell11   7057   9347  67926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock         datapathcell11      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Chronometer:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Chronometer:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Chronometer:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68539p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14295
-------------------------------------   ----- 
End-of-path arrival time (ps)           14295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Chronometer:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell7    1370   1370  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell8       0   1370  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell8    1200   2570  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell9       0   2570  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell9    1200   3770  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell10      0   3770  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell10   2260   6030  68539  RISE       1
\Chronometer:CounterUDB:status_0\/main_0             macrocell2       2600   8630  68539  RISE       1
\Chronometer:CounterUDB:status_0\/q                  macrocell2       3350  11980  68539  RISE       1
\Chronometer:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2     2314  14295  68539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Chronometer:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Chronometer:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Chronometer:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68636p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14198
-------------------------------------   ----- 
End-of-path arrival time (ps)           14198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Chronometer:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell7    1240   1240  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell8       0   1240  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell8    1210   2450  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell9       0   2450  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell9    1210   3660  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell10      0   3660  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell10   2270   5930  68636  RISE       1
\Chronometer:CounterUDB:status_2\/main_0             macrocell3       2605   8535  68636  RISE       1
\Chronometer:CounterUDB:status_2\/q                  macrocell3       3350  11885  68636  RISE       1
\Chronometer:CounterUDB:sSTSReg:stsreg\/status_2     statusicell2     2313  14198  68636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_Pulses:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Counter_Pulses:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69075p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13759
-------------------------------------   ----- 
End-of-path arrival time (ps)           13759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell11   2290   2290  67926  RISE       1
\Counter_Pulses:CounterUDB:status_3\/main_0           macrocell6       5803   8093  69075  RISE       1
\Counter_Pulses:CounterUDB:status_3\/q                macrocell6       3350  11443  69075  RISE       1
\Counter_Pulses:CounterUDB:sSTSReg:stsreg\/status_3   statusicell3     2316  13759  69075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:runmode_enable\/q
Path End       : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 69143p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8130
-------------------------------------   ---- 
End-of-path arrival time (ps)           8130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:runmode_enable\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  65843  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   6880   8130  69143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:runmode_enable\/q
Path End       : \Out_MAX232:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Out_MAX232:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 69144p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8129
-------------------------------------   ---- 
End-of-path arrival time (ps)           8129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:runmode_enable\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:runmode_enable\/q         macrocell15     1250   1250  65843  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   6879   8129  69144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_Pulses:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Pulses:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70369p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12464
-------------------------------------   ----- 
End-of-path arrival time (ps)           12464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell11   2430   2430  70369  RISE       1
\Counter_Pulses:CounterUDB:status_0\/main_0            macrocell5       3776   6206  70369  RISE       1
\Counter_Pulses:CounterUDB:status_0\/q                 macrocell5       3350   9556  70369  RISE       1
\Counter_Pulses:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3     2908  12464  70369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_1052/main_1
Capture Clock  : Net_1052/clock_0
Path slack     : 70452p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sT32:timerdp:u0\/z0       datapathcell3    760    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell4      0    760  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/z0       datapathcell4   1210   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell5      0   1970  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/z0       datapathcell5   1210   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell6      0   3180  57114  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell6   2740   5920  57114  RISE       1
Net_1052/main_1                              macrocell18     3451   9371  70452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1052/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_Pulses:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Pulses:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70652p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           12181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell11   2290   2290  67926  RISE       1
\Counter_Pulses:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3     9891  12181  70652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Chronometer:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Chronometer:CounterUDB:prevCompare\/main_0
Capture Clock  : \Chronometer:CounterUDB:prevCompare\/clock_0
Path slack     : 71202p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Chronometer:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell7    1370   1370  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell8       0   1370  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell8    1200   2570  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell9       0   2570  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell9    1200   3770  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell10      0   3770  68539  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell10   2260   6030  68539  RISE       1
\Chronometer:CounterUDB:prevCompare\/main_0          macrocell21      2591   8621  71202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:prevCompare\/clock_0               macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 71235p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67935  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67935  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67935  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2538   6038  71235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Out_MAX232:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Out_MAX232:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 71236p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67935  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67935  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67935  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2537   6037  71236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Chronometer:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Chronometer:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Chronometer:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 71297p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Chronometer:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell7    1240   1240  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell8       0   1240  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell8    1210   2450  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell9       0   2450  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell9    1210   3660  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell10      0   3660  68636  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell10   2270   5930  68636  RISE       1
\Chronometer:CounterUDB:overflow_reg_i\/main_0       macrocell20      2596   8526  71297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:overflow_reg_i\/clock_0            macrocell20         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1052/q
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 71324p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1052/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1052/q                                            macrocell18     1250   1250  61693  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell8   4569   5819  71324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Chronometer:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Chronometer:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Chronometer:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71386p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Chronometer:CounterUDB:sC32:counterdp:u0\/z0       datapathcell7     760    760  71386  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell8       0    760  71386  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u1\/z0       datapathcell8    1210   1970  71386  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell9       0   1970  71386  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/z0       datapathcell9    1210   3180  71386  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell10      0   3180  71386  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell10   2740   5920  71386  RISE       1
\Chronometer:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2     5528  11448  71386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1052/q
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 71463p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1052/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1052/q                                            macrocell18     1250   1250  61693  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell7   4430   5680  71463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Pulses:CounterUDB:underflow_reg_i\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 71491p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:underflow_reg_i\/clock_0        macrocell23         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Counter_Pulses:CounterUDB:underflow_reg_i\/q  macrocell23   1250   1250  71491  RISE       1
Net_23/main_2                                  macrocell26   7082   8332  71491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 71762p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  61862  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell3   4301   5511  71762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 71766p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  61862  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell4   4297   5507  71766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:runmode_enable\/q
Path End       : Net_415/main_0
Capture Clock  : Net_415/clock_0
Path slack     : 71843p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:runmode_enable\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  65843  RISE       1
Net_415/main_0                        macrocell17   6730   7980  71843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1052/q
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 72345p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1052/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_1052/q                                            macrocell18      1250   1250  61693  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell10   3549   4799  72345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u3\/clock           datapathcell10      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1052/q
Path End       : \Chronometer:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Chronometer:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 72377p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1052/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1052/q                                            macrocell18     1250   1250  61693  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell9   3516   4766  72377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sC32:counterdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:runmode_enable\/q
Path End       : Net_735/main_0
Capture Clock  : Net_735/clock_0
Path slack     : 72568p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:runmode_enable\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  65843  RISE       1
Net_735/main_0                        macrocell16   6005   7255  72568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_735/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 72807p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  61862  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell6   3256   4466  72807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_TX:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_TX:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 72812p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  61862  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell5   3252   4462  72812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell5       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_Pulses:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Pulses:CounterUDB:prevCompare\/clock_0
Path slack     : 73043p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6780
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell11   2430   2430  70369  RISE       1
\Counter_Pulses:CounterUDB:prevCompare\/main_0         macrocell24      4350   6780  73043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:prevCompare\/clock_0            macrocell24         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Pulses:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_Pulses:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_Pulses:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 73092p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Counter_Pulses:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell11   2290   2290  67926  RISE       1
\Counter_Pulses:CounterUDB:underflow_reg_i\/main_0    macrocell23      4441   6731  73092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:underflow_reg_i\/clock_0        macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_415/main_2
Capture Clock  : Net_415/clock_0
Path slack     : 73724p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73724  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73724  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73724  RISE       1
Net_415/main_2                              macrocell17     2229   6099  73724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_735/main_1
Capture Clock  : Net_735/clock_0
Path slack     : 73814p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  73814  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  73814  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  73814  RISE       1
Net_735/main_1                              macrocell16     2259   6009  73814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_735/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Out_MAX232:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : Net_415/main_1
Capture Clock  : Net_415/clock_0
Path slack     : 73964p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Out_MAX232:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell1   1370   1370  73964  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell2      0   1370  73964  RISE       1
\Out_MAX232:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell2   2260   3630  73964  RISE       1
Net_415/main_1                              macrocell17     2230   5860  73964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1052/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 73996p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1052/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_1052/q     macrocell18   1250   1250  61693  RISE       1
Net_23/main_1  macrocell26   4577   5827  73996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_415/q
Path End       : \Counter_Pulses:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_Pulses:CounterUDB:count_stored_i\/clock_0
Path slack     : 75160p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_415/q                                          macrocell17   1250   1250  66407  RISE       1
\Counter_Pulses:CounterUDB:count_stored_i\/main_0  macrocell25   3413   4663  75160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_Pulses:CounterUDB:count_stored_i\/clock_0         macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1052/main_0
Capture Clock  : Net_1052/clock_0
Path slack     : 75353p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_TX:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  61862  RISE       1
Net_1052/main_0                                         macrocell18    3260   4470  75353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1052/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Synchro:genblk1[0]:INST\/out
Path End       : \Chronometer:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Chronometer:CounterUDB:count_stored_i\/clock_0
Path slack     : 75704p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Synchro:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Synchro:genblk1[0]:INST\/out                   synccell      1020   1020  56377  RISE       1
\Chronometer:CounterUDB:count_stored_i\/main_0  macrocell22   3099   4119  75704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:count_stored_i\/clock_0            macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : \Out_MAX232:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Out_MAX232:PWMUDB:runmode_enable\/clock_0
Path slack     : 75889p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_23/q                                   macrocell26   1250   1250  75889  RISE       1
\Out_MAX232:PWMUDB:runmode_enable\/main_0  macrocell15   2684   3934  75889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Out_MAX232:PWMUDB:runmode_enable\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 75897p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_23/q       macrocell26   1250   1250  75889  RISE       1
Net_23/main_0  macrocell26   2677   3927  75897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1052/q
Path End       : Net_937/main_0
Capture Clock  : Net_937/clock_0
Path slack     : 75962p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1052/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1052/q      macrocell18   1250   1250  61693  RISE       1
Net_937/main_0  macrocell27   2612   3862  75962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_937/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_937/q
Path End       : Net_860/main_0
Capture Clock  : Net_860/clock_0
Path slack     : 75980p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_937/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_937/q       macrocell27   1250   1250  75980  RISE       1
Net_860/main_0  macrocell19   2593   3843  75980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_860/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_937/q
Path End       : Net_937/main_1
Capture Clock  : Net_937/clock_0
Path slack     : 75980p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_937/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_937/q       macrocell27   1250   1250  75980  RISE       1
Net_937/main_1  macrocell27   2593   3843  75980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_937/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1052/q
Path End       : \Chronometer:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Chronometer:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 78554p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (Clk:R#1 vs. Clk:R#2)   83333
- Recovery time                            0
------------------------------------   ----- 
End-of-path required time (ps)         83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1052/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1052/q                                     macrocell18    1250   1250  61693  RISE       1
\Chronometer:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   3529   4779  78554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Chronometer:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 238152p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11348
-------------------------------------   ----- 
End-of-path arrival time (ps)           11348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell13   2290   2290  238152  RISE       1
\PWM_Front:PWMUDB:status_2\/main_1          macrocell12      3390   5680  238152  RISE       1
\PWM_Front:PWMUDB:status_2\/q               macrocell12      3350   9030  238152  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2318  11348  238152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 238779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell14   2290   2290  238779  RISE       1
\PWM_Back:PWMUDB:status_2\/main_1          macrocell13      2778   5068  238779  RISE       1
\PWM_Back:PWMUDB:status_2\/q               macrocell13      3350   8418  238779  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2303  10721  238779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 238858p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 243940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell14      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   2290   2290  238779  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   2792   5082  238858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell14      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 239043p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 243940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell13   2290   2290  238152  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell13   2607   4897  239043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Front:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Front:PWMUDB:prevCompare1\/clock_0
Path slack     : 239278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   2510   2510  239278  RISE       1
\PWM_Front:PWMUDB:prevCompare1\/main_0    macrocell40      4702   7212  239278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:prevCompare1\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:runmode_enable\/q
Path End       : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 239303p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 243940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:runmode_enable\/q        macrocell39      1250   1250  239303  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell13   3387   4637  239303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Front:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Front:PWMUDB:status_0\/clock_0
Path slack     : 239840p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   2510   2510  239278  RISE       1
\PWM_Front:PWMUDB:status_0\/main_1        macrocell42      4140   6650  239840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:runmode_enable\/q
Path End       : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 239899p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 243940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:runmode_enable\/q        macrocell46      1250   1250  239832  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell14   2791   4041  239899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell14      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Back:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Back:PWMUDB:prevCompare1\/clock_0
Path slack     : 241379p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell14      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  241379  RISE       1
\PWM_Back:PWMUDB:prevCompare1\/main_0    macrocell47      2601   5111  241379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:prevCompare1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Back:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Back:PWMUDB:status_0\/clock_0
Path slack     : 241393p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell14      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  241379  RISE       1
\PWM_Back:PWMUDB:status_0\/main_1        macrocell49      2587   5097  241393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_0\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_869/main_1
Capture Clock  : Net_869/clock_0
Path slack     : 241393p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell14      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  241379  RISE       1
Net_869/main_1                           macrocell51      2587   5097  241393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_869/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_463/main_1
Capture Clock  : Net_463/clock_0
Path slack     : 241688p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell13   2510   2510  239278  RISE       1
Net_463/main_1                            macrocell44      2292   4802  241688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_463/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:runmode_enable\/q
Path End       : Net_463/main_0
Capture Clock  : Net_463/clock_0
Path slack     : 241706p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:runmode_enable\/q  macrocell39   1250   1250  239303  RISE       1
Net_463/main_0                       macrocell44   3534   4784  241706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_463/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:runmode_enable\/q
Path End       : Net_475/main_0
Capture Clock  : Net_475/clock_0
Path slack     : 241706p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:runmode_enable\/q  macrocell39   1250   1250  239303  RISE       1
Net_475/main_0                       macrocell45   3534   4784  241706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_475/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:runmode_enable\/q
Path End       : Net_869/main_0
Capture Clock  : Net_869/clock_0
Path slack     : 242475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  239832  RISE       1
Net_869/main_0                      macrocell51   2765   4015  242475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_869/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:runmode_enable\/q
Path End       : Net_870/main_0
Capture Clock  : Net_870/clock_0
Path slack     : 242475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  239832  RISE       1
Net_870/main_0                      macrocell52   2765   4015  242475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_870/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Front:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Front:PWMUDB:runmode_enable\/clock_0
Path slack     : 242940p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk1:ctrlreg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  242940  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/main_0      macrocell39    2340   3550  242940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:prevCompare1\/q
Path End       : \PWM_Front:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Front:PWMUDB:status_0\/clock_0
Path slack     : 242943p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:prevCompare1\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:prevCompare1\/q   macrocell40   1250   1250  242943  RISE       1
\PWM_Front:PWMUDB:status_0\/main_0  macrocell42   2297   3547  242943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:prevCompare2\/q
Path End       : \PWM_Front:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Front:PWMUDB:status_1\/clock_0
Path slack     : 242949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:prevCompare2\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:prevCompare2\/q   macrocell41   1250   1250  242949  RISE       1
\PWM_Front:PWMUDB:status_1\/main_0  macrocell43   2291   3541  242949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_1\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:prevCompare1\/q
Path End       : \PWM_Back:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Back:PWMUDB:status_0\/clock_0
Path slack     : 242950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:prevCompare1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:prevCompare1\/q   macrocell47   1250   1250  242950  RISE       1
\PWM_Back:PWMUDB:status_0\/main_0  macrocell49   2290   3540  242950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_0\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:prevCompare2\/q
Path End       : \PWM_Back:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Back:PWMUDB:status_1\/clock_0
Path slack     : 242956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:prevCompare2\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:prevCompare2\/q   macrocell48   1250   1250  242956  RISE       1
\PWM_Back:PWMUDB:status_1\/main_0  macrocell50   2284   3534  242956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_1\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Back:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Back:PWMUDB:runmode_enable\/clock_0
Path slack     : 242957p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk1:ctrlreg\/clock                    controlcell6        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  242957  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/main_0      macrocell46    2323   3533  242957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:status_1\/q
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 245331p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_1\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:status_1\/q               macrocell50    1250   1250  245331  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2919   4169  245331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:status_0\/q
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 245927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:status_0\/q               macrocell42    1250   1250  245927  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2323   3573  245927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:status_1\/q
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 245929p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_1\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Front:PWMUDB:status_1\/q               macrocell43    1250   1250  245929  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_1  statusicell5   2321   3571  245929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:status_0\/q
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 245942p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_0\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Back:PWMUDB:status_0\/q               macrocell49    1250   1250  245942  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2308   3558  245942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 13020003p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16304
-------------------------------------   ----- 
End-of-path arrival time (ps)           16304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_2\/q            macrocell32   1250   1250  13020003  RISE       1
\XBee:BUART:rx_counter_load\/main_3  macrocell8    9391  10641  13020003  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell8    3350  13991  13020003  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2313  16304  13020003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 13026148p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15018
-------------------------------------   ----- 
End-of-path arrival time (ps)           15018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13026148  RISE       1
\XBee:BUART:rx_status_4\/main_1                 macrocell10      2293   5873  13026148  RISE       1
\XBee:BUART:rx_status_4\/q                      macrocell10      3350   9223  13026148  RISE       1
\XBee:BUART:sRX:RxSts\/status_4                 statusicell4     5795  15018  13026148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 13026963p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11194
-------------------------------------   ----- 
End-of-path arrival time (ps)           11194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_2\/q         macrocell32   1250   1250  13020003  RISE       1
\XBee:BUART:rx_load_fifo\/main_4  macrocell30   9944  11194  13026963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_0\/main_4
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13027516p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell32   1250   1250  13020003  RISE       1
\XBee:BUART:rx_state_0\/main_4  macrocell29   9391  10641  13027516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_3\/main_4
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 13028372p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9785
-------------------------------------   ---- 
End-of-path arrival time (ps)           9785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell32   1250   1250  13020003  RISE       1
\XBee:BUART:rx_state_3\/main_4  macrocell31   8535   9785  13028372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_1\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_1\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_1\/q                macrocell28      1250   1250  13025916  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   4804   6054  13029603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029919p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_0\/q                macrocell29      1250   1250  13026472  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   4487   5737  13029919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029926p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q          macrocell33      1250   1250  13029926  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   4480   5730  13029926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_2\/main_4
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 13030585p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7572
-------------------------------------   ---- 
End-of-path arrival time (ps)           7572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell32   1250   1250  13020003  RISE       1
\XBee:BUART:rx_state_2\/main_4  macrocell32   6322   7572  13030585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030585p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7572
-------------------------------------   ---- 
End-of-path arrival time (ps)           7572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_2\/q               macrocell32   1250   1250  13020003  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_3  macrocell34   6322   7572  13030585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_status_3\/main_4
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 13030585p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7572
-------------------------------------   ---- 
End-of-path arrival time (ps)           7572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_2\/q        macrocell32   1250   1250  13020003  RISE       1
\XBee:BUART:rx_status_3\/main_4  macrocell37   6322   7572  13030585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_10
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13030766p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7390
-------------------------------------   ---- 
End-of-path arrival time (ps)           7390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell36   1250   1250  13027187  RISE       1
\XBee:BUART:rx_state_0\/main_10  macrocell29   6140   7390  13030766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_2\/main_1
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 13030966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell29   1250   1250  13026472  RISE       1
\XBee:BUART:rx_state_2\/main_1  macrocell32   5941   7191  13030966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_0\/q               macrocell29   1250   1250  13026472  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_1  macrocell34   5941   7191  13030966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_1
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 13030966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_0\/q        macrocell29   1250   1250  13026472  RISE       1
\XBee:BUART:rx_status_3\/main_1  macrocell37   5941   7191  13030966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_2\/main_2
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 13030976p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  13029926  RISE       1
\XBee:BUART:rx_state_2\/main_2   macrocell32   5930   7180  13030976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_status_3\/main_2
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 13030976p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  13029926  RISE       1
\XBee:BUART:rx_status_3\/main_2  macrocell37   5930   7180  13030976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_3\/main_6
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 13031164p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6992
-------------------------------------   ---- 
End-of-path arrival time (ps)           6992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031164  RISE       1
\XBee:BUART:rx_state_3\/main_6         macrocell31   5052   6992  13031164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_1\/q
Path End       : \XBee:BUART:rx_state_2\/main_0
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 13031206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_1\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_1\/q       macrocell28   1250   1250  13025916  RISE       1
\XBee:BUART:rx_state_2\/main_0  macrocell32   5700   6950  13031206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_1\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_1\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_1\/q               macrocell28   1250   1250  13025916  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_0  macrocell34   5700   6950  13031206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_1\/q
Path End       : \XBee:BUART:rx_status_3\/main_0
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 13031206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_1\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_1\/q        macrocell28   1250   1250  13025916  RISE       1
\XBee:BUART:rx_status_3\/main_0  macrocell37   5700   6950  13031206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_2\/main_6
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 13031233p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031164  RISE       1
\XBee:BUART:rx_state_2\/main_6         macrocell32   4984   6924  13031233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_2\/main_5
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 13031611p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031611  RISE       1
\XBee:BUART:rx_state_2\/main_5         macrocell32   4605   6545  13031611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_2\/main_7
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 13031733p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031733  RISE       1
\XBee:BUART:rx_state_2\/main_7         macrocell32   4484   6424  13031733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_3\/main_1
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 13031858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell29   1250   1250  13026472  RISE       1
\XBee:BUART:rx_state_3\/main_1  macrocell31   5049   6299  13031858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_3\/main_2
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 13031870p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  13029926  RISE       1
\XBee:BUART:rx_state_3\/main_2   macrocell31   5037   6287  13031870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_7
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 13031901p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell36   1250   1250  13027187  RISE       1
\XBee:BUART:rx_status_3\/main_7  macrocell37   5005   6255  13031901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_status_3\/main_5
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 13032393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell35   1250   1250  13028070  RISE       1
\XBee:BUART:rx_status_3\/main_5  macrocell37   4514   5764  13032393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_3\/main_5
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 13032507p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031611  RISE       1
\XBee:BUART:rx_state_3\/main_5         macrocell31   3710   5650  13032507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_3\/main_7
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 13032626p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031733  RISE       1
\XBee:BUART:rx_state_3\/main_7         macrocell31   3591   5531  13032626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_1\/q
Path End       : \XBee:BUART:rx_state_3\/main_0
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 13032790p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_1\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_1\/q       macrocell28   1250   1250  13025916  RISE       1
\XBee:BUART:rx_state_3\/main_0  macrocell31   4116   5366  13032790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_1\/main_4
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 13032806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell36   1250   1250  13027187  RISE       1
\XBee:BUART:pollcount_1\/main_4  macrocell35   4100   5350  13032806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_0\/main_3
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 13032806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell36   1250   1250  13027187  RISE       1
\XBee:BUART:pollcount_0\/main_3  macrocell36   4100   5350  13032806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_1\/main_0
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 13032808p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032808  RISE       1
\XBee:BUART:pollcount_1\/main_0        macrocell35   3408   5348  13032808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_0\/main_0
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 13032808p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032808  RISE       1
\XBee:BUART:pollcount_0\/main_0        macrocell36   3408   5348  13032808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_1\/main_1
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 13032975p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032975  RISE       1
\XBee:BUART:pollcount_1\/main_1        macrocell35   3241   5181  13032975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_0\/main_1
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 13032975p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032975  RISE       1
\XBee:BUART:pollcount_0\/main_1        macrocell36   3241   5181  13032975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_state_0\/main_8
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13033087p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:pollcount_1\/q      macrocell35   1250   1250  13028070  RISE       1
\XBee:BUART:rx_state_0\/main_8  macrocell29   3820   5070  13033087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_0\/main_7
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13033258p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031733  RISE       1
\XBee:BUART:rx_state_0\/main_7         macrocell29   2958   4898  13033258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033270p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031733  RISE       1
\XBee:BUART:rx_load_fifo\/main_7       macrocell30   2947   4887  13033270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_0\/main_6
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13033272p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031164  RISE       1
\XBee:BUART:rx_state_0\/main_6         macrocell29   2944   4884  13033272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031164  RISE       1
\XBee:BUART:rx_load_fifo\/main_6       macrocell30   2935   4875  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031611  RISE       1
\XBee:BUART:rx_load_fifo\/main_5       macrocell30   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_0\/main_5
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031611  RISE       1
\XBee:BUART:rx_state_0\/main_5         macrocell29   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_1\/q
Path End       : \XBee:BUART:rx_state_0\/main_0
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13033429p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_1\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_1\/q       macrocell28   1250   1250  13025916  RISE       1
\XBee:BUART:rx_state_0\/main_0  macrocell29   3478   4728  13033429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033548p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_3\/q         macrocell31   1250   1250  13026055  RISE       1
\XBee:BUART:rx_load_fifo\/main_3  macrocell30   3359   4609  13033548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_0\/main_3
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13033568p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell31   1250   1250  13026055  RISE       1
\XBee:BUART:rx_state_0\/main_3  macrocell29   3339   4589  13033568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033574p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032808  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_0   macrocell33   2642   4582  13033574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:pollcount_1\/main_2
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 13033689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell35   1250   1250  13028070  RISE       1
\XBee:BUART:pollcount_1\/main_2  macrocell35   3217   4467  13033689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_1\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033706p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_1\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_1\/q         macrocell28   1250   1250  13025916  RISE       1
\XBee:BUART:rx_load_fifo\/main_0  macrocell30   3201   4451  13033706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_2\/main_3
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell31   1250   1250  13026055  RISE       1
\XBee:BUART:rx_state_2\/main_3  macrocell32   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_3\/q               macrocell31   1250   1250  13026055  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_2  macrocell34   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_status_3\/main_3
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_3\/q        macrocell31   1250   1250  13026055  RISE       1
\XBee:BUART:rx_status_3\/main_3  macrocell37   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033907p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032975  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_1   macrocell33   2310   4250  13033907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBee:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033911  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_2   macrocell33   2305   4245  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_0\/main_2
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13033964p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  13029926  RISE       1
\XBee:BUART:rx_state_0\/main_2   macrocell29   2942   4192  13033964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  13029926  RISE       1
\XBee:BUART:rx_load_fifo\/main_2  macrocell30   2941   4191  13033966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033983p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_0\/q         macrocell29   1250   1250  13026472  RISE       1
\XBee:BUART:rx_load_fifo\/main_1  macrocell30   2924   4174  13033983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_1
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 13033985p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell29   1250   1250  13026472  RISE       1
\XBee:BUART:rx_state_0\/main_1  macrocell29   2921   4171  13033985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_9
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 13034008p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_last\/q          macrocell38   1250   1250  13034008  RISE       1
\XBee:BUART:rx_state_2\/main_9  macrocell32   2898   4148  13034008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_load_fifo\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee:BUART:rx_load_fifo\/q            macrocell30      1250   1250  13027527  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   3232   4482  13034055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_3\/main_3
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell31   1250   1250  13026055  RISE       1
\XBee:BUART:rx_state_3\/main_3  macrocell31   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_status_3\/q
Path End       : \XBee:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 13035893p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\XBee:BUART:rx_status_3\/q       macrocell37    1250   1250  13035893  RISE       1
\XBee:BUART:sRX:RxSts\/status_3  statusicell4   4024   5274  13035893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

