INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_gits/DSD/Lab_1/Lab_1.srcs/sources_1/imports/Downloads/tutorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_gits/DSD/Lab_1/Lab_1.srcs/sources_1/imports/Downloads/tutorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_gits/DSD/Lab_1/Lab_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
