Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed May 14 23:33:39 2025
| Host             : LAPTOP-MS0PAGLN running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
| Design           : CPU
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.246        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.172        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        5 |       --- |             --- |
| Slice Logic    |     0.004 |     3248 |       --- |             --- |
|   LUT as Logic |     0.004 |     1561 |     20800 |            7.50 |
|   CARRY4       |    <0.001 |       45 |      8150 |            0.55 |
|   F7/F8 Muxes  |    <0.001 |      184 |     32600 |            0.56 |
|   Register     |    <0.001 |     1209 |     41600 |            2.91 |
|   Others       |     0.000 |      102 |       --- |             --- |
| Signals        |     0.008 |     2912 |       --- |             --- |
| Block RAM      |     0.005 |       29 |        50 |           58.00 |
| PLL            |     0.103 |        1 |         5 |           20.00 |
| I/O            |     0.050 |       58 |       210 |           27.62 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.246 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.029 |      0.011 |
| Vccaux    |       1.800 |     0.066 |       0.054 |      0.013 |
| Vcco33    |       3.300 |     0.015 |       0.014 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-----------------------------------------+-----------------+
| Clock                           | Domain                                  | Constraint (ns) |
+---------------------------------+-----------------------------------------+-----------------+
| clk_out1_cpuclk                 | clock/clkGenerator/inst/clk_out1_cpuclk |            43.5 |
| clkfbout_cpuclk                 | clock/clkGenerator/inst/clkfbout_cpuclk |            50.0 |
| clock/clkGenerator/inst/clk_in1 | fpgaClk_IBUF_BUFG                       |            10.0 |
+---------------------------------+-----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| CPU                                            |     0.172 |
|   alu                                          |    <0.001 |
|   clock                                        |     0.103 |
|     clkGenerator                               |     0.103 |
|       inst                                     |     0.103 |
|   dataMem                                      |     0.003 |
|     udram                                      |     0.003 |
|       U0                                       |     0.003 |
|         inst_blk_mem_gen                       |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|             valid.cstr                         |     0.003 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|   decoder                                      |     0.005 |
|   iFetch                                       |     0.009 |
|     urom                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |     0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|   ledModule                                    |    <0.001 |
|   switchModule                                 |    <0.001 |
|   tubeModule                                   |     0.002 |
+------------------------------------------------+-----------+


