
---------- Begin Simulation Statistics ----------
final_tick                               1164646301013                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117222                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383796                       # Number of bytes of host memory used
host_op_rate                                   135919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20374.37                       # Real time elapsed on the host
host_tick_rate                                9688698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2388328030                       # Number of instructions simulated
sim_ops                                    2769255403                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197401                       # Number of seconds simulated
sim_ticks                                197401136757                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1463323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2926639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.006644                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        32488610                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     73826603                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60415                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     66657911                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1953308                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1954191                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          883                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        83544722                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         6235345                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         149206902                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        139283094                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60292                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           82770342                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      27099855                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4293436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1769048                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    388328029                       # Number of instructions committed
system.switch_cpus.commit.committedOps      451823113                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    473120321                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.954986                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.142054                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    354914780     75.02%     75.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     31852862      6.73%     81.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     25135138      5.31%     87.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6193077      1.31%     88.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     16183204      3.42%     91.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      4688077      0.99%     92.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3224593      0.68%     93.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3828735      0.81%     94.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     27099855      5.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    473120321                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      6216789                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         402566438                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              87793748                       # Number of loads committed
system.switch_cpus.commit.membars             4770462                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    279902433     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     17650946      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     87793748     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     66475986     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    451823113                       # Class of committed instruction
system.switch_cpus.commit.refs              154269734                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           7334948                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           388328029                       # Number of Instructions Simulated
system.switch_cpus.committedOps             451823113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.219031                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.219031                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     381843077                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           129                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     32388174                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      454521231                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         23572971                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          49943110                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          64858                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           494                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      17959067                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            83544722                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          48783544                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             424490139                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          5717                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              391711025                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          129962                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.176484                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     48827959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     40677263                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.827470                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    473383091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.962455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.281680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        382564362     80.81%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13926735      2.94%     83.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6072759      1.28%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10738860      2.27%     87.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9385331      1.98%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5957754      1.26%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         12207486      2.58%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3492412      0.74%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         29037392      6.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    473383091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        90677                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         82866248                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.963449                       # Inst execution rate
system.switch_cpus.iew.exec_refs            157976719                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           66565383                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       104767003                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      88112868                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4308371                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     66665238                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    453592205                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      91411336                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        94686                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     456081201                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         166484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5205843                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          64858                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5916587                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     17800796                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6510                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3428401                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       319109                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       189243                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6510                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1129                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        89548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         440145140                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             452557512                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.572522                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         251992621                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.956005                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              452585553                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        557753368                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       323806057                       # number of integer regfile writes
system.switch_cpus.ipc                       0.820323                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.820323                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     280498491     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     17655027      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     91429455     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     66592920     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      456175896                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8565029                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018776                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          976642     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         954102     11.14%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2654156     30.99%     53.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3980129     46.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      453976465                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1373249135                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    445221432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    448022498                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          449283833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         456175896                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4308372                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1769047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1203                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        14936                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1639128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    473383091                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.963651                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.785644                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    321860725     67.99%     67.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     47002981      9.93%     77.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     29499554      6.23%     84.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     19450398      4.11%     88.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17424924      3.68%     91.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     18610680      3.93%     95.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11359484      2.40%     98.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4482147      0.95%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3692198      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    473383091                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.963649                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       10764460                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     21051971                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      7336080                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      7345250                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      5807730                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4216534                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     88112868                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     66665238                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       480346199                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       17173716                       # number of misc regfile writes
system.switch_cpus.numCycles                473384021                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       121843843                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     473230656                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       89518755                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         31040951                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      101947525                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        609189                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     728244173                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      453989452                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    475574642                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          60087545                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        6665564                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          64858                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     137763825                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2343947                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    555944669                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    122582061                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5277411                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         104718696                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4308374                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      4893746                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            899612536                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           907447204                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          4890804                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2445277                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1532366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        81564                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3064732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          81564                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1463316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       352692                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1110624                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1463316                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2263641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2126321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4389962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4389962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    119305088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    113144832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    232449920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               232449920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1463323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1463323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1463323                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3654468614                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3490690583                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13811857202                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1164646301013                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1532359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       705361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           35                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2301734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1532324                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4596993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4597098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    241280000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              241288960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1474764                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45144576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3007130                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.162451                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2925558     97.29%     97.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  81572      2.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3007130                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1866303516                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3194910135                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     96580352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          96582400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     22722688                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       22722688                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       754534                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             754550                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       177521                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            177521                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    489259351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            489269726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     115109205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           115109205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     115109205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    489259351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           604378931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    355042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1509068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000136054564                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        20369                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        20369                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2432367                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            335215                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     754550                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    177521                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1509100                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  355042                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            59654                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            75786                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            63350                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            99752                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           118418                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           171460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           165850                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           117436                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            70844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           106208                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          124894                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           82012                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           55912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           55932                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           83854                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           57738                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            24260                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            59643                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            59640                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            60556                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            35350                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            54056                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           59648                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.27                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.34                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 37724004168                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                7545500000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            66019629168                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24997.68                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43747.68                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  943547                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 317957                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.52                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.55                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1509100                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              355042                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 664497                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 664528                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  90045                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  90017                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 13541                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 14112                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 19614                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 20377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 20377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 20370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 20370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 20406                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 20422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 20393                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 20453                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 20619                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 20555                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 20415                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 20417                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 20391                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 20437                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 20430                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1328                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       602606                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   197.977557                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   161.396743                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   189.480401                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1652      0.27%      0.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       481138     79.84%     80.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        53345      8.85%     88.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        27271      4.53%     93.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         6706      1.11%     94.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4654      0.77%     95.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5067      0.84%     96.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4577      0.76%     96.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        18196      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       602606                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        20369                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     74.084442                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    70.412164                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    23.609049                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23            4      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31           32      0.16%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          291      1.43%      1.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2200     10.80%     12.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3266     16.03%     28.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         1967      9.66%     38.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2110     10.36%     48.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2069     10.16%     58.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2885     14.16%     72.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1448      7.11%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1326      6.51%     86.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1085      5.33%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1210      5.94%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           22      0.11%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           38      0.19%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          282      1.38%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          125      0.61%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            8      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        20369                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        20369                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.429280                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.399870                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.004467                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6178     30.33%     30.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             450      2.21%     32.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           12958     63.62%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             407      2.00%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             355      1.74%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              20      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        20369                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              96582400                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               22721088                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               96582400                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            22722688                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      489.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      115.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   489.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   115.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.72                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 197399817369                       # Total gap between requests
system.mem_ctrls0.avgGap                    211786.25                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     96580352                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     22721088                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10374.813608703174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 489259350.714327573776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 115101100.091280460358                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1509068                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       355042                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1417614                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  66018211554                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4602120782830                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     44300.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43747.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12962186.96                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1909964280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1015162500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4550993160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         593534880                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    15582353280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     75875683950                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     11906627040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      111434319090                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       564.506978                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  30259986984                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6591520000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 160549629773                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2392692540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1271727270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6223980840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1259653860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    15582353280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     85839933180                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      3515736000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      116086076970                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       588.071978                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   8423284040                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6591520000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 182386332717                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     90720640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          90722944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     22421888                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       22421888                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       708755                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             708773                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       175171                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            175171                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        11672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    459575064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            459586735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        11672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           11672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     113585405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           113585405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     113585405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        11672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    459575064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           573172140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    350342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1417510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000144402066                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        20032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        20032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2304322                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            331243                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     708773                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    175171                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1417546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  350342                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            61502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            59694                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            62430                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            90404                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           101624                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           177064                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           148172                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           104370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            57806                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           128578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          108122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           69880                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           60578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           61502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           68964                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           56856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            23300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            59644                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            59639                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            59608                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            34420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            54988                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           58716                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.23                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.68                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 33995160960                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7087730000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            60574148460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23981.70                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42731.70                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  887976                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 314265                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.64                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.70                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1417546                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              350342                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 629040                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 629053                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  79724                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  79713                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 12162                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 14361                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 19144                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 20049                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 20032                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 20033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 20033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 20034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 20036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 20044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 20082                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 20166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 20278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 20222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 20224                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 20218                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 20065                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 20034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3108                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       565613                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   200.034441                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.849602                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   197.492174                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         3233      0.57%      0.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       457437     80.87%     81.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        40778      7.21%     88.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        22116      3.91%     92.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         7658      1.35%     93.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         5178      0.92%     94.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         6134      1.08%     95.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5067      0.90%     96.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        18012      3.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       565613                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        20032                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     70.760284                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    67.655857                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    20.667925                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          436      2.18%      2.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35          126      0.63%      2.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39          466      2.33%      5.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43          122      0.61%      5.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          840      4.19%      9.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1969      9.83%     19.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          980      4.89%     24.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1980      9.88%     34.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          663      3.31%     37.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1079      5.39%     43.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         2517     12.56%     55.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          442      2.21%     58.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          664      3.31%     61.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83         1652      8.25%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87         2285     11.41%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91         1048      5.23%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95          547      2.73%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99          622      3.11%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103          311      1.55%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107          242      1.21%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111          110      0.55%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115           35      0.17%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119          155      0.77%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123          741      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        20032                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        20032                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.487770                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.455170                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.062403                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5645     28.18%     28.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1734      8.66%     36.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           10275     51.29%     88.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2002      9.99%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             367      1.83%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               9      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        20032                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              90722944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               22420160                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               90722944                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            22421888                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      459.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      113.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   459.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   113.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.48                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 197400562131                       # Total gap between requests
system.mem_ctrls1.avgGap                    223317.95                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     90720640                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     22420160                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 11671.665309791071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 459575063.702276170254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 113576650.916651636362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1417510                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       350342                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1425000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  60572723460                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4657720719215                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39583.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42731.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13294782.58                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   68.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1843119600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           979629915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4371722040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         593534880                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    15582353280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     75382899000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     12321695040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      111074953755                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       562.686495                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  31361998883                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6591520000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 159447617874                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2195407200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1166871420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5749556400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1235109420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    15582353280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     85391042220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      3893774880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      115214114820                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       583.654769                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   9391907563                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6591520000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 181417709194                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        69042                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69043                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        69042                       # number of overall hits
system.l2.overall_hits::total                   69043                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1463289                       # number of demand (read+write) misses
system.l2.demand_misses::total                1463323                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1463289                       # number of overall misses
system.l2.overall_misses::total               1463323                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3210900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 139337032605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     139340243505                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3210900                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 139337032605                       # number of overall miss cycles
system.l2.overall_miss_latency::total    139340243505                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1532331                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1532366                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1532331                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1532366                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.954943                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.954944                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.954943                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.954944                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94438.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95221.813739                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95221.795533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94438.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95221.813739                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95221.795533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              352692                       # number of writebacks
system.l2.writebacks::total                    352692                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1463289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1463323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1463289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1463323                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2920465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 126830818360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 126833738825                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2920465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 126830818360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 126833738825                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.954943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.954944                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.954943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.954944                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85896.029412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86675.166942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86675.148839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85896.029412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86675.166942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86675.148839                       # average overall mshr miss latency
system.l2.replacements                        1474764                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       352669                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           352669                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       352669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       352669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        70116                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         70116                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       502485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        502485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 71783.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71783.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       442661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       442661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63237.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63237.285714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3210900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3210900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94438.235294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94438.235294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2920465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2920465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85896.029412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85896.029412                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        69042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             69042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1463282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1463282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 139336530120                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 139336530120                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1532324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1532324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.954943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.954943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95221.925863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95221.925863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1463282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1463282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 126830375699                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126830375699                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.954943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.954943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86675.279064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86675.279064                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     2995450                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1475276                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.030434                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.910044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.083703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.006547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   509.999706                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.996093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50510348                       # Number of tag accesses
system.l2.tags.data_accesses                 50510348                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967245164256                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   197401136757                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     48783495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2050883140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099645                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     48783495                       # number of overall hits
system.cpu.icache.overall_hits::total      2050883140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          835                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            884                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          835                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total           884                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4367658                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4367658                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4367658                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4367658                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     48783544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2050884024                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     48783544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2050884024                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89135.877551                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4940.789593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89135.877551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4940.789593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3265110                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3265110                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3265110                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3265110                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93288.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93288.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93288.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93288.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     48783495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2050883140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          835                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           884                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4367658                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4367658                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     48783544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2050884024                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89135.877551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4940.789593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3265110                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3265110                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93288.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93288.857143                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.962162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2050884010                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2357337.942529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   618.315712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.646450                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79984477806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79984477806                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715498899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    122916627                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        838415526                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715498899                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    122916627                       # number of overall hits
system.cpu.dcache.overall_hits::total       838415526                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9764364                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6194784                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15959148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9764364                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6194784                       # number of overall misses
system.cpu.dcache.overall_misses::total      15959148                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 554891953716                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 554891953716                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 554891953716                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 554891953716                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725263263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    129111411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    854374674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725263263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    129111411                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    854374674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.047980                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.047980                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89574.060002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34769.522390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89574.060002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34769.522390                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2451                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.088235                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5278311                       # number of writebacks
system.cpu.dcache.writebacks::total           5278311                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4662460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4662460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4662460                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4662460                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1532324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1532324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1532324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1532324                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 141880030377                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 141880030377                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 141880030377                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 141880030377                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011868                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001794                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011868                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001794                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 92591.403892                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92591.403892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 92591.403892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92591.403892                       # average overall mshr miss latency
system.cpu.dcache.replacements               11296513                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397511422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     60734085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       458245507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220763                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6194770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12415533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 554890913718                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 554890913718                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403732185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     66928855                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    470661040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.092558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89574.094554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44693.281691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4662453                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4662453                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1532317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1532317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 141879519135                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 141879519135                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 92591.493232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92591.493232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317987477                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     62182542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      380170019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1039998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1039998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321531078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     62182556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    383713634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74285.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.293485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       511242                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       511242                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73034.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73034.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18840959                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4293430                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23134389                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1082532                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1082532                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18841033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4293443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23134476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 83271.692308                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12442.896552                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       510408                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       510408                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72915.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72915.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18841033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4293429                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23134462                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18841033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4293429                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23134462                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1164646301013                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998820                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           895981146                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11296769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.313045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   221.932464                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    34.066356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.866924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.133072                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       28831892353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      28831892353                       # Number of data accesses

---------- End Simulation Statistics   ----------
