library IEEE;
use ieee.std_logic_1164.all;

entity control_unit is
	port(	clock			: in std_logic;
			reset			: in std_logic;
			writen		: out std_logic;
			IR_load		: in std_logic;
			IR				: in std_logic_vector(7 downto 0);
			MAR_load		: out std_logic;
			PC_Load		: out std_logic;
			PC_inc		: out std_logic;
			A_load		: out std_logic;
			B_load		: out std_logic;
			ALU_sel		: out std_logic_vector(2 downto 0);
			CCR_Result	: in std_logic_vector(3 downto 0);
			CCR_Load		: out std_logic;
			Bus1_sel		: out std_logic_vector(1 downto 0);
			Bus2_sel		: out std_logic:vectot(1 downto 0));
end entity;