0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.sim/sim_1/behav/xsim/glbl.v,1701960385,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v,1702624408,verilog,,,,test1_tb,,,,,,,,
D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v,1702625155,verilog,,D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v,,binary_bcd,,,,,,,,
D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/BCD_to_7segment.v,1701960385,verilog,,D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v,,BCD_to_7segment,,,,,,,,
D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/SevenSeg_CTRL.v,1701960385,verilog,,D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sources_1/new/binary_bcd.v,,SevenSeg_CTRL,,,,,,,,
D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v,1701960385,verilog,,D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v,,binary_to_bcd,,,,,,,,
D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v,1701960385,verilog,,D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v,,linedecoder,,,,,,,,
D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/sevensegment.v,1702625839,verilog,,D:/Project/FPGA/Whac_A_Mole_Verilog/Sevensegment/Sevensegment.srcs/sim_1/new/test1_tb.v,,sevensegment,,,,,,,,
