{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634133035670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634133035677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 15:50:35 2021 " "Processing started: Wed Oct 13 15:50:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634133035677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634133035677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIG_SOUND_BLOCK -c BIG_SOUND_BLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIG_SOUND_BLOCK -c BIG_SOUND_BLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634133035677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1634133036882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snddriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file snddriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "SndDriver.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SndDriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133037158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133037158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file echo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECHO_GEN-rtl " "Found design unit 1: ECHO_GEN-rtl" {  } { { "ECHO_GEN.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ECHO_GEN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133037871 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECHO_GEN " "Found entity 1: ECHO_GEN" {  } { { "ECHO_GEN.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ECHO_GEN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133037871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133037871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channel_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_mod-rtl " "Found design unit 1: channel_mod-rtl" {  } { { "channel_mod.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/channel_mod.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133037961 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_mod " "Found entity 1: channel_mod" {  } { { "channel_mod.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133037961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133037961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volume_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volume_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Volume_Control-Volume " "Found design unit 1: Volume_Control-Volume" {  } { { "Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Volume_Control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Volume_Control " "Found entity 1: Volume_Control" {  } { { "Volume_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Volume_Control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133038045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dist-distArch " "Found design unit 1: Dist-distArch" {  } { { "Dist.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038135 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dist " "Found entity 1: Dist" {  } { { "Dist.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133038135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_control-rtl " "Found design unit 1: SRAM_control-rtl" {  } { { "SRAM_control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SRAM_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038228 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "SRAM_control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SRAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133038228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "ctrl.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038314 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ctrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133038314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_mux-rtl " "Found design unit 1: my_mux-rtl" {  } { { "my_mux.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/my_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038406 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/my_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133038406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "balance_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file balance_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Balance_Control-rtl " "Found design unit 1: Balance_Control-rtl" {  } { { "Balance_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038499 ""} { "Info" "ISGN_ENTITY_NAME" "1 Balance_Control " "Found entity 1: Balance_Control" {  } { { "Balance_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133038499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_sound_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file big_sound_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BIG_SOUND_BLOCK " "Found entity 1: BIG_SOUND_BLOCK" {  } { { "BIG_SOUND_BLOCK.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133038594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133038594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BIG_SOUND_BLOCK " "Elaborating entity \"BIG_SOUND_BLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634133039665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SndDriver SndDriver:inst " "Elaborating entity \"SndDriver\" for hierarchy \"SndDriver:inst\"" {  } { { "BIG_SOUND_BLOCK.bdf" "inst" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { -88 144 336 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133039899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_mod SndDriver:inst\|channel_mod:inst_right " "Elaborating entity \"channel_mod\" for hierarchy \"SndDriver:inst\|channel_mod:inst_right\"" {  } { { "SndDriver.bdf" "inst_right" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SndDriver.bdf" { { 320 408 600 496 "inst_right" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133039946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl SndDriver:inst\|ctrl:inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"SndDriver:inst\|ctrl:inst_ctrl\"" {  } { { "SndDriver.bdf" "inst_ctrl" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/SndDriver.bdf" { { -168 384 544 40 "inst_ctrl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133039992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Balance_Control Balance_Control:inst1 " "Elaborating entity \"Balance_Control\" for hierarchy \"Balance_Control:inst1\"" {  } { { "BIG_SOUND_BLOCK.bdf" "inst1" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 120 968 1192 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133040077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Volume_Control Volume_Control:inst3 " "Elaborating entity \"Volume_Control\" for hierarchy \"Volume_Control:inst3\"" {  } { { "BIG_SOUND_BLOCK.bdf" "inst3" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 168 656 880 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133040128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECHO_GEN ECHO_GEN:inst4 " "Elaborating entity \"ECHO_GEN\" for hierarchy \"ECHO_GEN:inst4\"" {  } { { "BIG_SOUND_BLOCK.bdf" "inst4" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 200 176 464 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133040180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_control SRAM_control:inst5 " "Elaborating entity \"SRAM_control\" for hierarchy \"SRAM_control:inst5\"" {  } { { "BIG_SOUND_BLOCK.bdf" "inst5" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 424 160 480 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133040256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dist Dist:inst2 " "Elaborating entity \"Dist\" for hierarchy \"Dist:inst2\"" {  } { { "BIG_SOUND_BLOCK.bdf" "inst2" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 264 -296 -64 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133040308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux my_mux:inst6 " "Elaborating entity \"my_mux\" for hierarchy \"my_mux:inst6\"" {  } { { "BIG_SOUND_BLOCK.bdf" "inst6" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 312 -512 -352 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133040359 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Balance_Control:inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Balance_Control:inst1\|Mult0\"" {  } { { "Balance_Control.vhd" "Mult0" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634133042410 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Volume_Control:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Volume_Control:inst3\|Mult0\"" {  } { { "Volume_Control.vhd" "Mult0" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Volume_Control.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634133042410 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ECHO_GEN:inst4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ECHO_GEN:inst4\|Mult0\"" {  } { { "ieee/numeric_std.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634133042410 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Dist:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Dist:inst2\|Mult0\"" {  } { { "Dist.vhd" "Mult0" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634133042410 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ECHO_GEN:inst4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ECHO_GEN:inst4\|Mult1\"" {  } { { "ECHO_GEN.vhd" "Mult1" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/ECHO_GEN.vhd" 239 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634133042410 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1634133042410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Balance_Control:inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Balance_Control:inst1\|lpm_mult:Mult0\"" {  } { { "Balance_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634133042688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Balance_Control:inst1\|lpm_mult:Mult0 " "Instantiated megafunction \"Balance_Control:inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133042694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133042694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133042694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133042694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133042694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133042694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133042694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133042694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133042694 ""}  } { { "Balance_Control.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Balance_Control.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634133042694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133042888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133042888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECHO_GEN:inst4\|lpm_mult:Mult0 " "Instantiated megafunction \"ECHO_GEN:inst4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043056 ""}  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634133043056 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043592 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133043851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133044084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133044084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECHO_GEN:inst4\|lpm_mult:Mult0\|altshift:external_latency_ffs ECHO_GEN:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ECHO_GEN:inst4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ECHO_GEN:inst4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dist:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Dist:inst2\|lpm_mult:Mult0\"" {  } { { "Dist.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dist:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"Dist:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634133044339 ""}  } { { "Dist.vhd" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/Dist.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1634133044339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/db/mult_46t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634133044544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634133044544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "BIG_SOUND_BLOCK.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 464 488 664 480 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634133046639 "|BIG_SOUND_BLOCK|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "BIG_SOUND_BLOCK.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 480 488 664 496 "sram_oe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634133046639 "|BIG_SOUND_BLOCK|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "BIG_SOUND_BLOCK.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 544 488 664 560 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634133046639 "|BIG_SOUND_BLOCK|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "BIG_SOUND_BLOCK.bdf" "" { Schematic "X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/BIG_SOUND_BLOCK/BIG_SOUND_BLOCK.bdf" { { 560 488 664 576 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634133046639 "|BIG_SOUND_BLOCK|sram_ub"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634133046639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1634133046811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634133050576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634133050576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1126 " "Implemented 1126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634133051370 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634133051370 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1634133051370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1045 " "Implemented 1045 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634133051370 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1634133051370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634133051370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634133051563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 15:50:51 2021 " "Processing ended: Wed Oct 13 15:50:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634133051563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634133051563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634133051563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634133051563 ""}
