{"status": 200, "content": "\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nKOMDIV-32 - Wikipedia\n\n\n\n\n\n\n\n\t\n\t\n\n\t\n\n\n\n\tKOMDIV-32\n\n\t\n\t\n\t\tFrom Wikipedia, the free encyclopedia\n\n\t\t\n\n\t\t\n\t\t\n\t\t\n\t\t\n\n\t\tJump to navigation\n\t\tJump to search\n\t\tKOMDIV-32\tProduced\t1999\n\tDesigned by\tNIISI\n\tCommon manufacturer(s)\t\tNIISI\n\tMikron\n\tMVC Nizhny Novgorod\n\n\n\n\tMax. CPU clock rate\t33\u00a0MHz to 125\u00a0MHz\n\tMin. feature size\t0.25 \u00b5m to 0.5 \u00b5m\n\tInstruction set\tMIPS I\n\tCores\t1\n\n\nThe KOMDIV-32 (Russian: \u041a\u041e\u041c\u0414\u0418\u0412-32) is a family of 32-bit microprocessors developed and manufactured by the Scientific Research Institute of System Development (NIISI) of the Russian Academy of Sciences.[1][2] The manufacturing plant of NIISI is located in Dubna on the grounds of the Kurchatov Institute.[3] The KOMDIV-32 processors are intended primarily for spacecraft applications and many of them are radiation hardened (rad-hard).\n\nThese microprocessors are compatible with MIPS R3000 and have an integrated MIPS R3010 compatible floating-point unit.[4]\n\n\nContents\n\n\n\t1 Overview\n\t2 Details\n\t2.1 1V812\n\t2.2 1890VM1T\n\t2.3 1890VM2T\n\t2.4 1990VM2T\n\t2.5 5890VM1\u0422\n\t2.6 5890VE1\u0422\n\t2.7 1900VM2T\n\t2.8 1907VM014\n\t2.9 1907VM038\n\t2.10 1907VM044\n\t2.11 1907VM056\n\t2.12 1907VM066\n\t2.13 1907VK016\n\n\n\n\t3 See also\n\t4 References\n\n\n\n\n\n\nOverview[edit]\n\n\tDesignation\n\tProduction start (year)\n\tProcess (nm)\n\tClock rate (MHz)\n\tRemarks\n\n\tRussian\n\tEnglish\n\n\t1\u0412812\n\t1V812\n\t?\n\t500\n\t33\n\t[5]\n\n\t1890\u0412\u041c1\u0422\n\t1890VM1T\n\t?\n\t500\n\t50\n\trad-hard[4][6][7]\n\n\t1890\u0412\u041c2\u0422\n\t1890VM2T\n\t2005\n\t350\n\t90\n\t[4][6][7][8]\n\n\t1990\u0412\u041c2\u0422\n\t1990VM2T\n\t2008\u00a0?\n\t350\n\t66\n\trad-hard[6][7][9]\n\n\t5890\u0412\u041c1\u0422\n\t5890VM1\u0422\n\t2009\n\t500\n\t33\n\trad-hard[4][6][7][10]\n\n\t5890\u0412\u04151\u0422\n\t5890VE1\u0422\n\t2009\n\t500\n\t33\n\trad-hard[4][6][7][10][11]\n\n\t1900\u0412\u041c2\u0422\n\t1900VM2T\n\t2012\n\t350\n\t66\n\trad-hard[4][6][7][10][11]\n\n\t1904\u0412\u04151\u0422\n\t1904VE1T\n\t2016\n\t350\n\t40\n\t[6][12]\n\n\t1907\u0412\u041c014\n\t1907VM014\n\t2016\n\t250\n\t100\n\trad-hard[4][6]\n\n\t1907\u0412\u041c038\n\t1907VM038\n\t2016\u00a0?\n\t250\n\t125\n\trad-hard[4][6][9][13][14][15]\n\n\t1907\u0412\u041c044\n\t1907VM044\n\t2016\u00a0?\n\t250\n\t66\n\trad-hard[4][6][13][14][16]\n\n\t1907\u0412\u041c056\n\t1907VM056\n\t2016\u00a0?\n\t250\n\t100\n\trad-hard[4][6][13][14]\n\n\t1907\u0412\u041c066\n\t1907VM066\n\t2016\u00a0?\n\t250\n\t100\n\trad-hard[4][6][13][14]\n\n\t1907\u0412\u041a016\n\t1907VK016\n\t?\n\t250\n\t?\n\trad-hard[13][14]\n\n\n\nDetails[edit]\n\n1V812[edit]\n\n\t0.5\u00a0\u00b5m CMOS process, 3-layer metal\n\t108-pin ceramic Quad Flat Package (QFP)\n\t1.5 million transistors, 8KB L1 instruction cache, 8KB L1 data cache, compatible with IDT 79R3081E\n\n\n1890VM1T[edit]\n\n\t0.5\u00a0\u00b5m CMOS process\n\n\n1890VM2T[edit]\n\n\t0.35\u00a0\u00b5m CMOS process\n\n\n1990VM2T[edit]\n\n\t0.35\u00a0\u00b5m silicon on insulator (SOI) CMOS process\n\t108-pin ceramic Quad Flat Package (QFP)\n\tworking temperature from -60 to 125\u00a0\u00b0C\n\n\n5890VM1\u0422[edit]\n\n\t0.5\u00a0\u00b5m silicon on insulator (SOI) CMOS process\n\t108-pin ceramic Quad Flat Package (QFP)\n\tcache (8KB each for data and instructions)\n\tworking temperature from -60 to 125\u00a0\u00b0C\n\n\n5890VE1\u0422[edit]\n\n\t0.5\u00a0\u00b5m SOI CMOS process\n\t240-pin ceramic QFP\n\tradiation tolerance to not less than 200 kRad, working temperature from -60 to 125\u00a0\u00b0C\n\tSystem-on-a-chip (SoC) including PCI master / slave, 16 GPIO, 3 UART, 3 32-bit timers\n\tcache (8KB each for data and instructions)\n\tsecond-sourced by MVC Nizhny Novgorod under the name 1904VE1T (Russian: 1904\u0412\u04151\u0422) with a clock rate of 40\u00a0MHz\n\n\n1900VM2T[edit]\n\n\tdevelopment name Rezerv-32\n\t0.35\u00a0\u00b5m SOI CMOS process\n\t108-pin ceramic QFP\n\tradiation tolerance to not less than 200 kRad, working temperature from -60 to 125\u00a0\u00b0C\n\ttriple modular redundancy on block level with self-healing\n\tboth registers and cache (4KB each for data and instructions) are implemented as dual interlocked storage cells (DICE)\n\n\n1907VM014[edit]\n\n\t0.25\u00a0\u00b5m SOI CMOS process; manufacturing to be moved to Mikron\n\t256-pin ceramic QFP\n\tproduction planned for 2016 (previously this device was planned to go into production in 2014 under the name 1907VE1T or 1907VM1T)[11]\n\tradiation tolerance to not less than 200 kRad\n\tSoC including SpaceWire, GOST R 52070-2003 (Russian version of MIL-STD-1553), SPI, 32 GPIO, 2 UART, 3 timers, JTAG\n\tcache (8KB each for data and instructions)\n\n\n1907VM038[edit]\n\n\tdevelopment name Skhema-10\n\t0.25\u00a0\u00b5m SOI CMOS process; manufacturing to be moved to Mikron\n\t675-pin ceramic BGA\n\tSoC including SpaceWire, GOST R 52070-2003 (MIL-STD-1553), RapidIO, SPI, I\u00b2C, 16 GPIO, 2 UART, 3 32-bit timers, JTAG, DSP (same command set as DSP in 1890VM7Ya)\n\tDDR2 SDRAM controller with ECC\n\tcache (8KB each for data and instructions)\n\tworking temperature from -60 to 125\u00a0\u00b0C\n\n\n1907VM044[edit]\n\n\tdevelopment name Obrabotka-10\n\t0.25\u00a0\u00b5m SOI CMOS process; manufactured by Mikron\n\t256-pin ceramic QFP\n\tSoC including SpaceWire, GOST R 52070-2003 (MIL-STD-1553), SPI, 32 GPIO, 2 UART, 3 timers, JTAG\n\tradiation tolerance to not less than 200 kRad\n\ttriple modular redundancy in processor core\n\tboth registers and cache (4KB each for data and instructions) are implemented as dual interlocked storage cells (DICE) with 1 parity bit per byte for cache and Hamming code for registers\n\tSECDED for external memory\n\tworking temperature from -60 to 125\u00a0\u00b0C\n\n\n1907VM056[edit]\n\n\tdevelopment name Skhema-23\n\t0.25\u00a0\u00b5m SOI CMOS process; manufactured by Mikron\n\t407-pin ceramic PGA\n\tSoC including 8-channel SpaceWire, GOST R 52070-2003 (MIL-STD-1553), SPI, I\u00b2C, CAN bus, 32 GPIO, 2 UART, 3 timers, JTAG\n\tcache (8KB each for data and instructions)\n\n\n1907VM066[edit]\n\n\tdevelopment name Obrabotka-26\n\t0.25\u00a0\u00b5m silicon on insulator (SOI) CMOS process; manufactured by Mikron\n\t407-pin ceramic PGA\n\tSoC including 4-channel SpaceWire, GOST R 52070-2003 (MIL-STD-1553), SPI, I\u00b2C, RapidIO, GPIO, 2 UART, 3 timers, JTAG, PCI, co-processor for image processing\n\tcache (8KB each for data and instructions)\n\n\n1907VK016[edit]\n\n\tdevelopment name Obrabotka-29\n\t0.25\u00a0\u00b5m silicon on insulator (SOI) CMOS process; manufactured by Mikron\n\tPGA\n\tSoC including 4-channel SpaceWire, GOST R 52070-2003 (MIL-STD-1553), SPI, 32 GPIO, 2 UART, 3 timers, 128KB SRAM\n\ttriple modular redundancy in processor core\n\n\nSee also[edit]\n\n\tKOMDIV-64, 64-bit MIPS processors developed by NIISI\n\tMongoose-V, a 32-bit MIPS processor for spacecraft applications developed for NASA\n\tSoviet integrated circuit designation\n\n\nReferences[edit]\n\n\n\t^ \"\u041e\u0442\u0434\u0435\u043b\u0435\u043d\u0438\u0435 \u0440\u0430\u0437\u0440\u0430\u0431\u043e\u0442\u043a\u0438 \u0432\u044b\u0447\u0438\u0441\u043b\u0438\u0442\u0435\u043b\u044c\u043d\u044b\u0445 \u0441\u0438\u0441\u0442\u0435\u043c\" [Computer systems development branch] (in Russian). Moscow: NIISI. Retrieved 9 September 2016.\n\n\t^ \"First Russian MIPS-Compatible Microprocessor\". 22 December 2007. Retrieved 6 September 2016.\n\n\n\t^ \u0428\u0443\u043d\u043a\u043e\u0432, \u0412\u0430\u043b\u0435\u0440\u0438\u0439 (28 March 2014). \"\u0420\u043e\u0441\u0441\u0438\u0439\u0441\u043a\u0430\u044f \u043c\u0438\u043a\u0440\u043e\u044d\u043b\u0435\u043a\u0442\u0440\u043e\u043d\u0438\u043a\u0430 \u0434\u043b\u044f \u043a\u043e\u0441\u043c\u043e\u0441\u0430: \u043a\u0442\u043e \u0438 \u0447\u0442\u043e \u043f\u0440\u043e\u0438\u0437\u0432\u043e\u0434\u0438\u0442\" [Russian microelectronics for space applications: Who manufactures what] (in Russian). Geektimes. Retrieved 8 April 2017.\n\n\n\t^ a b c d e f g h i j k \"\u0420\u0430\u0437\u0440\u0430\u0431\u043e\u0442\u043a\u0430 \u0421\u0411\u0418\u0421 - \u0420\u0430\u0437\u0432\u0438\u0442\u0438\u0435 \u043c\u0438\u043a\u0440\u043e\u043f\u0440\u043e\u0446\u0435\u0441\u0441\u043e\u0440\u043e\u0432 \u0441 \u0430\u0440\u0445\u0438\u0442\u0435\u043a\u0442\u0443\u0440\u043e\u0439 \u041a\u041e\u041c\u0414\u0418\u0412\" [VLSI development - Development of microprocessors using the KOMDIV architecture] (in Russian). Moscow: NIISI. Retrieved 6 September 2016.\n\n\n\t^ \"\u041e\u0414\u041d\u041e\u041a\u0420\u0418\u0421\u0422\u0410\u041b\u042c\u041d\u042b\u0419 \u041c\u0418\u041a\u0420\u041e\u041f\u0420\u041e\u0426\u0415\u0421\u0421\u041e\u0420 \u0421 \u0410\u0420\u0425\u0418\u0422\u0415\u041a\u0422\u0423\u0420\u041e\u0419 MIPS 1B812\" [Single-chip microprocessor with MIPS architecture 1V812] (in Russian). Moscow: NIISI. Archived from the original on 1 September 2014. Retrieved 7 September 2016.\n\n\n\t^ a b c d e f g h i j k l \"\u0418\u0437\u0434\u0435\u043b\u0438\u044f \u043e\u0442\u0435\u0447\u0435\u0441\u0442\u0432\u0435\u043d\u043d\u043e\u0433\u043e \u043f\u0440\u043e\u0438\u0437\u0432\u043e\u0434\u0441\u0442\u0432\u0430\" [Domestic products] (in Russian). Moscow: AO \"ENPO SPELS\". Retrieved 1 September 2016.\n\n\n\t^ a b c d e f \"\u041c\u0438\u043a\u0440\u043e\u0441\u0445\u0435\u043c\u044b \u0432\u044b\u0447\u0438\u0441\u043b\u0438\u0442\u0435\u043b\u044c\u043d\u044b\u0445 \u0441\u0440\u0435\u0434\u0441\u0442\u0432, \u0432\u043a\u043b\u044e\u0447\u0430\u044f \u043c\u0438\u043a\u0440\u043e\u043f\u0440\u043e\u0446\u0435\u0441\u0441\u043e\u0440\u044b, \u043c\u0438\u043a\u0440\u043e\u042d\u0412\u041c, \u0446\u0438\u0444\u0440\u043e\u0432\u044b\u0435 \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u043e\u0440\u044b \u043e\u0431\u0440\u0430\u0431\u043e\u0442\u043a\u0438 \u0441\u0438\u0433\u043d\u0430\u043b\u043e\u0432 \u0438 \u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440\u044b\" [Integrated circuits for computing devices, including microprocessors, microcomputers, digital signal processors, and controllers] (in Russian). Promelektronika VPK. Archived from the original on 28 March 2017. Retrieved 25 October 2017. Cite uses deprecated parameter |deadurl= (help)\n\n\n\t^ \"1890\u0412\u041c2\u0422\" [1890VM2T] (PDF) (in Russian). Moscow: NIISI. Retrieved 9 September 2016.\n\n\n\t^ a b \u041a\u043e\u0441\u0442\u0430\u0440\u0435\u0432, \u0418\u0432\u0430\u043d \u041d\u0438\u043a\u043e\u043b\u0430\u0435\u0432\u0438\u0447 (28 January 2017). \"\u041c\u0435\u0442\u043e\u0434\u0438\u043a\u0430 \u043e\u0431\u0435\u0441\u043f\u0435\u0447\u0435\u043d\u0438\u044f \u0441\u0431\u043e\u0435\u0443\u0441\u0442\u043e\u0439\u0447\u0438\u0432\u043e\u0441\u0442\u0438 \u041f\u041b\u0418\u0421 \u0434\u043b\u044f \u0440\u0430\u043a\u0435\u0442\u043d\u043e-\u043a\u043e\u0441\u043c\u0438\u0447\u0435\u0441\u043a\u043e\u0433\u043e \u043f\u0440\u0438\u043c\u0435\u043d\u0435\u043d\u0438\u044f\" [Method for ensuring the fail-safe operation of FPGA in rocket and space applications] (in Russian). Moscow: Moscow Institute of Electronics and Mathematics. Retrieved 27 March 2017.\n\n\n\t^ a b c Osipenko, Pavel Nikolaevich (12 October 2011). \"\u0410\u0441\u043f\u0435\u043a\u0442\u044b \u0440\u0430\u0434\u0438\u0430\u0446\u0438\u043e\u043d\u043d\u043e\u0439 \u0441\u0442\u043e\u0439\u043a\u043e\u0441\u0442\u0438 \u0438\u043d\u0442\u0435\u0433\u0440\u0430\u043b\u044c\u043d\u044b\u0445 \u043c\u0438\u043a\u0440\u043e\u0441\u0445\u0435\u043c\" [Aspects of the radiation resistance of integrated circuits] (PDF) (in Russian). Moscow: NIISI. Archived from the original (PDF) on 25 April 2012. Retrieved 7 September 2016.\n\n\n\t^ a b c Osipenko, Pavel Nikolaevich (25 May 2012). \"\u0418\u0417\u0414\u0415\u041b\u0418\u042f \u041d\u0410\u0423\u0427\u041d\u041e-\u0418\u0421\u0421\u041b\u0415\u0414\u041e\u0412\u0410\u0422\u0415\u041b\u042c\u0421\u041a\u041e\u0413\u041e \u0418\u041d\u0421\u0422\u0418\u0422\u0423\u0422\u0410 \u0421\u0418\u0421\u0422\u0415\u041c\u041d\u042b\u0425 \u0418\u0421\u0421\u041b\u0415\u0414\u041e\u0412\u0410\u041d\u0418\u0419 \u0420\u0410\u041d \u0414\u041b\u042f \u0410\u042d\u0420\u041e\u041a\u041e\u0421\u041c\u0418\u0427\u0415\u0421\u041a\u0418\u0425 \u041f\u0420\u0418\u041b\u041e\u0416\u0415\u041d\u0418\u0419\" [ELECTRONIC COMPONENTS OF SCIENTIFIC RESEARCH INSTITUTE FOR SYSTEM ANALYSIS RAS FOR SPACE APPLICATION] (PDF). Scientific experiments on small satellites: apparatus, data collection and control, electronic components (in Russian). Tarusa. pp.\u00a0139\u2013148. ISSN\u00a02075-6836. Retrieved 7 September 2016.\n\n\n\t^ \"\u041c\u0438\u043a\u0440\u043e\u043f\u0440\u043e\u0446\u0435\u0441\u0441\u043e\u0440\u044b \u0438 \u043c\u0438\u043a\u0440\u043e\u043a\u043e\u043d\u0442\u0440\u043e\u043b\u043b\u0435\u0440\u044b\" [Microprocessors and microcontrollers] (in Russian). Nizhny Novgorod: MVC. 2014. Archived from the original on 10 March 2017. Retrieved 29 March 2018.\n\n\n\t^ a b c d e Serdin, O.V. (2017). \"The special radiation-hardened processors for new highly informative experiments in space\". Journal of Physics: Conference Series. 798. doi:10.1088/1742-6596/798/1/012010.\n\n\n\t^ a b c d e Serdin, O.V. (13 October 2016). \"The special radiation-hardened processors for new highly informative experiments in space\" (PDF). Retrieved 5 April 2017.\n\n\n\t^ \"\u041c\u0438\u043a\u0440\u043e\u0441\u0445\u0435\u043c\u0430 1907\u0412\u041c038\" [Integrated circuit 1907VM038] (PDF) (in Russian). Moscow: NIISI. Retrieved 28 March 2017.\n\n\n\t^ \"\u041c\u0438\u043a\u0440\u043e\u0441\u0445\u0435\u043c\u0430 1907\u0412\u041c044\" [Integrated circuit 1907VM044] (PDF) (in Russian). Moscow: NIISI. Retrieved 3 April 2017.\n\n\n\n\n\n\n\t\tv\n\tt\n\te\n\n\nList of Russian microprocessors\n\n\tManufacturer\t\n\tInstruction set\t\u00a0\n\n\n\n\n\tMCST\t\n\tElbrus, x86\t\n\tElbrus\n\tElbrus-S\n\tElbrus-2S+\n\tElbrus-2SM\n\tElbrus-4S\n\tElbrus-8S\n\tElbrus-8SV\n\tElbrus-16S\n\n\n\n\n\tSPARC\t\n\tMCST-R150\n\tMCST-R500\n\tMCST-R500S\n\tMCST-R1000\n\tMCST-R2000\n\n\n\n\n\n\n\n\tELVEES\t\n\tMIPS\t\n\tMulticore\n\tNVCom-01\n\n\n\n\n\n\n\n\tNIISI\t\n\tMIPS\t\n\tKOMDIV-32\n\tKOMDIV-64\n\n\n\n\n\n\n\n\tNTC Module\t\n\tDSP\t\n\tNeuroMatrix\n\n\n\n\n\n\n\n\tMulticlet\t\n\tMulticellular\t\n\tMultiClet P1\n\tMultiClet R1\n\n\n\n\n\n\n\n\tBaikal Electronics\t\n\tMIPS32\t\n\tBaikal T1\n\n\n\n\n\n\n\n\n\n\n\t\tv\n\tt\n\te\n\n\nList of Soviet microprocessors\n\n\tPDP-11 compatible\t\n\t1013 series\n\t1801 series\n\t1806 series\n\t1836 series\n\n\n\n\n\tIntel 8048 compatible\t\n\t1816 series\n\n\n\n\n\tIntel 8080 compatible\t\n\t580 series\n\n\n\n\n\tIntel 8086 compatible\t\n\t1810 series\n\n\n\n\n\tZilog Z80 compatible\t\n\t1858 series\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\t\t\n\t\tRetrieved from \"https://en.wikipedia.org/w/index.php?title=KOMDIV-32&oldid=856064714\"\n\n\t\t\n\t\tCategories: \tRadiation-hardened microprocessors\n\tAvionics computers\n\tMicroprocessors\n\tMIPS implementations\n\n\nHidden categories: \tCS1 Russian-language sources (ru)\n\tCS1 errors: deprecated parameters\n\tArticles containing Russian-language text\n\n\n\n\n\t\t\n\n\t\t\n\t\n\n\n\n\n\t\n\n\n\n\n\n\t\t\n\t\t\tNavigation menu\n\n\t\t\t\n\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\tPersonal tools\n\n\t\t\t\t\t\t\tNot logged in\n\tTalk\n\tContributions\n\tCreate account\n\tLog in\n\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\tNamespaces\n\n\t\t\t\t\t\t\tArticle\n\tTalk\n\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\tVariants\n\t\t\t\t\t\t\n\n\t\t\t\t\t\t\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\n\n\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\tViews\n\n\t\t\t\t\t\t\tRead\n\tEdit\n\tView history\n\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\tMore\n\n\t\t\t\t\t\t\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\tSearch\n\t\t\t\t\t\t\n\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\n\n\t\t\t\t\t\t\n\n\t\t\t\t\t\n\n\t\t\t\t\t\t\t\t\t\n\n\t\t\t\n\n\t\t\t\n\t\t\t\t\n\n\t\t\t\t\t\t\n\t\t\tNavigation\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tMain page\n\tContents\n\tFeatured content\n\tCurrent events\n\tRandom article\n\tDonate to Wikipedia\n\tWikipedia store\n\n\n\t\t\t\t\t\t\t\n\n\t\t\n\n\t\t\t\n\t\t\tInteraction\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tHelp\n\tAbout Wikipedia\n\tCommunity portal\n\tRecent changes\n\tContact page\n\n\n\t\t\t\t\t\t\t\n\n\t\t\n\n\t\t\t\n\t\t\tTools\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tWhat links here\n\tRelated changes\n\tUpload file\n\tSpecial pages\n\tPermanent link\n\tPage information\n\tWikidata item\n\tCite this page\n\n\n\t\t\t\t\t\t\t\n\n\t\t\n\n\t\t\t\n\t\t\tPrint/export\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tCreate a book\n\tDownload as PDF\n\tPrintable version\n\n\n\t\t\t\t\t\t\t\n\n\t\t\n\n\t\t\t\n\t\t\tLanguages\n\n\t\t\t\n\t\t\t\t\t\t\t\t\tMagyar\n\t\u65e5\u672c\u8a9e\n\t\u0420\u0443\u0441\u0441\u043a\u0438\u0439\n\n\n\t\t\t\tEdit links\n\t\t\t\n\n\t\t\n\n\t\t\t\t\n\n\t\t\n\n\t\t\t\t\n\t\t\t\t\t\t\t This page was last edited on 22 August 2018, at 16:41\u00a0(UTC).\n\tText is available under the Creative Commons Attribution-ShareAlike License;\nadditional terms may apply.  By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia\u00ae is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.\n\n\n\t\t\t\t\t\t\tPrivacy policy\n\tAbout Wikipedia\n\tDisclaimers\n\tContact Wikipedia\n\tDevelopers\n\tCookie statement\n\tMobile view\n\n\n\t\t\t\t\t\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t\t\t\n\t\n\t\t\t\t\t\t\t\t\t\t\t\n\n\n\t\t\t\t\t\t\n\n\t\t\n\n\t\t\n\n\n\n\n", "metadata": {"Content-Encoding": "UTF-8", "Content-Language": "en", "Content-Type": "text/html; charset=UTF-8", "ResourceLoaderDynamicStyles": "", "X-Parsed-By": ["org.apache.tika.parser.DefaultParser", "org.apache.tika.parser.html.HtmlParser"], "X-TIKA:parse_time_millis": "10", "dc:title": "KOMDIV-32 - Wikipedia", "generator": "MediaWiki 1.34.0-wmf.24", "referrer": ["origin", "origin-when-crossorigin", "origin-when-cross-origin"], "resourceName": "https-en-wikipedia-org-wiki-komdiv-32", "title": "KOMDIV-32 - Wikipedia"}}