WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2528840 heartbeat IPC: 3.954 cumulative IPC: 3.954 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5078286 heartbeat IPC: 3.922 cumulative IPC: 3.938 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6339705 cumulative IPC: 3.943 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6339705 cumulative IPC: 3.943 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 8088437 heartbeat IPC: 3.322 cumulative IPC: 2.859 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 10965144 heartbeat IPC: 3.476 cumulative IPC: 3.243 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 13836582 heartbeat IPC: 3.483 cumulative IPC: 3.335 (Simulation time: 00 hr 02 min 20 sec)
Simulation finished CPU 0 instructions: 25000000 cycles: 7496878 cumulative IPC: 3.335 (Simulation time: 00 hr 02 min 20 sec)
Simulation complete CPU 0 instructions: 25000000 cycles: 7496878 cumulative IPC: 3.335 (Simulation time: 00 hr 02 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ipc1_public/server_002.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.335 instructions: 25000000 cycles: 7496878
CPU 0 Branch Prediction Accuracy: 99.74% MPKI: 0.4396 Average ROB Occupancy at Mispredict: 74.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00172
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.246
BRANCH_DIRECT_CALL: 0.00472
BRANCH_INDIRECT_CALL: 0.00804
BRANCH_RETURN: 0.179

LLC TOTAL        ACCESS:       6136 HIT:       2045 MISS:       4091
LLC LOAD         ACCESS:       2146 HIT:        209 MISS:       1937
LLC RFO          ACCESS:        176 HIT:         35 MISS:        141
LLC PREFETCH     ACCESS:       1967 HIT:        150 MISS:       1817
LLC WRITE        ACCESS:       1654 HIT:       1642 MISS:         12
LLC TRANSLATION  ACCESS:        193 HIT:          9 MISS:        184
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 578.9 cycles
cpu0_DTLB TOTAL        ACCESS:    5678196 HIT:    5469571 MISS:     208625
cpu0_DTLB LOAD         ACCESS:    5678196 HIT:    5469571 MISS:     208625
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.204 cycles
cpu0_ITLB TOTAL        ACCESS:    5493051 HIT:    5197908 MISS:     295143
cpu0_ITLB LOAD         ACCESS:    5493051 HIT:    5197908 MISS:     295143
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.339 cycles
cpu0_L1D TOTAL        ACCESS:   10198181 HIT:   10164297 MISS:      33884
cpu0_L1D LOAD         ACCESS:    3687060 HIT:    3671587 MISS:      15473
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    2264490 HIT:    2247004 MISS:      17486
cpu0_L1D WRITE        ACCESS:    4246339 HIT:    4245666 MISS:        673
cpu0_L1D TRANSLATION  ACCESS:        292 HIT:         40 MISS:        252
cpu0_L1D PREFETCH REQUESTED:    3688375 ISSUED:    2264491 USEFUL:       1624 USELESS:      12294
cpu0_L1D AVERAGE MISS LATENCY: 68.18 cycles
cpu0_L1I TOTAL        ACCESS:    7819398 HIT:    5669607 MISS:    2149791
cpu0_L1I LOAD         ACCESS:    3906405 HIT:    2824585 MISS:    1081820
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:    3912993 HIT:    2845022 MISS:    1067971
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:    3912995 ISSUED:    3912995 USEFUL:     130967 USELESS:     279456
cpu0_L1I AVERAGE MISS LATENCY: 4.81 cycles
cpu0_L2C TOTAL        ACCESS:    1138295 HIT:    1133813 MISS:       4482
cpu0_L2C LOAD         ACCESS:     707379 HIT:     705233 MISS:       2146
cpu0_L2C RFO          ACCESS:        257 HIT:         81 MISS:        176
cpu0_L2C PREFETCH     ACCESS:     424363 HIT:     422396 MISS:       1967
cpu0_L2C WRITE        ACCESS:       6076 HIT:       6076 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        220 HIT:         27 MISS:        193
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 549.3 cycles
cpu0_STLB TOTAL        ACCESS:     219796 HIT:     219559 MISS:        237
cpu0_STLB LOAD         ACCESS:     219796 HIT:     219559 MISS:        237
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 771.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1006
  ROW_BUFFER_MISS:       3073
 AVG DBUS CONGESTED CYCLE: 3.964
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        105
  FULL:       2426
