
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_clk_i (clock source 'wb_clk_i')
Endpoint: ANTENNA_fpga_core_uut_clk/DIODE (internal pin)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.11    0.09   12.59 v wb_clk_i (in)
     4    0.05                           wb_clk_i (net)
                  0.12    0.00   12.59 v _029_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.27    0.55   13.14 v _029_/X (sky130_fd_sc_hd__mux2_1)
     2    0.05                           clk (net)
                  0.27    0.01   13.16 v ANTENNA_fpga_core_uut_clk/DIODE (sky130_fd_sc_hd__diode_2)
                                 13.16   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
