Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto ab73d4f13fb6482c89206ac854d1fcd0 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dual_mips_tb_behav xil_defaultlib.dual_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture structure of entity xil_defaultlib.MIPS_BRAM_IFACE [mips_bram_iface_default]
Compiling architecture design_1_mips_bram_iface_0_0_arch of entity xil_defaultlib.design_1_MIPS_BRAM_IFACE_0_0 [design_1_mips_bram_iface_0_0_def...]
Compiling architecture design_1_mips_bram_iface_1_0_arch of entity xil_defaultlib.design_1_MIPS_BRAM_IFACE_1_0 [design_1_mips_bram_iface_1_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.addr_decoder [addr_decoder_default]
Compiling architecture design_1_addr_decoder_0_0_arch of entity xil_defaultlib.design_1_addr_decoder_0_0 [design_1_addr_decoder_0_0_defaul...]
Compiling architecture design_1_addr_decoder_0_1_arch of entity xil_defaultlib.design_1_addr_decoder_0_1 [design_1_addr_decoder_0_1_defaul...]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling architecture behavioral of entity xil_defaultlib.gpio_module [gpio_module_default]
Compiling architecture design_1_gpio_module_0_0_arch of entity xil_defaultlib.design_1_gpio_module_0_0 [design_1_gpio_module_0_0_default]
Compiling architecture design_1_gpio_module_1_0_arch of entity xil_defaultlib.design_1_gpio_module_1_0 [design_1_gpio_module_1_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.dual_mips_tb
Built simulation snapshot dual_mips_tb_behav
