// Seed: 3818405765
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always id_2 <= id_2;
  assign id_2.id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output logic id_0,
    input  tri0  id_1,
    input  logic id_2
);
  always_comb id_0 <= #1 id_2;
  module_0 modCall_1 ();
  final id_0 <= (1);
  always id_0 <= #1 $display(1, id_1);
endmodule
