{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588263881805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588263881889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 09:24:41 2020 " "Processing started: Thu Apr 30 09:24:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588263881889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263881889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263881889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588263883879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588263883879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-logic_function " "Found design unit 1: imm_gen-logic_function" {  } { { "../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903473 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263903473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Found design unit 1: inst_mem-SYN" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903553 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263903553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-LogicFunction " "Found design unit 1: register8-LogicFunction" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903572 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263903572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-LogicFunction " "Found design unit 1: programCounter-LogicFunction" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903585 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263903585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_fetch-LogicFunction " "Found design unit 1: instruction_fetch-LogicFunction" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903713 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263903713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/logicshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/logicshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicShift-LogicFunction " "Found design unit 1: logicShift-LogicFunction" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903726 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicShift " "Found entity 1: logicShift" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263903726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-LogicFunction " "Found design unit 1: fulladder-LogicFunction" {  } { { "../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903738 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263903738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/alu_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/alu_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_64-LogicFunction " "Found design unit 1: ALU_64-LogicFunction" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903850 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_64 " "Found entity 1: ALU_64" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263903850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-LogicFunction " "Found design unit 1: addsub-LogicFunction" {  } { { "../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903964 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263903964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263903964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab3/register_file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab3/register_file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic_function " "Found design unit 1: register_file-logic_function" {  } { { "../../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904087 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_v_decoder-logic_function " "Found design unit 1: risc_v_decoder-logic_function" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904113 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_v_decoder " "Found entity 1: risc_v_decoder" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-logic_function " "Found design unit 1: control_unit-logic_function" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904131 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control-logic_function " "Found design unit 1: ALU_control-logic_function" {  } { { "../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904274 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904285 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_reg-LogicFunction " "Found design unit 1: RD_reg-LogicFunction" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904374 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_reg " "Found entity 1: RD_reg" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_reg-LogicFunction " "Found design unit 1: MEM_reg-LogicFunction" {  } { { "../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/MEM_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904547 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_reg " "Found entity 1: MEM_reg" {  } { { "../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/MEM_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_reg-LogicFunction " "Found design unit 1: IF_reg-LogicFunction" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904628 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_reg " "Found entity 1: IF_reg" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/exe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/exe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_reg-LogicFunction " "Found design unit 1: EXE_reg-LogicFunction" {  } { { "../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/EXE_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904659 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_reg " "Found entity 1: EXE_reg" {  } { { "../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/EXE_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/control_rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/control_rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_RD_reg-LogicFunction " "Found design unit 1: control_RD_reg-LogicFunction" {  } { { "../control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/control_RD_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904672 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_RD_reg " "Found entity 1: control_RD_reg" {  } { { "../control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/control_RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-LogicFunction " "Found design unit 1: forwarding_unit-LogicFunction" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904842 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic_function " "Found design unit 1: datapath-logic_function" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904985 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263904985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263904985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_test-logic_function " "Found design unit 1: datapath_test-logic_function" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263905032 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_test " "Found entity 1: datapath_test" {  } { { "datapath_test.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263905032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263905032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588263910277 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "take datapath.vhd(313) " "VHDL Process Statement warning at datapath.vhd(313): signal \"take\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910293 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath.vhd(315) " "VHDL Process Statement warning at datapath.vhd(315): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910293 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath.vhd(317) " "VHDL Process Statement warning at datapath.vhd(317): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910293 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lots datapath.vhd(319) " "VHDL Process Statement warning at datapath.vhd(319): signal \"lots\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910294 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "she datapath.vhd(308) " "VHDL Process Statement warning at datapath.vhd(308): inferring latch(es) for signal or variable \"she\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263910295 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gunna datapath.vhd(328) " "VHDL Process Statement warning at datapath.vhd(328): signal \"gunna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910295 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapath.vhd(330) " "VHDL Process Statement warning at datapath.vhd(330): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910295 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapath.vhd(332) " "VHDL Process Statement warning at datapath.vhd(332): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910295 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hola datapath.vhd(323) " "VHDL Process Statement warning at datapath.vhd(323): inferring latch(es) for signal or variable \"hola\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263910296 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down datapath.vhd(342) " "VHDL Process Statement warning at datapath.vhd(342): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910296 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "had datapath.vhd(344) " "VHDL Process Statement warning at datapath.vhd(344): signal \"had\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910296 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lots datapath.vhd(354) " "VHDL Process Statement warning at datapath.vhd(354): signal \"lots\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910297 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(365) " "VHDL Process Statement warning at datapath.vhd(365): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910298 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(371) " "VHDL Process Statement warning at datapath.vhd(371): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910298 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(377) " "VHDL Process Statement warning at datapath.vhd(377): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910298 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry datapath.vhd(377) " "VHDL Process Statement warning at datapath.vhd(377): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910298 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel datapath.vhd(359) " "VHDL Process Statement warning at datapath.vhd(359): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 359 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263910298 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice datapath.vhd(393) " "VHDL Process Statement warning at datapath.vhd(393): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910298 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "more datapath.vhd(395) " "VHDL Process Statement warning at datapath.vhd(395): signal \"more\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910299 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear datapath.vhd(410) " "VHDL Process Statement warning at datapath.vhd(410): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263910299 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel datapath.vhd(359) " "Inferred latch for \"sel\" at datapath.vhd(359)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 359 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910306 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[0\] datapath.vhd(323) " "Inferred latch for \"hola\[0\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910306 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[1\] datapath.vhd(323) " "Inferred latch for \"hola\[1\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[2\] datapath.vhd(323) " "Inferred latch for \"hola\[2\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[3\] datapath.vhd(323) " "Inferred latch for \"hola\[3\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[4\] datapath.vhd(323) " "Inferred latch for \"hola\[4\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[5\] datapath.vhd(323) " "Inferred latch for \"hola\[5\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[6\] datapath.vhd(323) " "Inferred latch for \"hola\[6\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[7\] datapath.vhd(323) " "Inferred latch for \"hola\[7\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[8\] datapath.vhd(323) " "Inferred latch for \"hola\[8\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[9\] datapath.vhd(323) " "Inferred latch for \"hola\[9\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[10\] datapath.vhd(323) " "Inferred latch for \"hola\[10\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910307 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[11\] datapath.vhd(323) " "Inferred latch for \"hola\[11\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[12\] datapath.vhd(323) " "Inferred latch for \"hola\[12\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[13\] datapath.vhd(323) " "Inferred latch for \"hola\[13\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[14\] datapath.vhd(323) " "Inferred latch for \"hola\[14\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[15\] datapath.vhd(323) " "Inferred latch for \"hola\[15\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[16\] datapath.vhd(323) " "Inferred latch for \"hola\[16\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[17\] datapath.vhd(323) " "Inferred latch for \"hola\[17\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[18\] datapath.vhd(323) " "Inferred latch for \"hola\[18\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[19\] datapath.vhd(323) " "Inferred latch for \"hola\[19\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[20\] datapath.vhd(323) " "Inferred latch for \"hola\[20\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[21\] datapath.vhd(323) " "Inferred latch for \"hola\[21\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[22\] datapath.vhd(323) " "Inferred latch for \"hola\[22\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910308 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[23\] datapath.vhd(323) " "Inferred latch for \"hola\[23\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[24\] datapath.vhd(323) " "Inferred latch for \"hola\[24\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[25\] datapath.vhd(323) " "Inferred latch for \"hola\[25\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[26\] datapath.vhd(323) " "Inferred latch for \"hola\[26\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[27\] datapath.vhd(323) " "Inferred latch for \"hola\[27\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[28\] datapath.vhd(323) " "Inferred latch for \"hola\[28\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[29\] datapath.vhd(323) " "Inferred latch for \"hola\[29\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[30\] datapath.vhd(323) " "Inferred latch for \"hola\[30\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[31\] datapath.vhd(323) " "Inferred latch for \"hola\[31\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[32\] datapath.vhd(323) " "Inferred latch for \"hola\[32\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[33\] datapath.vhd(323) " "Inferred latch for \"hola\[33\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910309 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[34\] datapath.vhd(323) " "Inferred latch for \"hola\[34\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[35\] datapath.vhd(323) " "Inferred latch for \"hola\[35\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[36\] datapath.vhd(323) " "Inferred latch for \"hola\[36\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[37\] datapath.vhd(323) " "Inferred latch for \"hola\[37\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[38\] datapath.vhd(323) " "Inferred latch for \"hola\[38\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[39\] datapath.vhd(323) " "Inferred latch for \"hola\[39\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[40\] datapath.vhd(323) " "Inferred latch for \"hola\[40\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[41\] datapath.vhd(323) " "Inferred latch for \"hola\[41\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[42\] datapath.vhd(323) " "Inferred latch for \"hola\[42\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[43\] datapath.vhd(323) " "Inferred latch for \"hola\[43\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910310 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[44\] datapath.vhd(323) " "Inferred latch for \"hola\[44\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910311 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[45\] datapath.vhd(323) " "Inferred latch for \"hola\[45\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910311 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[46\] datapath.vhd(323) " "Inferred latch for \"hola\[46\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910311 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[47\] datapath.vhd(323) " "Inferred latch for \"hola\[47\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910311 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[48\] datapath.vhd(323) " "Inferred latch for \"hola\[48\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910311 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[49\] datapath.vhd(323) " "Inferred latch for \"hola\[49\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910311 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[50\] datapath.vhd(323) " "Inferred latch for \"hola\[50\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910311 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[51\] datapath.vhd(323) " "Inferred latch for \"hola\[51\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910311 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[52\] datapath.vhd(323) " "Inferred latch for \"hola\[52\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910312 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[53\] datapath.vhd(323) " "Inferred latch for \"hola\[53\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910312 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[54\] datapath.vhd(323) " "Inferred latch for \"hola\[54\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910312 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[55\] datapath.vhd(323) " "Inferred latch for \"hola\[55\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910312 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[56\] datapath.vhd(323) " "Inferred latch for \"hola\[56\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910312 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[57\] datapath.vhd(323) " "Inferred latch for \"hola\[57\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910312 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[58\] datapath.vhd(323) " "Inferred latch for \"hola\[58\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910312 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[59\] datapath.vhd(323) " "Inferred latch for \"hola\[59\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910312 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[60\] datapath.vhd(323) " "Inferred latch for \"hola\[60\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910312 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[61\] datapath.vhd(323) " "Inferred latch for \"hola\[61\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[62\] datapath.vhd(323) " "Inferred latch for \"hola\[62\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[63\] datapath.vhd(323) " "Inferred latch for \"hola\[63\]\" at datapath.vhd(323)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[0\] datapath.vhd(308) " "Inferred latch for \"she\[0\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[1\] datapath.vhd(308) " "Inferred latch for \"she\[1\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[2\] datapath.vhd(308) " "Inferred latch for \"she\[2\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[3\] datapath.vhd(308) " "Inferred latch for \"she\[3\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[4\] datapath.vhd(308) " "Inferred latch for \"she\[4\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[5\] datapath.vhd(308) " "Inferred latch for \"she\[5\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[6\] datapath.vhd(308) " "Inferred latch for \"she\[6\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[7\] datapath.vhd(308) " "Inferred latch for \"she\[7\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910313 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[8\] datapath.vhd(308) " "Inferred latch for \"she\[8\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910314 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[9\] datapath.vhd(308) " "Inferred latch for \"she\[9\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910314 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[10\] datapath.vhd(308) " "Inferred latch for \"she\[10\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910314 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[11\] datapath.vhd(308) " "Inferred latch for \"she\[11\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910314 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[12\] datapath.vhd(308) " "Inferred latch for \"she\[12\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910314 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[13\] datapath.vhd(308) " "Inferred latch for \"she\[13\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910314 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[14\] datapath.vhd(308) " "Inferred latch for \"she\[14\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910315 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[15\] datapath.vhd(308) " "Inferred latch for \"she\[15\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910315 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[16\] datapath.vhd(308) " "Inferred latch for \"she\[16\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910315 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[17\] datapath.vhd(308) " "Inferred latch for \"she\[17\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910315 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[18\] datapath.vhd(308) " "Inferred latch for \"she\[18\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910315 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[19\] datapath.vhd(308) " "Inferred latch for \"she\[19\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910315 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[20\] datapath.vhd(308) " "Inferred latch for \"she\[20\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910316 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[21\] datapath.vhd(308) " "Inferred latch for \"she\[21\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910316 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[22\] datapath.vhd(308) " "Inferred latch for \"she\[22\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910316 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[23\] datapath.vhd(308) " "Inferred latch for \"she\[23\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910316 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[24\] datapath.vhd(308) " "Inferred latch for \"she\[24\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910316 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[25\] datapath.vhd(308) " "Inferred latch for \"she\[25\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910316 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[26\] datapath.vhd(308) " "Inferred latch for \"she\[26\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910316 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[27\] datapath.vhd(308) " "Inferred latch for \"she\[27\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910316 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[28\] datapath.vhd(308) " "Inferred latch for \"she\[28\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910317 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[29\] datapath.vhd(308) " "Inferred latch for \"she\[29\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910317 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[30\] datapath.vhd(308) " "Inferred latch for \"she\[30\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910317 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[31\] datapath.vhd(308) " "Inferred latch for \"she\[31\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910317 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[32\] datapath.vhd(308) " "Inferred latch for \"she\[32\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910317 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[33\] datapath.vhd(308) " "Inferred latch for \"she\[33\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910317 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[34\] datapath.vhd(308) " "Inferred latch for \"she\[34\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910317 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[35\] datapath.vhd(308) " "Inferred latch for \"she\[35\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910318 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[36\] datapath.vhd(308) " "Inferred latch for \"she\[36\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910318 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[37\] datapath.vhd(308) " "Inferred latch for \"she\[37\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910318 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[38\] datapath.vhd(308) " "Inferred latch for \"she\[38\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910318 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[39\] datapath.vhd(308) " "Inferred latch for \"she\[39\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910318 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[40\] datapath.vhd(308) " "Inferred latch for \"she\[40\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910318 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[41\] datapath.vhd(308) " "Inferred latch for \"she\[41\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910318 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[42\] datapath.vhd(308) " "Inferred latch for \"she\[42\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910318 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[43\] datapath.vhd(308) " "Inferred latch for \"she\[43\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[44\] datapath.vhd(308) " "Inferred latch for \"she\[44\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[45\] datapath.vhd(308) " "Inferred latch for \"she\[45\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[46\] datapath.vhd(308) " "Inferred latch for \"she\[46\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[47\] datapath.vhd(308) " "Inferred latch for \"she\[47\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[48\] datapath.vhd(308) " "Inferred latch for \"she\[48\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[49\] datapath.vhd(308) " "Inferred latch for \"she\[49\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[50\] datapath.vhd(308) " "Inferred latch for \"she\[50\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[51\] datapath.vhd(308) " "Inferred latch for \"she\[51\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[52\] datapath.vhd(308) " "Inferred latch for \"she\[52\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910319 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[53\] datapath.vhd(308) " "Inferred latch for \"she\[53\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[54\] datapath.vhd(308) " "Inferred latch for \"she\[54\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[55\] datapath.vhd(308) " "Inferred latch for \"she\[55\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[56\] datapath.vhd(308) " "Inferred latch for \"she\[56\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[57\] datapath.vhd(308) " "Inferred latch for \"she\[57\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[58\] datapath.vhd(308) " "Inferred latch for \"she\[58\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[59\] datapath.vhd(308) " "Inferred latch for \"she\[59\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[60\] datapath.vhd(308) " "Inferred latch for \"she\[60\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[61\] datapath.vhd(308) " "Inferred latch for \"she\[61\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[62\] datapath.vhd(308) " "Inferred latch for \"she\[62\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910320 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[63\] datapath.vhd(308) " "Inferred latch for \"she\[63\]\" at datapath.vhd(308)" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 308 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263910321 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch instruction_fetch:u1 " "Elaborating entity \"instruction_fetch\" for hierarchy \"instruction_fetch:u1\"" {  } { { "datapath.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263910666 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lily instruction_fetch.vhd(36) " "VHDL Signal Declaration warning at instruction_fetch.vhd(36): used explicit default value for signal \"lily\" because signal was never assigned a value" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588263912346 "|datapath|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "simon instruction_fetch.vhd(37) " "VHDL Signal Declaration warning at instruction_fetch.vhd(37): used explicit default value for signal \"simon\" because signal was never assigned a value" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588263912346 "|datapath|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lacie instruction_fetch.vhd(59) " "VHDL Process Statement warning at instruction_fetch.vhd(59): signal \"lacie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263912346 "|datapath|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_addr instruction_fetch.vhd(60) " "VHDL Process Statement warning at instruction_fetch.vhd(60): signal \"pc_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263912346 "|datapath|instruction_fetch:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter instruction_fetch:u1\|programCounter:u1 " "Elaborating entity \"programCounter\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\"" {  } { { "../../lab1/instruction_fetch.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263912349 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr programCounter.vhd(38) " "VHDL Process Statement warning at programCounter.vhd(38): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263913286 "|datapath|instruction_fetch:u1|programCounter:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc programCounter.vhd(40) " "VHDL Process Statement warning at programCounter.vhd(40): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263913286 "|datapath|instruction_fetch:u1|programCounter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 instruction_fetch:u1\|programCounter:u1\|register8:u1 " "Elaborating entity \"register8\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\|register8:u1\"" {  } { { "../../lab1/programCounter.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263913289 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ld register8.vhd(19) " "VHDL Process Statement warning at register8.vhd(19): signal \"Ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263913516 "|datapath|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D register8.vhd(22) " "VHDL Process Statement warning at register8.vhd(22): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263913516 "|datapath|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem instruction_fetch:u1\|inst_mem:u2 " "Elaborating entity \"inst_mem\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\"" {  } { { "../../lab1/instruction_fetch.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263913525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../../lab1/inst_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263916050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263916229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263916229 ""}  } { { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588263916229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79s3 " "Found entity 1: altsyncram_79s3" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263916645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263916645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79s3 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated " "Elaborating entity \"altsyncram_79s3\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263916648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_decoder risc_v_decoder:u2 " "Elaborating entity \"risc_v_decoder\" for hierarchy \"risc_v_decoder:u2\"" {  } { { "datapath.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263917046 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263917341 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct7 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct7\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263917341 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs2 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs2\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263917341 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs1 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs1\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263917341 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct3 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct3\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263917341 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263917341 "|datapath|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263917341 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917341 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917341 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917342 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[7\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[8\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[9\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[10\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[11\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[12\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917343 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[13\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[14\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[15\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[16\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[16\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[17\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[17\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[18\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[18\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[19\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[19\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[20\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[20\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[21\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[21\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[22\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[22\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[23\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[23\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[24\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[24\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[25\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[25\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[26\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[26\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[27\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[27\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[28\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[28\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[29\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[29\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[30\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[30\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[31\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[31\]\" at risc_v_decoder.vhd(20)" {  } { { "../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263917344 "|datapath|risc_v_decoder:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:u3 " "Elaborating entity \"register_file\" for hierarchy \"register_file:u3\"" {  } { { "datapath.vhd" "u3" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263917348 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr register_file.vhd(21) " "VHDL Process Statement warning at register_file.vhd(21): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab3/register_file/register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/register_file/register_file.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263917536 "|datapath|register_file:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:u4 " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:u4\"" {  } { { "datapath.vhd" "u4" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263917540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_64 ALU_64:u5 " "Elaborating entity \"ALU_64\" for hierarchy \"ALU_64:u5\"" {  } { { "datapath.vhd" "u5" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263917770 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ALU_64.vhd(40) " "VHDL Process Statement warning at ALU_64.vhd(40): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumout ALU_64.vhd(41) " "VHDL Process Statement warning at ALU_64.vhd(41): signal \"sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftll ALU_64.vhd(43) " "VHDL Process Statement warning at ALU_64.vhd(43): signal \"shiftll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff ALU_64.vhd(46) " "VHDL Process Statement warning at ALU_64.vhd(46): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diffout ALU_64.vhd(53) " "VHDL Process Statement warning at ALU_64.vhd(53): signal \"diffout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftra ALU_64.vhd(56) " "VHDL Process Statement warning at ALU_64.vhd(56): signal \"shiftra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftrl ALU_64.vhd(62) " "VHDL Process Statement warning at ALU_64.vhd(62): signal \"shiftrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU_64.vhd(37) " "Inferred latch for \"c\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] ALU_64.vhd(37) " "Inferred latch for \"r\[0\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] ALU_64.vhd(37) " "Inferred latch for \"r\[1\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] ALU_64.vhd(37) " "Inferred latch for \"r\[2\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] ALU_64.vhd(37) " "Inferred latch for \"r\[3\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] ALU_64.vhd(37) " "Inferred latch for \"r\[4\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918018 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] ALU_64.vhd(37) " "Inferred latch for \"r\[5\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] ALU_64.vhd(37) " "Inferred latch for \"r\[6\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] ALU_64.vhd(37) " "Inferred latch for \"r\[7\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] ALU_64.vhd(37) " "Inferred latch for \"r\[8\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] ALU_64.vhd(37) " "Inferred latch for \"r\[9\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] ALU_64.vhd(37) " "Inferred latch for \"r\[10\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] ALU_64.vhd(37) " "Inferred latch for \"r\[11\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] ALU_64.vhd(37) " "Inferred latch for \"r\[12\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] ALU_64.vhd(37) " "Inferred latch for \"r\[13\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] ALU_64.vhd(37) " "Inferred latch for \"r\[14\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] ALU_64.vhd(37) " "Inferred latch for \"r\[15\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] ALU_64.vhd(37) " "Inferred latch for \"r\[16\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] ALU_64.vhd(37) " "Inferred latch for \"r\[17\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] ALU_64.vhd(37) " "Inferred latch for \"r\[18\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] ALU_64.vhd(37) " "Inferred latch for \"r\[19\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] ALU_64.vhd(37) " "Inferred latch for \"r\[20\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] ALU_64.vhd(37) " "Inferred latch for \"r\[21\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] ALU_64.vhd(37) " "Inferred latch for \"r\[22\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] ALU_64.vhd(37) " "Inferred latch for \"r\[23\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] ALU_64.vhd(37) " "Inferred latch for \"r\[24\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] ALU_64.vhd(37) " "Inferred latch for \"r\[25\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] ALU_64.vhd(37) " "Inferred latch for \"r\[26\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] ALU_64.vhd(37) " "Inferred latch for \"r\[27\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] ALU_64.vhd(37) " "Inferred latch for \"r\[28\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] ALU_64.vhd(37) " "Inferred latch for \"r\[29\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918019 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] ALU_64.vhd(37) " "Inferred latch for \"r\[30\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] ALU_64.vhd(37) " "Inferred latch for \"r\[31\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[32\] ALU_64.vhd(37) " "Inferred latch for \"r\[32\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[33\] ALU_64.vhd(37) " "Inferred latch for \"r\[33\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[34\] ALU_64.vhd(37) " "Inferred latch for \"r\[34\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[35\] ALU_64.vhd(37) " "Inferred latch for \"r\[35\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[36\] ALU_64.vhd(37) " "Inferred latch for \"r\[36\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[37\] ALU_64.vhd(37) " "Inferred latch for \"r\[37\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[38\] ALU_64.vhd(37) " "Inferred latch for \"r\[38\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[39\] ALU_64.vhd(37) " "Inferred latch for \"r\[39\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[40\] ALU_64.vhd(37) " "Inferred latch for \"r\[40\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[41\] ALU_64.vhd(37) " "Inferred latch for \"r\[41\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[42\] ALU_64.vhd(37) " "Inferred latch for \"r\[42\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[43\] ALU_64.vhd(37) " "Inferred latch for \"r\[43\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[44\] ALU_64.vhd(37) " "Inferred latch for \"r\[44\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[45\] ALU_64.vhd(37) " "Inferred latch for \"r\[45\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[46\] ALU_64.vhd(37) " "Inferred latch for \"r\[46\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[47\] ALU_64.vhd(37) " "Inferred latch for \"r\[47\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[48\] ALU_64.vhd(37) " "Inferred latch for \"r\[48\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[49\] ALU_64.vhd(37) " "Inferred latch for \"r\[49\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[50\] ALU_64.vhd(37) " "Inferred latch for \"r\[50\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[51\] ALU_64.vhd(37) " "Inferred latch for \"r\[51\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[52\] ALU_64.vhd(37) " "Inferred latch for \"r\[52\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[53\] ALU_64.vhd(37) " "Inferred latch for \"r\[53\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[54\] ALU_64.vhd(37) " "Inferred latch for \"r\[54\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[55\] ALU_64.vhd(37) " "Inferred latch for \"r\[55\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918020 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[56\] ALU_64.vhd(37) " "Inferred latch for \"r\[56\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918021 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[57\] ALU_64.vhd(37) " "Inferred latch for \"r\[57\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918021 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[58\] ALU_64.vhd(37) " "Inferred latch for \"r\[58\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918021 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[59\] ALU_64.vhd(37) " "Inferred latch for \"r\[59\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918021 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[60\] ALU_64.vhd(37) " "Inferred latch for \"r\[60\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918021 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[61\] ALU_64.vhd(37) " "Inferred latch for \"r\[61\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918021 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[62\] ALU_64.vhd(37) " "Inferred latch for \"r\[62\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918021 "|datapath|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[63\] ALU_64.vhd(37) " "Inferred latch for \"r\[63\]\" at ALU_64.vhd(37)" {  } { { "../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263918021 "|datapath|ALU_64:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub ALU_64:u5\|addsub:U1 " "Elaborating entity \"addsub\" for hierarchy \"ALU_64:u5\|addsub:U1\"" {  } { { "../../lab2/ALU_64.vhd" "U1" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263918028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1 " "Elaborating entity \"fulladder\" for hierarchy \"ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1\"" {  } { { "../../lab2/addsub.vhd" "\\FA:0:U1" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263918490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicShift ALU_64:u5\|logicShift:U3 " "Elaborating entity \"logicShift\" for hierarchy \"ALU_64:u5\|logicShift:U3\"" {  } { { "../../lab2/ALU_64.vhd" "U3" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263918869 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R logicShift.vhd(19) " "VHDL Process Statement warning at logicShift.vhd(19): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263919248 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] logicShift.vhd(19) " "Inferred latch for \"R\[0\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919248 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] logicShift.vhd(19) " "Inferred latch for \"R\[1\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919249 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] logicShift.vhd(19) " "Inferred latch for \"R\[2\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919249 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] logicShift.vhd(19) " "Inferred latch for \"R\[3\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919249 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] logicShift.vhd(19) " "Inferred latch for \"R\[4\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919249 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] logicShift.vhd(19) " "Inferred latch for \"R\[5\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919249 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] logicShift.vhd(19) " "Inferred latch for \"R\[6\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919249 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] logicShift.vhd(19) " "Inferred latch for \"R\[7\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919249 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] logicShift.vhd(19) " "Inferred latch for \"R\[8\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919250 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] logicShift.vhd(19) " "Inferred latch for \"R\[9\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919250 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] logicShift.vhd(19) " "Inferred latch for \"R\[10\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919250 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] logicShift.vhd(19) " "Inferred latch for \"R\[11\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919250 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] logicShift.vhd(19) " "Inferred latch for \"R\[12\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919250 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] logicShift.vhd(19) " "Inferred latch for \"R\[13\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919250 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] logicShift.vhd(19) " "Inferred latch for \"R\[14\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919250 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] logicShift.vhd(19) " "Inferred latch for \"R\[15\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919250 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] logicShift.vhd(19) " "Inferred latch for \"R\[16\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919250 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] logicShift.vhd(19) " "Inferred latch for \"R\[17\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919251 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] logicShift.vhd(19) " "Inferred latch for \"R\[18\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919251 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] logicShift.vhd(19) " "Inferred latch for \"R\[19\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919251 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] logicShift.vhd(19) " "Inferred latch for \"R\[20\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919251 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] logicShift.vhd(19) " "Inferred latch for \"R\[21\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919251 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] logicShift.vhd(19) " "Inferred latch for \"R\[22\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919251 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] logicShift.vhd(19) " "Inferred latch for \"R\[23\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919251 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] logicShift.vhd(19) " "Inferred latch for \"R\[24\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919251 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] logicShift.vhd(19) " "Inferred latch for \"R\[25\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919251 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] logicShift.vhd(19) " "Inferred latch for \"R\[26\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919252 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] logicShift.vhd(19) " "Inferred latch for \"R\[27\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919252 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] logicShift.vhd(19) " "Inferred latch for \"R\[28\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919252 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] logicShift.vhd(19) " "Inferred latch for \"R\[29\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919252 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] logicShift.vhd(19) " "Inferred latch for \"R\[30\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919252 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] logicShift.vhd(19) " "Inferred latch for \"R\[31\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919252 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[32\] logicShift.vhd(19) " "Inferred latch for \"R\[32\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919252 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[33\] logicShift.vhd(19) " "Inferred latch for \"R\[33\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919252 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[34\] logicShift.vhd(19) " "Inferred latch for \"R\[34\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919252 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[35\] logicShift.vhd(19) " "Inferred latch for \"R\[35\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[36\] logicShift.vhd(19) " "Inferred latch for \"R\[36\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[37\] logicShift.vhd(19) " "Inferred latch for \"R\[37\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[38\] logicShift.vhd(19) " "Inferred latch for \"R\[38\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[39\] logicShift.vhd(19) " "Inferred latch for \"R\[39\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[40\] logicShift.vhd(19) " "Inferred latch for \"R\[40\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[41\] logicShift.vhd(19) " "Inferred latch for \"R\[41\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[42\] logicShift.vhd(19) " "Inferred latch for \"R\[42\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[43\] logicShift.vhd(19) " "Inferred latch for \"R\[43\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[44\] logicShift.vhd(19) " "Inferred latch for \"R\[44\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919253 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[45\] logicShift.vhd(19) " "Inferred latch for \"R\[45\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919254 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[46\] logicShift.vhd(19) " "Inferred latch for \"R\[46\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919254 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[47\] logicShift.vhd(19) " "Inferred latch for \"R\[47\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919254 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[48\] logicShift.vhd(19) " "Inferred latch for \"R\[48\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919254 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[49\] logicShift.vhd(19) " "Inferred latch for \"R\[49\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919254 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[50\] logicShift.vhd(19) " "Inferred latch for \"R\[50\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919254 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[51\] logicShift.vhd(19) " "Inferred latch for \"R\[51\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919254 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[52\] logicShift.vhd(19) " "Inferred latch for \"R\[52\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919254 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[53\] logicShift.vhd(19) " "Inferred latch for \"R\[53\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919254 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[54\] logicShift.vhd(19) " "Inferred latch for \"R\[54\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919255 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[55\] logicShift.vhd(19) " "Inferred latch for \"R\[55\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919255 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[56\] logicShift.vhd(19) " "Inferred latch for \"R\[56\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919255 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[57\] logicShift.vhd(19) " "Inferred latch for \"R\[57\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919255 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[58\] logicShift.vhd(19) " "Inferred latch for \"R\[58\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919255 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[59\] logicShift.vhd(19) " "Inferred latch for \"R\[59\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919255 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[60\] logicShift.vhd(19) " "Inferred latch for \"R\[60\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919255 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[61\] logicShift.vhd(19) " "Inferred latch for \"R\[61\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919255 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[62\] logicShift.vhd(19) " "Inferred latch for \"R\[62\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919255 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[63\] logicShift.vhd(19) " "Inferred latch for \"R\[63\]\" at logicShift.vhd(19)" {  } { { "../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263919256 "|datapath|ALU_64:u5|logicShift:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:u6 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:u6\"" {  } { { "datapath.vhd" "u6" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263919296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:u6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../lab4/data_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263920244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:u6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263920840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:u6\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588263920841 ""}  } { { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588263920841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ess3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ess3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ess3 " "Found entity 1: altsyncram_ess3" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588263920945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263920945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ess3 data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated " "Elaborating entity \"altsyncram_ess3\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263920949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:u7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:u7\"" {  } { { "datapath.vhd" "u7" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263921350 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr control_unit.vhd(18) " "VHDL Process Statement warning at control_unit.vhd(18): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263921423 "|datapath|control_unit:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_control:u8 " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_control:u8\"" {  } { { "datapath.vhd" "u8" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263921427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_reg IF_reg:u9 " "Elaborating entity \"IF_reg\" for hierarchy \"IF_reg:u9\"" {  } { { "datapath.vhd" "u9" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263921674 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall IF_reg.vhd(23) " "VHDL Process Statement warning at IF_reg.vhd(23): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/IF_reg.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263921826 "|datapath|IF_reg:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_reg RD_reg:u10 " "Elaborating entity \"RD_reg\" for hierarchy \"RD_reg:u10\"" {  } { { "datapath.vhd" "u10" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263921836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall RD_reg.vhd(45) " "VHDL Process Statement warning at RD_reg.vhd(45): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263922234 "|datapath|RD_reg:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "morestall RD_reg.vhd(45) " "VHDL Process Statement warning at RD_reg.vhd(45): signal \"morestall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263922234 "|datapath|RD_reg:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall RD_reg.vhd(74) " "VHDL Process Statement warning at RD_reg.vhd(74): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263922234 "|datapath|RD_reg:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "morestall RD_reg.vhd(74) " "VHDL Process Statement warning at RD_reg.vhd(74): signal \"morestall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/RD_reg.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588263922234 "|datapath|RD_reg:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_RD_reg control_RD_reg:u11 " "Elaborating entity \"control_RD_reg\" for hierarchy \"control_RD_reg:u11\"" {  } { { "datapath.vhd" "u11" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263922239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_reg EXE_reg:u12 " "Elaborating entity \"EXE_reg\" for hierarchy \"EXE_reg:u12\"" {  } { { "datapath.vhd" "u12" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263922656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_reg MEM_reg:u14 " "Elaborating entity \"MEM_reg\" for hierarchy \"MEM_reg:u14\"" {  } { { "datapath.vhd" "u14" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263923104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:u15 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:u15\"" {  } { { "datapath.vhd" "u15" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263923222 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdA forwarding_unit.vhd(17) " "VHDL Process Statement warning at forwarding_unit.vhd(17): inferring latch(es) for signal or variable \"fwdA\", which holds its previous value in one or more paths through the process" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263923356 "|datapath|forwarding_unit:u15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdB forwarding_unit.vhd(34) " "VHDL Process Statement warning at forwarding_unit.vhd(34): inferring latch(es) for signal or variable \"fwdB\", which holds its previous value in one or more paths through the process" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588263923356 "|datapath|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[0\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[0\]\" at forwarding_unit.vhd(34)" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263923356 "|datapath|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[1\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[1\]\" at forwarding_unit.vhd(34)" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263923356 "|datapath|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[0\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[0\]\" at forwarding_unit.vhd(17)" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263923356 "|datapath|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[1\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[1\]\" at forwarding_unit.vhd(17)" {  } { { "forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263923356 "|datapath|forwarding_unit:u15"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[0\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[1\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[2\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[3\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[4\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[5\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[6\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[7\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[8\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[9\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[10\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[11\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[12\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[13\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[14\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[15\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[16\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[17\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[18\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[19\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[20\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[21\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[22\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[23\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[24\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[25\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[26\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[27\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[28\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[29\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[30\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[31\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[32\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[33\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[34\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[35\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[36\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[37\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 925 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[38\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[39\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[40\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[41\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[42\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[43\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[44\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[45\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[46\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[47\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[48\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[49\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[50\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[51\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[52\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[53\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[54\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[55\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[56\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[57\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[58\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[59\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[60\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[61\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[62\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[63\] " "Synthesized away node \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_ess3.tdf" 1549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|data_mem:u6|altsyncram:altsyncram_component|altsyncram_ess3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[1\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[2\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[3\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[4\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[5\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[6\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[7\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[8\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[9\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[10\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[11\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[12\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[13\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[14\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[15\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[16\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[17\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[18\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[19\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[20\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[21\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[22\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[23\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[24\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[25\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[26\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[27\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[28\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[29\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[30\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[31\] " "Synthesized away node \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/db/altsyncram_79s3.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../lab1/inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/inst_mem.vhd" 61 0 0 } } { "../../lab1/instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/instruction_fetch.vhd" 47 0 0 } } { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263925397 "|datapath|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588263925397 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588263925397 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588263927165 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "729 " "729 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588263928794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588263933993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588263933993 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263935962 "|datapath|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588263935962 "|datapath|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588263935962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588263935981 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588263935981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588263935981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588263936543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 09:25:36 2020 " "Processing ended: Thu Apr 30 09:25:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588263936543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588263936543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588263936543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588263936543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588263945722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588263945728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 09:25:40 2020 " "Processing started: Thu Apr 30 09:25:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588263945728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588263945728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588263945729 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588263948169 ""}
{ "Info" "0" "" "Project  = datapath" {  } {  } 0 0 "Project  = datapath" 0 0 "Fitter" 0 0 1588263948170 ""}
{ "Info" "0" "" "Revision = datapath" {  } {  } 0 0 "Revision = datapath" 0 0 "Fitter" 0 0 1588263948170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588263948429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588263948430 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"datapath\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588263948450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588263948533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588263948533 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588263949584 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588263949674 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588263951661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588263951661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588263951661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588263951661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588263951661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588263951661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588263951661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588263951661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588263951661 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588263951661 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588263951739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588263951739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588263951739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588263951739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588263951739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588263951739 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588263951803 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588263953050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapath.sdc " "Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588263953855 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588263953857 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1588263953857 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588263953858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588263953859 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1588263953860 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588263953860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588263953905 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588263953913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588263953913 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588263953914 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588263953925 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588263953926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588263953926 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588263953926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588263953926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588263953926 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588263953926 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1588263953962 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1588263953962 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588263953962 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588263953963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588263953963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588263953963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588263953963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588263953963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588263953963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588263953963 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588263953963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1588263953963 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588263953963 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588263954035 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588263954153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588263957624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588263958055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588263958273 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588263959202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588263959202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588263959661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588263963402 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588263963402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588263963777 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1588263963777 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588263963777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588263963783 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588263964096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588263964182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588263964618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588263964618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588263964941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588263965426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/output_files/datapath.fit.smsg " "Generated suppressed messages file C:/Users/Correy/Desktop/directedStudies/final project/datapath2/output_files/datapath.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588263966248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5667 " "Peak virtual memory: 5667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588263967213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 09:26:07 2020 " "Processing ended: Thu Apr 30 09:26:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588263967213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588263967213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588263967213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588263967213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588263972312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588263972318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 09:26:12 2020 " "Processing started: Thu Apr 30 09:26:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588263972318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588263972318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588263972318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588263973010 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588263976595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588263976737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588263977619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 09:26:17 2020 " "Processing ended: Thu Apr 30 09:26:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588263977619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588263977619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588263977619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588263977619 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588263978763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588263980783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588263980791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 09:26:19 2020 " "Processing started: Thu Apr 30 09:26:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588263980791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588263980791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta datapath -c datapath " "Command: quartus_sta datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588263980791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588263981179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588263981788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588263981788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588263981856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588263981856 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapath.sdc " "Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588263982519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588263982520 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588263982520 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588263982521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588263982521 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588263982522 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588263982522 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1588263982567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588263982637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263982641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263982761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263982810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263982829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263982849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263982860 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588263982908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588263982961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588263983579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588263983628 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588263983628 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588263983628 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588263983628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983712 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588263983723 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588263983836 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588263983836 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588263983836 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588263983836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588263983891 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588263985081 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588263985081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588263985316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 09:26:25 2020 " "Processing ended: Thu Apr 30 09:26:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588263985316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588263985316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588263985316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588263985316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1588263987544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588263987550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 09:26:27 2020 " "Processing started: Thu Apr 30 09:26:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588263987550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588263987550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_eda --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588263987550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1588263988445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_7_1200mv_85c_slow.vho C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/ simulation " "Generated file datapath_7_1200mv_85c_slow.vho in folder \"C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588263988623 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_7_1200mv_0c_slow.vho C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/ simulation " "Generated file datapath_7_1200mv_0c_slow.vho in folder \"C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588263988681 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_min_1200mv_0c_fast.vho C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/ simulation " "Generated file datapath_min_1200mv_0c_fast.vho in folder \"C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588263988737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath.vho C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/ simulation " "Generated file datapath.vho in folder \"C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588263988795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_7_1200mv_85c_vhd_slow.sdo C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/ simulation " "Generated file datapath_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588263988820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_7_1200mv_0c_vhd_slow.sdo C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/ simulation " "Generated file datapath_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588263988842 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_min_1200mv_0c_vhd_fast.sdo C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/ simulation " "Generated file datapath_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588263988864 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_vhd.sdo C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/ simulation " "Generated file datapath_vhd.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/final project/datapath2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588263988891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588263989036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 09:26:29 2020 " "Processing ended: Thu Apr 30 09:26:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588263989036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588263989036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588263989036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588263989036 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 170 s " "Quartus Prime Full Compilation was successful. 0 errors, 170 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588263989794 ""}
