//! **************************************************************************
// Written by: Map P.20131013 on Mon May 20 10:08:27 2019
//! **************************************************************************

SCHEMATIC START;
COMP "clk" LOCATE = SITE "V10" LEVEL 1;
COMP "rst_n" LOCATE = SITE "N4" LEVEL 1;
COMP "uart_rx" LOCATE = SITE "B2" LEVEL 1;
COMP "uart_tx" LOCATE = SITE "C4" LEVEL 1;
COMP "rtc_ce" LOCATE = SITE "T7" LEVEL 1;
COMP "rtc_data" LOCATE = SITE "R7" LEVEL 1;
COMP "rtc_sclk" LOCATE = SITE "N6" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "ds1302_test_m0/state_2" BEL
        "ds1302_test_m0/state_1" BEL "ds1302_test_m0/state_0" BEL
        "ds1302_test_m0/ds1302_m0/state_FSM_FFd2" BEL
        "ds1302_test_m0/ds1302_m0/state_FSM_FFd3" BEL
        "ds1302_test_m0/ds1302_m0/state_FSM_FFd1" BEL
        "ds1302_test_m0/ds1302_m0/state_FSM_FFd5" BEL
        "ds1302_test_m0/ds1302_m0/state_FSM_FFd4" BEL
        "ds1302_test_m0/ds1302_m0/read_year_7" BEL
        "ds1302_test_m0/ds1302_m0/read_year_6" BEL
        "ds1302_test_m0/ds1302_m0/read_year_5" BEL
        "ds1302_test_m0/ds1302_m0/read_year_4" BEL
        "ds1302_test_m0/ds1302_m0/read_year_3" BEL
        "ds1302_test_m0/ds1302_m0/read_year_2" BEL
        "ds1302_test_m0/ds1302_m0/read_year_1" BEL
        "ds1302_test_m0/ds1302_m0/read_year_0" BEL
        "ds1302_test_m0/ds1302_m0/read_month_7" BEL
        "ds1302_test_m0/ds1302_m0/read_month_6" BEL
        "ds1302_test_m0/ds1302_m0/read_month_5" BEL
        "ds1302_test_m0/ds1302_m0/read_month_4" BEL
        "ds1302_test_m0/ds1302_m0/read_month_3" BEL
        "ds1302_test_m0/ds1302_m0/read_month_2" BEL
        "ds1302_test_m0/ds1302_m0/read_month_1" BEL
        "ds1302_test_m0/ds1302_m0/read_month_0" BEL
        "ds1302_test_m0/ds1302_m0/read_hour_7" BEL
        "ds1302_test_m0/ds1302_m0/read_hour_6" BEL
        "ds1302_test_m0/ds1302_m0/read_hour_5" BEL
        "ds1302_test_m0/ds1302_m0/read_hour_4" BEL
        "ds1302_test_m0/ds1302_m0/read_hour_3" BEL
        "ds1302_test_m0/ds1302_m0/read_hour_2" BEL
        "ds1302_test_m0/ds1302_m0/read_hour_1" BEL
        "ds1302_test_m0/ds1302_m0/read_hour_0" BEL
        "ds1302_test_m0/ds1302_m0/read_minute_7" BEL
        "ds1302_test_m0/ds1302_m0/read_minute_6" BEL
        "ds1302_test_m0/ds1302_m0/read_minute_5" BEL
        "ds1302_test_m0/ds1302_m0/read_minute_4" BEL
        "ds1302_test_m0/ds1302_m0/read_minute_3" BEL
        "ds1302_test_m0/ds1302_m0/read_minute_2" BEL
        "ds1302_test_m0/ds1302_m0/read_minute_1" BEL
        "ds1302_test_m0/ds1302_m0/read_minute_0" BEL
        "ds1302_test_m0/ds1302_m0/read_date_7" BEL
        "ds1302_test_m0/ds1302_m0/read_date_6" BEL
        "ds1302_test_m0/ds1302_m0/read_date_5" BEL
        "ds1302_test_m0/ds1302_m0/read_date_4" BEL
        "ds1302_test_m0/ds1302_m0/read_date_3" BEL
        "ds1302_test_m0/ds1302_m0/read_date_2" BEL
        "ds1302_test_m0/ds1302_m0/read_date_1" BEL
        "ds1302_test_m0/ds1302_m0/read_date_0" BEL
        "ds1302_test_m0/ds1302_m0/read_second_7" BEL
        "ds1302_test_m0/ds1302_m0/read_second_6" BEL
        "ds1302_test_m0/ds1302_m0/read_second_5" BEL
        "ds1302_test_m0/ds1302_m0/read_second_4" BEL
        "ds1302_test_m0/ds1302_m0/read_second_3" BEL
        "ds1302_test_m0/ds1302_m0/read_second_2" BEL
        "ds1302_test_m0/ds1302_m0/read_second_1" BEL
        "ds1302_test_m0/ds1302_m0/read_second_0" BEL
        "ds1302_test_m0/ds1302_m0/read_addr_3" BEL
        "ds1302_test_m0/ds1302_m0/read_addr_2" BEL
        "ds1302_test_m0/ds1302_m0/read_addr_1" BEL
        "ds1302_test_m0/ds1302_m0/write_data_4" BEL
        "ds1302_test_m0/ds1302_m0/write_data_2" BEL
        "ds1302_test_m0/ds1302_m0/write_data_1" BEL
        "ds1302_test_m0/ds1302_m0/write_data_0" BEL
        "ds1302_test_m0/ds1302_m0/write_addr_3" BEL
        "ds1302_test_m0/ds1302_m0/write_addr_2" BEL
        "ds1302_test_m0/ds1302_m0/write_addr_1" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_8" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_7" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_6" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_5" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_4" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_3" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_2" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_1" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_0" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_7" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_6" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_5" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_4" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_3" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_2" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_1" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/read_data_0" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_7" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_6" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_5" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_4" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_3" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_0" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_3" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_2" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_1" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_0" BEL
        "uart_send_m0/state_FSM_FFd2" BEL "uart_send_m0/tx_cnt_4" BEL
        "uart_send_m0/tx_cnt_3" BEL "uart_send_m0/tx_cnt_2" BEL
        "uart_send_m0/tx_cnt_1" BEL "uart_send_m0/tx_cnt_0" BEL
        "uart_send_m0/state_FSM_FFd1" BEL "uart_send_m0/tx_data_7" BEL
        "uart_send_m0/tx_data_6" BEL "uart_send_m0/tx_data_5" BEL
        "uart_send_m0/tx_data_4" BEL "uart_send_m0/tx_data_3" BEL
        "uart_send_m0/tx_data_2" BEL "uart_send_m0/tx_data_1" BEL
        "uart_send_m0/tx_data_0" BEL "uart_send_m0/read_second_d1_7" BEL
        "uart_send_m0/read_second_d1_6" BEL "uart_send_m0/read_second_d1_5"
        BEL "uart_send_m0/read_second_d1_4" BEL
        "uart_send_m0/read_second_d1_3" BEL "uart_send_m0/read_second_d1_2"
        BEL "uart_send_m0/read_second_d1_1" BEL
        "uart_send_m0/read_second_d1_0" BEL "uart_send_m0/tx_data_valid" BEL
        "uart_send_m0/read_second_d0_7" BEL "uart_send_m0/read_second_d0_6"
        BEL "uart_send_m0/read_second_d0_5" BEL
        "uart_send_m0/read_second_d0_4" BEL "uart_send_m0/read_second_d0_3"
        BEL "uart_send_m0/read_second_d0_2" BEL
        "uart_send_m0/read_second_d0_1" BEL "uart_send_m0/read_second_d0_0"
        BEL "uart_send_m0/uart_rx_inst/cycle_cnt_15" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_14" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_13" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_12" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_11" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_10" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_9" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_8" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_7" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_6" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_5" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_4" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_3" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_2" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_1" BEL
        "uart_send_m0/uart_rx_inst/cycle_cnt_0" BEL
        "uart_send_m0/uart_rx_inst/bit_cnt_2" BEL
        "uart_send_m0/uart_rx_inst/bit_cnt_1" BEL
        "uart_send_m0/uart_rx_inst/bit_cnt_0" BEL
        "uart_send_m0/uart_rx_inst/state_FSM_FFd2" BEL
        "uart_send_m0/uart_rx_inst/state_FSM_FFd3" BEL
        "uart_send_m0/uart_rx_inst/rx_data_7" BEL
        "uart_send_m0/uart_rx_inst/rx_data_6" BEL
        "uart_send_m0/uart_rx_inst/rx_data_5" BEL
        "uart_send_m0/uart_rx_inst/rx_data_4" BEL
        "uart_send_m0/uart_rx_inst/rx_data_3" BEL
        "uart_send_m0/uart_rx_inst/rx_data_2" BEL
        "uart_send_m0/uart_rx_inst/rx_data_1" BEL
        "uart_send_m0/uart_rx_inst/rx_data_0" BEL
        "uart_send_m0/uart_rx_inst/rx_bits_7" BEL
        "uart_send_m0/uart_rx_inst/rx_bits_6" BEL
        "uart_send_m0/uart_rx_inst/rx_bits_5" BEL
        "uart_send_m0/uart_rx_inst/rx_bits_4" BEL
        "uart_send_m0/uart_rx_inst/rx_bits_3" BEL
        "uart_send_m0/uart_rx_inst/rx_bits_2" BEL
        "uart_send_m0/uart_rx_inst/rx_bits_1" BEL
        "uart_send_m0/uart_rx_inst/rx_bits_0" BEL
        "uart_send_m0/uart_rx_inst/rx_d1" BEL
        "uart_send_m0/uart_rx_inst/rx_d0" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_15" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_14" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_13" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_12" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_11" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_10" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_9" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_8" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_7" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_6" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_5" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_4" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_3" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_2" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_1" BEL
        "uart_send_m0/uart_tx_inst/cycle_cnt_0" BEL
        "uart_send_m0/uart_tx_inst/bit_cnt_2" BEL
        "uart_send_m0/uart_tx_inst/bit_cnt_1" BEL
        "uart_send_m0/uart_tx_inst/bit_cnt_0" BEL
        "uart_send_m0/uart_tx_inst/state_FSM_FFd1" BEL
        "uart_send_m0/uart_tx_inst/state_FSM_FFd2" BEL
        "uart_send_m0/uart_tx_inst/tx_reg" BEL
        "uart_send_m0/uart_tx_inst/tx_data_latch_7" BEL
        "uart_send_m0/uart_tx_inst/tx_data_latch_6" BEL
        "uart_send_m0/uart_tx_inst/tx_data_latch_5" BEL
        "uart_send_m0/uart_tx_inst/tx_data_latch_4" BEL
        "uart_send_m0/uart_tx_inst/tx_data_latch_3" BEL
        "uart_send_m0/uart_tx_inst/tx_data_latch_2" BEL
        "uart_send_m0/uart_tx_inst/tx_data_latch_1" BEL
        "uart_send_m0/uart_tx_inst/tx_data_latch_0" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd2"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt_4"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt_3"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt_2"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt_1"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt_0"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_15"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_14"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_13"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_12"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_11"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_10"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_9"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_8"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_7"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_6"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_5"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_4"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_3"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_2"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_1"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_cnt_0"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd1"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd3"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd4"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd5"
        BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd6"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_7"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_6"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_5"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_4"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_3"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_2"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_1"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MISO_shift_0"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_6"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_5"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_4"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_3"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_2"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_1"
        BEL "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_0"
        BEL "ds1302_test_m0/write_time_req" BEL "ds1302_test_m0/read_time_req"
        BEL "ds1302_test_m0/write_hour_reg_0" BEL
        "ds1302_test_m0/ds1302_m0/cmd_write" BEL
        "ds1302_test_m0/ds1302_m0/cmd_read" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/CS_reg" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/wr_req" BEL
        "uart_send_m0/uart_rx_inst/rx_data_valid" BEL
        "uart_send_m0/uart_tx_inst/tx_data_ready" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/DCLK_reg" BEL
        "clk_BUFGP/BUFG" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/ds1302_io_dir" BEL
        "ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/MOSI_shift_7";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
SCHEMATIC END;

