
Levitador_revancha.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a714  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800a824  0800a824  0000b824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a89c  0800a89c  0000c1f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a89c  0800a89c  0000c1f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a89c  0800a89c  0000c1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a89c  0800a89c  0000b89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a8a0  0800a8a0  0000b8a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800a8a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000131c  200001f8  0800aa9c  0000c1f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001514  0800aa9c  0000c514  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000136be  00000000  00000000  0000c221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000359d  00000000  00000000  0001f8df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  00022e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d80  00000000  00000000  00024040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa64  00000000  00000000  00024dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e93  00000000  00000000  0003f824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091e5b  00000000  00000000  000556b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7512  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b84  00000000  00000000  000e7558  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000ec0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a80c 	.word	0x0800a80c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	0800a80c 	.word	0x0800a80c

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	@ 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2f>:
 800071c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000720:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000724:	bf24      	itt	cs
 8000726:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800072a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800072e:	d90d      	bls.n	800074c <__aeabi_d2f+0x30>
 8000730:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000734:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000738:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800073c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000740:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000744:	bf08      	it	eq
 8000746:	f020 0001 	biceq.w	r0, r0, #1
 800074a:	4770      	bx	lr
 800074c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000750:	d121      	bne.n	8000796 <__aeabi_d2f+0x7a>
 8000752:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000756:	bfbc      	itt	lt
 8000758:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800075c:	4770      	bxlt	lr
 800075e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000762:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000766:	f1c2 0218 	rsb	r2, r2, #24
 800076a:	f1c2 0c20 	rsb	ip, r2, #32
 800076e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000772:	fa20 f002 	lsr.w	r0, r0, r2
 8000776:	bf18      	it	ne
 8000778:	f040 0001 	orrne.w	r0, r0, #1
 800077c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000780:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000784:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000788:	ea40 000c 	orr.w	r0, r0, ip
 800078c:	fa23 f302 	lsr.w	r3, r3, r2
 8000790:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000794:	e7cc      	b.n	8000730 <__aeabi_d2f+0x14>
 8000796:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800079a:	d107      	bne.n	80007ac <__aeabi_d2f+0x90>
 800079c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007a0:	bf1e      	ittt	ne
 80007a2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80007a6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80007aa:	4770      	bxne	lr
 80007ac:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80007b0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80007b4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop

080007bc <__aeabi_frsub>:
 80007bc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80007c0:	e002      	b.n	80007c8 <__addsf3>
 80007c2:	bf00      	nop

080007c4 <__aeabi_fsub>:
 80007c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080007c8 <__addsf3>:
 80007c8:	0042      	lsls	r2, r0, #1
 80007ca:	bf1f      	itttt	ne
 80007cc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80007d0:	ea92 0f03 	teqne	r2, r3
 80007d4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80007d8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007dc:	d06a      	beq.n	80008b4 <__addsf3+0xec>
 80007de:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80007e2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80007e6:	bfc1      	itttt	gt
 80007e8:	18d2      	addgt	r2, r2, r3
 80007ea:	4041      	eorgt	r1, r0
 80007ec:	4048      	eorgt	r0, r1
 80007ee:	4041      	eorgt	r1, r0
 80007f0:	bfb8      	it	lt
 80007f2:	425b      	neglt	r3, r3
 80007f4:	2b19      	cmp	r3, #25
 80007f6:	bf88      	it	hi
 80007f8:	4770      	bxhi	lr
 80007fa:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007fe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000802:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000806:	bf18      	it	ne
 8000808:	4240      	negne	r0, r0
 800080a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800080e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000812:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000816:	bf18      	it	ne
 8000818:	4249      	negne	r1, r1
 800081a:	ea92 0f03 	teq	r2, r3
 800081e:	d03f      	beq.n	80008a0 <__addsf3+0xd8>
 8000820:	f1a2 0201 	sub.w	r2, r2, #1
 8000824:	fa41 fc03 	asr.w	ip, r1, r3
 8000828:	eb10 000c 	adds.w	r0, r0, ip
 800082c:	f1c3 0320 	rsb	r3, r3, #32
 8000830:	fa01 f103 	lsl.w	r1, r1, r3
 8000834:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000838:	d502      	bpl.n	8000840 <__addsf3+0x78>
 800083a:	4249      	negs	r1, r1
 800083c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000840:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000844:	d313      	bcc.n	800086e <__addsf3+0xa6>
 8000846:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800084a:	d306      	bcc.n	800085a <__addsf3+0x92>
 800084c:	0840      	lsrs	r0, r0, #1
 800084e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000852:	f102 0201 	add.w	r2, r2, #1
 8000856:	2afe      	cmp	r2, #254	@ 0xfe
 8000858:	d251      	bcs.n	80008fe <__addsf3+0x136>
 800085a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800085e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000862:	bf08      	it	eq
 8000864:	f020 0001 	biceq.w	r0, r0, #1
 8000868:	ea40 0003 	orr.w	r0, r0, r3
 800086c:	4770      	bx	lr
 800086e:	0049      	lsls	r1, r1, #1
 8000870:	eb40 0000 	adc.w	r0, r0, r0
 8000874:	3a01      	subs	r2, #1
 8000876:	bf28      	it	cs
 8000878:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800087c:	d2ed      	bcs.n	800085a <__addsf3+0x92>
 800087e:	fab0 fc80 	clz	ip, r0
 8000882:	f1ac 0c08 	sub.w	ip, ip, #8
 8000886:	ebb2 020c 	subs.w	r2, r2, ip
 800088a:	fa00 f00c 	lsl.w	r0, r0, ip
 800088e:	bfaa      	itet	ge
 8000890:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000894:	4252      	neglt	r2, r2
 8000896:	4318      	orrge	r0, r3
 8000898:	bfbc      	itt	lt
 800089a:	40d0      	lsrlt	r0, r2
 800089c:	4318      	orrlt	r0, r3
 800089e:	4770      	bx	lr
 80008a0:	f092 0f00 	teq	r2, #0
 80008a4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80008a8:	bf06      	itte	eq
 80008aa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80008ae:	3201      	addeq	r2, #1
 80008b0:	3b01      	subne	r3, #1
 80008b2:	e7b5      	b.n	8000820 <__addsf3+0x58>
 80008b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008bc:	bf18      	it	ne
 80008be:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008c2:	d021      	beq.n	8000908 <__addsf3+0x140>
 80008c4:	ea92 0f03 	teq	r2, r3
 80008c8:	d004      	beq.n	80008d4 <__addsf3+0x10c>
 80008ca:	f092 0f00 	teq	r2, #0
 80008ce:	bf08      	it	eq
 80008d0:	4608      	moveq	r0, r1
 80008d2:	4770      	bx	lr
 80008d4:	ea90 0f01 	teq	r0, r1
 80008d8:	bf1c      	itt	ne
 80008da:	2000      	movne	r0, #0
 80008dc:	4770      	bxne	lr
 80008de:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80008e2:	d104      	bne.n	80008ee <__addsf3+0x126>
 80008e4:	0040      	lsls	r0, r0, #1
 80008e6:	bf28      	it	cs
 80008e8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80008ec:	4770      	bx	lr
 80008ee:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80008f2:	bf3c      	itt	cc
 80008f4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80008f8:	4770      	bxcc	lr
 80008fa:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80008fe:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000902:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000906:	4770      	bx	lr
 8000908:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800090c:	bf16      	itet	ne
 800090e:	4608      	movne	r0, r1
 8000910:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000914:	4601      	movne	r1, r0
 8000916:	0242      	lsls	r2, r0, #9
 8000918:	bf06      	itte	eq
 800091a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800091e:	ea90 0f01 	teqeq	r0, r1
 8000922:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000926:	4770      	bx	lr

08000928 <__aeabi_ui2f>:
 8000928:	f04f 0300 	mov.w	r3, #0
 800092c:	e004      	b.n	8000938 <__aeabi_i2f+0x8>
 800092e:	bf00      	nop

08000930 <__aeabi_i2f>:
 8000930:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000934:	bf48      	it	mi
 8000936:	4240      	negmi	r0, r0
 8000938:	ea5f 0c00 	movs.w	ip, r0
 800093c:	bf08      	it	eq
 800093e:	4770      	bxeq	lr
 8000940:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000944:	4601      	mov	r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	e01c      	b.n	8000986 <__aeabi_l2f+0x2a>

0800094c <__aeabi_ul2f>:
 800094c:	ea50 0201 	orrs.w	r2, r0, r1
 8000950:	bf08      	it	eq
 8000952:	4770      	bxeq	lr
 8000954:	f04f 0300 	mov.w	r3, #0
 8000958:	e00a      	b.n	8000970 <__aeabi_l2f+0x14>
 800095a:	bf00      	nop

0800095c <__aeabi_l2f>:
 800095c:	ea50 0201 	orrs.w	r2, r0, r1
 8000960:	bf08      	it	eq
 8000962:	4770      	bxeq	lr
 8000964:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000968:	d502      	bpl.n	8000970 <__aeabi_l2f+0x14>
 800096a:	4240      	negs	r0, r0
 800096c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000970:	ea5f 0c01 	movs.w	ip, r1
 8000974:	bf02      	ittt	eq
 8000976:	4684      	moveq	ip, r0
 8000978:	4601      	moveq	r1, r0
 800097a:	2000      	moveq	r0, #0
 800097c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000980:	bf08      	it	eq
 8000982:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000986:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800098a:	fabc f28c 	clz	r2, ip
 800098e:	3a08      	subs	r2, #8
 8000990:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000994:	db10      	blt.n	80009b8 <__aeabi_l2f+0x5c>
 8000996:	fa01 fc02 	lsl.w	ip, r1, r2
 800099a:	4463      	add	r3, ip
 800099c:	fa00 fc02 	lsl.w	ip, r0, r2
 80009a0:	f1c2 0220 	rsb	r2, r2, #32
 80009a4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80009a8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ac:	eb43 0002 	adc.w	r0, r3, r2
 80009b0:	bf08      	it	eq
 80009b2:	f020 0001 	biceq.w	r0, r0, #1
 80009b6:	4770      	bx	lr
 80009b8:	f102 0220 	add.w	r2, r2, #32
 80009bc:	fa01 fc02 	lsl.w	ip, r1, r2
 80009c0:	f1c2 0220 	rsb	r2, r2, #32
 80009c4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80009c8:	fa21 f202 	lsr.w	r2, r1, r2
 80009cc:	eb43 0002 	adc.w	r0, r3, r2
 80009d0:	bf08      	it	eq
 80009d2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009d6:	4770      	bx	lr

080009d8 <__aeabi_fmul>:
 80009d8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80009dc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009e0:	bf1e      	ittt	ne
 80009e2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009e6:	ea92 0f0c 	teqne	r2, ip
 80009ea:	ea93 0f0c 	teqne	r3, ip
 80009ee:	d06f      	beq.n	8000ad0 <__aeabi_fmul+0xf8>
 80009f0:	441a      	add	r2, r3
 80009f2:	ea80 0c01 	eor.w	ip, r0, r1
 80009f6:	0240      	lsls	r0, r0, #9
 80009f8:	bf18      	it	ne
 80009fa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009fe:	d01e      	beq.n	8000a3e <__aeabi_fmul+0x66>
 8000a00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000a10:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a14:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000a18:	bf3e      	ittt	cc
 8000a1a:	0049      	lslcc	r1, r1, #1
 8000a1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	ea40 0001 	orr.w	r0, r0, r1
 8000a26:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000a2a:	2afd      	cmp	r2, #253	@ 0xfd
 8000a2c:	d81d      	bhi.n	8000a6a <__aeabi_fmul+0x92>
 8000a2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000a32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a36:	bf08      	it	eq
 8000a38:	f020 0001 	biceq.w	r0, r0, #1
 8000a3c:	4770      	bx	lr
 8000a3e:	f090 0f00 	teq	r0, #0
 8000a42:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a46:	bf08      	it	eq
 8000a48:	0249      	lsleq	r1, r1, #9
 8000a4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a52:	3a7f      	subs	r2, #127	@ 0x7f
 8000a54:	bfc2      	ittt	gt
 8000a56:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a5e:	4770      	bxgt	lr
 8000a60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a64:	f04f 0300 	mov.w	r3, #0
 8000a68:	3a01      	subs	r2, #1
 8000a6a:	dc5d      	bgt.n	8000b28 <__aeabi_fmul+0x150>
 8000a6c:	f112 0f19 	cmn.w	r2, #25
 8000a70:	bfdc      	itt	le
 8000a72:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000a76:	4770      	bxle	lr
 8000a78:	f1c2 0200 	rsb	r2, r2, #0
 8000a7c:	0041      	lsls	r1, r0, #1
 8000a7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000a82:	f1c2 0220 	rsb	r2, r2, #32
 8000a86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a8e:	f140 0000 	adc.w	r0, r0, #0
 8000a92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a96:	bf08      	it	eq
 8000a98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a9c:	4770      	bx	lr
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fmul+0xce>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fmul+0xe6>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e78f      	b.n	80009f0 <__aeabi_fmul+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	bf18      	it	ne
 8000ada:	ea93 0f0c 	teqne	r3, ip
 8000ade:	d00a      	beq.n	8000af6 <__aeabi_fmul+0x11e>
 8000ae0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ae4:	bf18      	it	ne
 8000ae6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000aea:	d1d8      	bne.n	8000a9e <__aeabi_fmul+0xc6>
 8000aec:	ea80 0001 	eor.w	r0, r0, r1
 8000af0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000af4:	4770      	bx	lr
 8000af6:	f090 0f00 	teq	r0, #0
 8000afa:	bf17      	itett	ne
 8000afc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000b00:	4608      	moveq	r0, r1
 8000b02:	f091 0f00 	teqne	r1, #0
 8000b06:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000b0a:	d014      	beq.n	8000b36 <__aeabi_fmul+0x15e>
 8000b0c:	ea92 0f0c 	teq	r2, ip
 8000b10:	d101      	bne.n	8000b16 <__aeabi_fmul+0x13e>
 8000b12:	0242      	lsls	r2, r0, #9
 8000b14:	d10f      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b16:	ea93 0f0c 	teq	r3, ip
 8000b1a:	d103      	bne.n	8000b24 <__aeabi_fmul+0x14c>
 8000b1c:	024b      	lsls	r3, r1, #9
 8000b1e:	bf18      	it	ne
 8000b20:	4608      	movne	r0, r1
 8000b22:	d108      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b24:	ea80 0001 	eor.w	r0, r0, r1
 8000b28:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b34:	4770      	bx	lr
 8000b36:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b3a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_fdiv>:
 8000b40:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b48:	bf1e      	ittt	ne
 8000b4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b4e:	ea92 0f0c 	teqne	r2, ip
 8000b52:	ea93 0f0c 	teqne	r3, ip
 8000b56:	d069      	beq.n	8000c2c <__aeabi_fdiv+0xec>
 8000b58:	eba2 0203 	sub.w	r2, r2, r3
 8000b5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000b60:	0249      	lsls	r1, r1, #9
 8000b62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b66:	d037      	beq.n	8000bd8 <__aeabi_fdiv+0x98>
 8000b68:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b74:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b78:	428b      	cmp	r3, r1
 8000b7a:	bf38      	it	cc
 8000b7c:	005b      	lslcc	r3, r3, #1
 8000b7e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000b82:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000b86:	428b      	cmp	r3, r1
 8000b88:	bf24      	itt	cs
 8000b8a:	1a5b      	subcs	r3, r3, r1
 8000b8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b94:	bf24      	itt	cs
 8000b96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ba2:	bf24      	itt	cs
 8000ba4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ba8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000bac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000bb0:	bf24      	itt	cs
 8000bb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000bb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bba:	011b      	lsls	r3, r3, #4
 8000bbc:	bf18      	it	ne
 8000bbe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000bc2:	d1e0      	bne.n	8000b86 <__aeabi_fdiv+0x46>
 8000bc4:	2afd      	cmp	r2, #253	@ 0xfd
 8000bc6:	f63f af50 	bhi.w	8000a6a <__aeabi_fmul+0x92>
 8000bca:	428b      	cmp	r3, r1
 8000bcc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bdc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000be0:	327f      	adds	r2, #127	@ 0x7f
 8000be2:	bfc2      	ittt	gt
 8000be4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000be8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bec:	4770      	bxgt	lr
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf2:	f04f 0300 	mov.w	r3, #0
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	e737      	b.n	8000a6a <__aeabi_fmul+0x92>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c02:	bf02      	ittt	eq
 8000c04:	0040      	lsleq	r0, r0, #1
 8000c06:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c0a:	3a01      	subeq	r2, #1
 8000c0c:	d0f9      	beq.n	8000c02 <__aeabi_fdiv+0xc2>
 8000c0e:	ea40 000c 	orr.w	r0, r0, ip
 8000c12:	f093 0f00 	teq	r3, #0
 8000c16:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c1a:	bf02      	ittt	eq
 8000c1c:	0049      	lsleq	r1, r1, #1
 8000c1e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c22:	3b01      	subeq	r3, #1
 8000c24:	d0f9      	beq.n	8000c1a <__aeabi_fdiv+0xda>
 8000c26:	ea41 010c 	orr.w	r1, r1, ip
 8000c2a:	e795      	b.n	8000b58 <__aeabi_fdiv+0x18>
 8000c2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c30:	ea92 0f0c 	teq	r2, ip
 8000c34:	d108      	bne.n	8000c48 <__aeabi_fdiv+0x108>
 8000c36:	0242      	lsls	r2, r0, #9
 8000c38:	f47f af7d 	bne.w	8000b36 <__aeabi_fmul+0x15e>
 8000c3c:	ea93 0f0c 	teq	r3, ip
 8000c40:	f47f af70 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c44:	4608      	mov	r0, r1
 8000c46:	e776      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c48:	ea93 0f0c 	teq	r3, ip
 8000c4c:	d104      	bne.n	8000c58 <__aeabi_fdiv+0x118>
 8000c4e:	024b      	lsls	r3, r1, #9
 8000c50:	f43f af4c 	beq.w	8000aec <__aeabi_fmul+0x114>
 8000c54:	4608      	mov	r0, r1
 8000c56:	e76e      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c58:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c5c:	bf18      	it	ne
 8000c5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c62:	d1ca      	bne.n	8000bfa <__aeabi_fdiv+0xba>
 8000c64:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000c68:	f47f af5c 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c6c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000c70:	f47f af3c 	bne.w	8000aec <__aeabi_fmul+0x114>
 8000c74:	e75f      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c76:	bf00      	nop

08000c78 <__gesf2>:
 8000c78:	f04f 3cff 	mov.w	ip, #4294967295
 8000c7c:	e006      	b.n	8000c8c <__cmpsf2+0x4>
 8000c7e:	bf00      	nop

08000c80 <__lesf2>:
 8000c80:	f04f 0c01 	mov.w	ip, #1
 8000c84:	e002      	b.n	8000c8c <__cmpsf2+0x4>
 8000c86:	bf00      	nop

08000c88 <__cmpsf2>:
 8000c88:	f04f 0c01 	mov.w	ip, #1
 8000c8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c9c:	bf18      	it	ne
 8000c9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca2:	d011      	beq.n	8000cc8 <__cmpsf2+0x40>
 8000ca4:	b001      	add	sp, #4
 8000ca6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000caa:	bf18      	it	ne
 8000cac:	ea90 0f01 	teqne	r0, r1
 8000cb0:	bf58      	it	pl
 8000cb2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000cb6:	bf88      	it	hi
 8000cb8:	17c8      	asrhi	r0, r1, #31
 8000cba:	bf38      	it	cc
 8000cbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000cc0:	bf18      	it	ne
 8000cc2:	f040 0001 	orrne.w	r0, r0, #1
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ccc:	d102      	bne.n	8000cd4 <__cmpsf2+0x4c>
 8000cce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000cd2:	d105      	bne.n	8000ce0 <__cmpsf2+0x58>
 8000cd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000cd8:	d1e4      	bne.n	8000ca4 <__cmpsf2+0x1c>
 8000cda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000cde:	d0e1      	beq.n	8000ca4 <__cmpsf2+0x1c>
 8000ce0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_cfrcmple>:
 8000ce8:	4684      	mov	ip, r0
 8000cea:	4608      	mov	r0, r1
 8000cec:	4661      	mov	r1, ip
 8000cee:	e7ff      	b.n	8000cf0 <__aeabi_cfcmpeq>

08000cf0 <__aeabi_cfcmpeq>:
 8000cf0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000cf2:	f7ff ffc9 	bl	8000c88 <__cmpsf2>
 8000cf6:	2800      	cmp	r0, #0
 8000cf8:	bf48      	it	mi
 8000cfa:	f110 0f00 	cmnmi.w	r0, #0
 8000cfe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d00 <__aeabi_fcmpeq>:
 8000d00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d04:	f7ff fff4 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d08:	bf0c      	ite	eq
 8000d0a:	2001      	moveq	r0, #1
 8000d0c:	2000      	movne	r0, #0
 8000d0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d12:	bf00      	nop

08000d14 <__aeabi_fcmplt>:
 8000d14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d18:	f7ff ffea 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d1c:	bf34      	ite	cc
 8000d1e:	2001      	movcc	r0, #1
 8000d20:	2000      	movcs	r0, #0
 8000d22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d26:	bf00      	nop

08000d28 <__aeabi_fcmple>:
 8000d28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d2c:	f7ff ffe0 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d30:	bf94      	ite	ls
 8000d32:	2001      	movls	r0, #1
 8000d34:	2000      	movhi	r0, #0
 8000d36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d3a:	bf00      	nop

08000d3c <__aeabi_fcmpge>:
 8000d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d40:	f7ff ffd2 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d44:	bf94      	ite	ls
 8000d46:	2001      	movls	r0, #1
 8000d48:	2000      	movhi	r0, #0
 8000d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d4e:	bf00      	nop

08000d50 <__aeabi_fcmpgt>:
 8000d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d54:	f7ff ffc8 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d58:	bf34      	ite	cc
 8000d5a:	2001      	movcc	r0, #1
 8000d5c:	2000      	movcs	r0, #0
 8000d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d62:	bf00      	nop

08000d64 <__aeabi_f2iz>:
 8000d64:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d68:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d6c:	d30f      	bcc.n	8000d8e <__aeabi_f2iz+0x2a>
 8000d6e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d72:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d76:	d90d      	bls.n	8000d94 <__aeabi_f2iz+0x30>
 8000d78:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d7c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d80:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d84:	fa23 f002 	lsr.w	r0, r3, r2
 8000d88:	bf18      	it	ne
 8000d8a:	4240      	negne	r0, r0
 8000d8c:	4770      	bx	lr
 8000d8e:	f04f 0000 	mov.w	r0, #0
 8000d92:	4770      	bx	lr
 8000d94:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d98:	d101      	bne.n	8000d9e <__aeabi_f2iz+0x3a>
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	d105      	bne.n	8000daa <__aeabi_f2iz+0x46>
 8000d9e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000da8:	4770      	bx	lr
 8000daa:	f04f 0000 	mov.w	r0, #0
 8000dae:	4770      	bx	lr

08000db0 <__aeabi_f2uiz>:
 8000db0:	0042      	lsls	r2, r0, #1
 8000db2:	d20e      	bcs.n	8000dd2 <__aeabi_f2uiz+0x22>
 8000db4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000db8:	d30b      	bcc.n	8000dd2 <__aeabi_f2uiz+0x22>
 8000dba:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000dbe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dc2:	d409      	bmi.n	8000dd8 <__aeabi_f2uiz+0x28>
 8000dc4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000dc8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000dcc:	fa23 f002 	lsr.w	r0, r3, r2
 8000dd0:	4770      	bx	lr
 8000dd2:	f04f 0000 	mov.w	r0, #0
 8000dd6:	4770      	bx	lr
 8000dd8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_f2uiz+0x32>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d102      	bne.n	8000de8 <__aeabi_f2uiz+0x38>
 8000de2:	f04f 30ff 	mov.w	r0, #4294967295
 8000de6:	4770      	bx	lr
 8000de8:	f04f 0000 	mov.w	r0, #0
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop

08000df0 <fixed_to_float>:
// conversion entre fixed point y int
fixed_point_t float_to_fixed(float x){
    return (fixed_point_t)(x * (1 << FRACTIONAL_BITS));
}

float fixed_to_float(fixed_point_t x){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
    return (float) x/(1<< FRACTIONAL_BITS);
 8000df8:	6878      	ldr	r0, [r7, #4]
 8000dfa:	f7ff fd99 	bl	8000930 <__aeabi_i2f>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	f04f 419b 	mov.w	r1, #1300234240	@ 0x4d800000
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff fe9b 	bl	8000b40 <__aeabi_fdiv>
 8000e0a:	4603      	mov	r3, r0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <fixed_multiply>:

fixed_point_t fixed_multiply(fixed_point_t a, fixed_point_t b) {
 8000e14:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000e18:	b083      	sub	sp, #12
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
 8000e1e:	6039      	str	r1, [r7, #0]
    return (fixed_point_t)(((int64_t)a * b) >> FRACTIONAL_BITS);
 8000e20:	6879      	ldr	r1, [r7, #4]
 8000e22:	17c8      	asrs	r0, r1, #31
 8000e24:	4688      	mov	r8, r1
 8000e26:	4681      	mov	r9, r0
 8000e28:	6839      	ldr	r1, [r7, #0]
 8000e2a:	17c8      	asrs	r0, r1, #31
 8000e2c:	460c      	mov	r4, r1
 8000e2e:	4605      	mov	r5, r0
 8000e30:	fb04 f009 	mul.w	r0, r4, r9
 8000e34:	fb08 f105 	mul.w	r1, r8, r5
 8000e38:	4401      	add	r1, r0
 8000e3a:	fba8 2304 	umull	r2, r3, r8, r4
 8000e3e:	4419      	add	r1, r3
 8000e40:	460b      	mov	r3, r1
 8000e42:	f04f 0000 	mov.w	r0, #0
 8000e46:	f04f 0100 	mov.w	r1, #0
 8000e4a:	0f10      	lsrs	r0, r2, #28
 8000e4c:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
 8000e50:	1719      	asrs	r1, r3, #28
 8000e52:	4603      	mov	r3, r0
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8000e5e:	4770      	bx	lr

08000e60 <matmul>:

void matmul(int rowsA, int colsA, int colsB,
            const fixed_point_t A[rowsA][colsA],
            const fixed_point_t B[colsA][colsB],
            fixed_point_t result[rowsA][colsB]){
 8000e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e64:	b08d      	sub	sp, #52	@ 0x34
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6178      	str	r0, [r7, #20]
 8000e6a:	6139      	str	r1, [r7, #16]
 8000e6c:	60fa      	str	r2, [r7, #12]
 8000e6e:	60bb      	str	r3, [r7, #8]
            const fixed_point_t A[rowsA][colsA],
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	607a      	str	r2, [r7, #4]
 8000e74:	1e53      	subs	r3, r2, #1
void matmul(int rowsA, int colsA, int colsB,
 8000e76:	623b      	str	r3, [r7, #32]
 8000e78:	2300      	movs	r3, #0
 8000e7a:	4692      	mov	sl, r2
 8000e7c:	469b      	mov	fp, r3
 8000e7e:	f04f 0200 	mov.w	r2, #0
 8000e82:	f04f 0300 	mov.w	r3, #0
 8000e86:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8000e8a:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8000e8e:	ea4f 124a 	mov.w	r2, sl, lsl #5
            const fixed_point_t B[colsA][colsB],
 8000e92:	68fa      	ldr	r2, [r7, #12]
 8000e94:	603a      	str	r2, [r7, #0]
 8000e96:	1e53      	subs	r3, r2, #1
void matmul(int rowsA, int colsA, int colsB,
 8000e98:	61fb      	str	r3, [r7, #28]
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	4690      	mov	r8, r2
 8000e9e:	4699      	mov	r9, r3
 8000ea0:	f04f 0200 	mov.w	r2, #0
 8000ea4:	f04f 0300 	mov.w	r3, #0
 8000ea8:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8000eac:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8000eb0:	ea4f 1248 	mov.w	r2, r8, lsl #5
            fixed_point_t result[rowsA][colsB]){
 8000eb4:	68fe      	ldr	r6, [r7, #12]
 8000eb6:	1e73      	subs	r3, r6, #1
void matmul(int rowsA, int colsA, int colsB,
 8000eb8:	61bb      	str	r3, [r7, #24]
 8000eba:	4632      	mov	r2, r6
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4614      	mov	r4, r2
 8000ec0:	461d      	mov	r5, r3
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	f04f 0300 	mov.w	r3, #0
 8000eca:	016b      	lsls	r3, r5, #5
 8000ecc:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000ed0:	0162      	lsls	r2, r4, #5
    for (int i = 0; i < rowsA; i++) 
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ed6:	e04d      	b.n	8000f74 <matmul+0x114>
    {
        for (int j = 0; j < colsB; j++) 
 8000ed8:	2300      	movs	r3, #0
 8000eda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000edc:	e043      	b.n	8000f66 <matmul+0x106>
        {
          result[i][j] = 0;
 8000ede:	4632      	mov	r2, r6
 8000ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ee2:	fb02 f303 	mul.w	r3, r2, r3
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000eea:	4413      	add	r3, r2
 8000eec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000eee:	2100      	movs	r1, #0
 8000ef0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          for (int k = 0; k < colsA; k++) 
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ef8:	e02e      	b.n	8000f58 <matmul+0xf8>
            {
            result[i][j]+=fixed_multiply(A[i][k],B[k][j]);
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000efe:	fb02 f303 	mul.w	r3, r2, r3
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	68ba      	ldr	r2, [r7, #8]
 8000f06:	4413      	add	r3, r2
 8000f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f0a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000f0e:	683a      	ldr	r2, [r7, #0]
 8000f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f12:	fb02 f303 	mul.w	r3, r2, r3
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000f1a:	4413      	add	r3, r2
 8000f1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f22:	4619      	mov	r1, r3
 8000f24:	f7ff ff76 	bl	8000e14 <fixed_multiply>
 8000f28:	4632      	mov	r2, r6
 8000f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f2c:	fb02 f303 	mul.w	r3, r2, r3
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000f34:	4413      	add	r3, r2
 8000f36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f38:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000f3c:	4631      	mov	r1, r6
 8000f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f40:	fb01 f303 	mul.w	r3, r1, r3
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8000f48:	440b      	add	r3, r1
 8000f4a:	1881      	adds	r1, r0, r2
 8000f4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          for (int k = 0; k < colsA; k++) 
 8000f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f54:	3301      	adds	r3, #1
 8000f56:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	dbcc      	blt.n	8000efa <matmul+0x9a>
        for (int j = 0; j < colsB; j++) 
 8000f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f62:	3301      	adds	r3, #1
 8000f64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	dbb7      	blt.n	8000ede <matmul+0x7e>
    for (int i = 0; i < rowsA; i++) 
 8000f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f70:	3301      	adds	r3, #1
 8000f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	dbad      	blt.n	8000ed8 <matmul+0x78>
            }
        }
    } 
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	3734      	adds	r7, #52	@ 0x34
 8000f82:	46bd      	mov	sp, r7
 8000f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000f88 <vecadd>:
 * @param result The output vector where the element-wise sum of `a` and `b` will be stored.
 */
void vecadd(int size,
            const fixed_point_t a[size][1], 
            const fixed_point_t b[size][1], 
            fixed_point_t result[size][1]) {
 8000f88:	b480      	push	{r7}
 8000f8a:	b087      	sub	sp, #28
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
 8000f94:	603b      	str	r3, [r7, #0]
    for (size_t i = 0; i < size; i++) {
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
 8000f9a:	e012      	b.n	8000fc2 <vecadd+0x3a>
        result[i][0] = a[i][0] + b[i][0];
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	68ba      	ldr	r2, [r7, #8]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	6819      	ldr	r1, [r3, #0]
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	4413      	add	r3, r2
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	6838      	ldr	r0, [r7, #0]
 8000fb6:	4403      	add	r3, r0
 8000fb8:	440a      	add	r2, r1
 8000fba:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < size; i++) {
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	617b      	str	r3, [r7, #20]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d3e8      	bcc.n	8000f9c <vecadd+0x14>
    }
}
 8000fca:	bf00      	nop
 8000fcc:	bf00      	nop
 8000fce:	371c      	adds	r7, #28
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
	...

08000fd8 <HAL_TIM_IC_CaptureCallback>:
/// @brief Esta funcion se llama cuando cuando se detecta un flanco asendente en el
/// pin de seal de sensado de la camara. 
/// Cuando se ejecuta, se actualiza el valor de h_prom con el valor de la seal, y
/// se hace un toggle al PIN 13, (???) (que hace el pin 13?)
/// @param htim 
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	h_prom = TIM3->CCR1;
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800101c <HAL_TIM_IC_CaptureCallback+0x44>)
 8000fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <HAL_TIM_IC_CaptureCallback+0x48>)
 8000fe8:	601a      	str	r2, [r3, #0]
  // I don't remember why this is here
  //	mayor a 2900 lo ignoro, sino actualizo el valor por los pixeles al final del sensor
  if(h_prom>2900){
 8000fea:	4b0d      	ldr	r3, [pc, #52]	@ (8001020 <HAL_TIM_IC_CaptureCallback+0x48>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f640 3254 	movw	r2, #2900	@ 0xb54
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	dd04      	ble.n	8001000 <HAL_TIM_IC_CaptureCallback+0x28>
    h_prom = h_prom;
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8001020 <HAL_TIM_IC_CaptureCallback+0x48>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a09      	ldr	r2, [pc, #36]	@ (8001020 <HAL_TIM_IC_CaptureCallback+0x48>)
 8000ffc:	6013      	str	r3, [r2, #0]
 8000ffe:	e003      	b.n	8001008 <HAL_TIM_IC_CaptureCallback+0x30>
  }else{
    h_prom = 2900;
 8001000:	4b07      	ldr	r3, [pc, #28]	@ (8001020 <HAL_TIM_IC_CaptureCallback+0x48>)
 8001002:	f640 3254 	movw	r2, #2900	@ 0xb54
 8001006:	601a      	str	r2, [r3, #0]
  }
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // What is this for??? A LED?
 8001008:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800100c:	4805      	ldr	r0, [pc, #20]	@ (8001024 <HAL_TIM_IC_CaptureCallback+0x4c>)
 800100e:	f001 fd11 	bl	8002a34 <HAL_GPIO_TogglePin>
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40000400 	.word	0x40000400
 8001020:	20000074 	.word	0x20000074
 8001024:	40011000 	.word	0x40011000

08001028 <HAL_ADC_ConvCpltCallback>:

float i;
float u_float = 5.8;
float h; // Declare the variable h
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b095      	sub	sp, #84	@ 0x54
 800102c:	af02      	add	r7, sp, #8
 800102e:	6078      	str	r0, [r7, #4]

	i = HAL_ADC_GetValue(&hadc1)*0.0023157-4.785;
 8001030:	489d      	ldr	r0, [pc, #628]	@ (80012a8 <HAL_ADC_ConvCpltCallback+0x280>)
 8001032:	f000 ffe5 	bl	8002000 <HAL_ADC_GetValue>
 8001036:	4603      	mov	r3, r0
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff faf5 	bl	8000628 <__aeabi_ui2d>
 800103e:	a38e      	add	r3, pc, #568	@ (adr r3, 8001278 <HAL_ADC_ConvCpltCallback+0x250>)
 8001040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001044:	f7ff f884 	bl	8000150 <__aeabi_dmul>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4610      	mov	r0, r2
 800104e:	4619      	mov	r1, r3
 8001050:	a38b      	add	r3, pc, #556	@ (adr r3, 8001280 <HAL_ADC_ConvCpltCallback+0x258>)
 8001052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001056:	f7ff f9a9 	bl	80003ac <__aeabi_dsub>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4619      	mov	r1, r3
 8001062:	f7ff fb5b 	bl	800071c <__aeabi_d2f>
 8001066:	4603      	mov	r3, r0
 8001068:	4a90      	ldr	r2, [pc, #576]	@ (80012ac <HAL_ADC_ConvCpltCallback+0x284>)
 800106a:	6013      	str	r3, [r2, #0]
	h = ((h_prom)*0.0272065-63.235847)*0.001; // valor en mm
 800106c:	4b90      	ldr	r3, [pc, #576]	@ (80012b0 <HAL_ADC_ConvCpltCallback+0x288>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fae9 	bl	8000648 <__aeabi_i2d>
 8001076:	a384      	add	r3, pc, #528	@ (adr r3, 8001288 <HAL_ADC_ConvCpltCallback+0x260>)
 8001078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107c:	f7ff f868 	bl	8000150 <__aeabi_dmul>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	a381      	add	r3, pc, #516	@ (adr r3, 8001290 <HAL_ADC_ConvCpltCallback+0x268>)
 800108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108e:	f7ff f98d 	bl	80003ac <__aeabi_dsub>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4610      	mov	r0, r2
 8001098:	4619      	mov	r1, r3
 800109a:	a37f      	add	r3, pc, #508	@ (adr r3, 8001298 <HAL_ADC_ConvCpltCallback+0x270>)
 800109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a0:	f7ff f856 	bl	8000150 <__aeabi_dmul>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4610      	mov	r0, r2
 80010aa:	4619      	mov	r1, r3
 80010ac:	f7ff fb36 	bl	800071c <__aeabi_d2f>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4a80      	ldr	r2, [pc, #512]	@ (80012b4 <HAL_ADC_ConvCpltCallback+0x28c>)
 80010b4:	6013      	str	r3, [r2, #0]

  // x_0 = [i; h; 0]
  x_hat[0][0] = FLOAT_TO_FIXED(i);
 80010b6:	4b7d      	ldr	r3, [pc, #500]	@ (80012ac <HAL_ADC_ConvCpltCallback+0x284>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f04f 419b 	mov.w	r1, #1300234240	@ 0x4d800000
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fc8a 	bl	80009d8 <__aeabi_fmul>
 80010c4:	4603      	mov	r3, r0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fe4c 	bl	8000d64 <__aeabi_f2iz>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a7a      	ldr	r2, [pc, #488]	@ (80012b8 <HAL_ADC_ConvCpltCallback+0x290>)
 80010d0:	6013      	str	r3, [r2, #0]
  x_hat[1][0] = FLOAT_TO_FIXED(h);
 80010d2:	4b78      	ldr	r3, [pc, #480]	@ (80012b4 <HAL_ADC_ConvCpltCallback+0x28c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f04f 419b 	mov.w	r1, #1300234240	@ 0x4d800000
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fc7c 	bl	80009d8 <__aeabi_fmul>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fe3e 	bl	8000d64 <__aeabi_f2iz>
 80010e8:	4603      	mov	r3, r0
 80010ea:	4a73      	ldr	r2, [pc, #460]	@ (80012b8 <HAL_ADC_ConvCpltCallback+0x290>)
 80010ec:	6053      	str	r3, [r2, #4]
  x_hat[2][0] = FLOAT_TO_FIXED(0.0f);
 80010ee:	4b72      	ldr	r3, [pc, #456]	@ (80012b8 <HAL_ADC_ConvCpltCallback+0x290>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]

  // Perform calculations
  // step 1: x_hat = G*x_hat + H*u
  fixed_point_t Gx_hat[3][1];
  fixed_point_t x_hat_1[3][1];
  matmul(3, 3, 1, G, x_hat, Gx_hat);
 80010f4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	4b6f      	ldr	r3, [pc, #444]	@ (80012b8 <HAL_ADC_ConvCpltCallback+0x290>)
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	4b6f      	ldr	r3, [pc, #444]	@ (80012bc <HAL_ADC_ConvCpltCallback+0x294>)
 8001100:	2201      	movs	r2, #1
 8001102:	2103      	movs	r1, #3
 8001104:	2003      	movs	r0, #3
 8001106:	f7ff feab 	bl	8000e60 <matmul>
  // H*u = H_fixed * u_float
  fixed_point_t H_fixed_u[3][1];
  H_fixed_u[0][0] = fixed_multiply(H_fixed[0][0], FLOAT_TO_FIXED(u_float));
 800110a:	4b6d      	ldr	r3, [pc, #436]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x298>)
 800110c:	681c      	ldr	r4, [r3, #0]
 800110e:	4b6d      	ldr	r3, [pc, #436]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f04f 419b 	mov.w	r1, #1300234240	@ 0x4d800000
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fc5e 	bl	80009d8 <__aeabi_fmul>
 800111c:	4603      	mov	r3, r0
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff fe20 	bl	8000d64 <__aeabi_f2iz>
 8001124:	4603      	mov	r3, r0
 8001126:	4619      	mov	r1, r3
 8001128:	4620      	mov	r0, r4
 800112a:	f7ff fe73 	bl	8000e14 <fixed_multiply>
 800112e:	4603      	mov	r3, r0
 8001130:	61fb      	str	r3, [r7, #28]
  H_fixed_u[2][0] = fixed_multiply(H_fixed[0][2], FLOAT_TO_FIXED(u_float));
 8001132:	4b63      	ldr	r3, [pc, #396]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x298>)
 8001134:	689c      	ldr	r4, [r3, #8]
 8001136:	4b63      	ldr	r3, [pc, #396]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f04f 419b 	mov.w	r1, #1300234240	@ 0x4d800000
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fc4a 	bl	80009d8 <__aeabi_fmul>
 8001144:	4603      	mov	r3, r0
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff fe0c 	bl	8000d64 <__aeabi_f2iz>
 800114c:	4603      	mov	r3, r0
 800114e:	4619      	mov	r1, r3
 8001150:	4620      	mov	r0, r4
 8001152:	f7ff fe5f 	bl	8000e14 <fixed_multiply>
 8001156:	4603      	mov	r3, r0
 8001158:	627b      	str	r3, [r7, #36]	@ 0x24
  vecadd(3, Gx_hat, H_fixed_u, x_hat_1);
 800115a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800115e:	f107 021c 	add.w	r2, r7, #28
 8001162:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001166:	2003      	movs	r0, #3
 8001168:	f7ff ff0e 	bl	8000f88 <vecadd>
  // step 2: y_hat = Cminus*x_hat
  //fixed_point_t y_hat_negative[2][1];
  matmul(2, 3, 1, Cminus, x_hat_1, y_hat_negative);
 800116c:	4b56      	ldr	r3, [pc, #344]	@ (80012c8 <HAL_ADC_ConvCpltCallback+0x2a0>)
 800116e:	9301      	str	r3, [sp, #4]
 8001170:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	4b55      	ldr	r3, [pc, #340]	@ (80012cc <HAL_ADC_ConvCpltCallback+0x2a4>)
 8001178:	2201      	movs	r2, #1
 800117a:	2103      	movs	r1, #3
 800117c:	2002      	movs	r0, #2
 800117e:	f7ff fe6f 	bl	8000e60 <matmul>
  // step 3: z_hat = y + y_hat_negative
  vecadd(2, y, y_hat_negative, z_hat);
 8001182:	4b53      	ldr	r3, [pc, #332]	@ (80012d0 <HAL_ADC_ConvCpltCallback+0x2a8>)
 8001184:	4a50      	ldr	r2, [pc, #320]	@ (80012c8 <HAL_ADC_ConvCpltCallback+0x2a0>)
 8001186:	4953      	ldr	r1, [pc, #332]	@ (80012d4 <HAL_ADC_ConvCpltCallback+0x2ac>)
 8001188:	2002      	movs	r0, #2
 800118a:	f7ff fefd 	bl	8000f88 <vecadd>
  // step 4: x_hat = x_hat + K*z_hat
  matmul(3, 2, 1, Kkalman, z_hat, lz);
 800118e:	4b52      	ldr	r3, [pc, #328]	@ (80012d8 <HAL_ADC_ConvCpltCallback+0x2b0>)
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	4b4f      	ldr	r3, [pc, #316]	@ (80012d0 <HAL_ADC_ConvCpltCallback+0x2a8>)
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	4b51      	ldr	r3, [pc, #324]	@ (80012dc <HAL_ADC_ConvCpltCallback+0x2b4>)
 8001198:	2201      	movs	r2, #1
 800119a:	2102      	movs	r1, #2
 800119c:	2003      	movs	r0, #3
 800119e:	f7ff fe5f 	bl	8000e60 <matmul>
  vecadd(3, x_hat_1, lz, x_hat_result);
 80011a2:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80011a6:	4b4e      	ldr	r3, [pc, #312]	@ (80012e0 <HAL_ADC_ConvCpltCallback+0x2b8>)
 80011a8:	4a4b      	ldr	r2, [pc, #300]	@ (80012d8 <HAL_ADC_ConvCpltCallback+0x2b0>)
 80011aa:	2003      	movs	r0, #3
 80011ac:	f7ff feec 	bl	8000f88 <vecadd>
  // LQR
  // Kd = [0.018029293079868  -4.111538385920691  -0.146874468496660]
  // precomp = -1.662218623972525
  // step 1: u = -K*x + precomp * h_ref
  fixed_point_t Kd[1][3] = {
 80011b0:	4a4c      	ldr	r2, [pc, #304]	@ (80012e4 <HAL_ADC_ConvCpltCallback+0x2bc>)
 80011b2:	f107 0310 	add.w	r3, r7, #16
 80011b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80011b8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      FLOAT_TO_FIXED(0.0018029293079868),
      FLOAT_TO_FIXED(-0.4111538385920691),
      FLOAT_TO_FIXED(-0.0146874468496660)
    }
  };
  fixed_point_t h_ref = FLOAT_TO_FIXED(0.025f);
 80011bc:	4b4a      	ldr	r3, [pc, #296]	@ (80012e8 <HAL_ADC_ConvCpltCallback+0x2c0>)
 80011be:	647b      	str	r3, [r7, #68]	@ 0x44
  fixed_point_t precomp = FLOAT_TO_FIXED(-0.1662218623972525);
 80011c0:	4b4a      	ldr	r3, [pc, #296]	@ (80012ec <HAL_ADC_ConvCpltCallback+0x2c4>)
 80011c2:	643b      	str	r3, [r7, #64]	@ 0x40
  fixed_point_t u[1][1];
  matmul(1, 3, 1, Kd, x_hat_result, u);
 80011c4:	f107 0210 	add.w	r2, r7, #16
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	9301      	str	r3, [sp, #4]
 80011ce:	4b44      	ldr	r3, [pc, #272]	@ (80012e0 <HAL_ADC_ConvCpltCallback+0x2b8>)
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	4613      	mov	r3, r2
 80011d4:	2201      	movs	r2, #1
 80011d6:	2103      	movs	r1, #3
 80011d8:	2001      	movs	r0, #1
 80011da:	f7ff fe41 	bl	8000e60 <matmul>
  u[0][0] = fixed_multiply(precomp, h_ref);
 80011de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80011e0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80011e2:	f7ff fe17 	bl	8000e14 <fixed_multiply>
 80011e6:	4603      	mov	r3, r0
 80011e8:	60fb      	str	r3, [r7, #12]
  u_float = - 1e3 * fixed_to_float(u[0][0]);
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff fdff 	bl	8000df0 <fixed_to_float>
 80011f2:	4603      	mov	r3, r0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fa39 	bl	800066c <__aeabi_f2d>
 80011fa:	a329      	add	r3, pc, #164	@ (adr r3, 80012a0 <HAL_ADC_ConvCpltCallback+0x278>)
 80011fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001200:	f7fe ffa6 	bl	8000150 <__aeabi_dmul>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f7ff fa86 	bl	800071c <__aeabi_d2f>
 8001210:	4603      	mov	r3, r0
 8001212:	4a2c      	ldr	r2, [pc, #176]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001214:	6013      	str	r3, [r2, #0]
  // Use x_hat_result_float for further processing
  // convert u to the range of the PWM
  // Convert u to the range of the PWM, v_max = 12, v_min = 0
  // ARR = 7199
  // duty_cycle = CRR/ARR
  if(u_float < 0){
 8001216:	4b2b      	ldr	r3, [pc, #172]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f04f 0100 	mov.w	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fd78 	bl	8000d14 <__aeabi_fcmplt>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d004      	beq.n	8001234 <HAL_ADC_ConvCpltCallback+0x20c>
    u_float = 0;
 800122a:	4b26      	ldr	r3, [pc, #152]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x29c>)
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	e00b      	b.n	800124c <HAL_ADC_ConvCpltCallback+0x224>
  }else if(u_float > 12){
 8001234:	4b23      	ldr	r3, [pc, #140]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	492d      	ldr	r1, [pc, #180]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x2c8>)
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fd88 	bl	8000d50 <__aeabi_fcmpgt>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d002      	beq.n	800124c <HAL_ADC_ConvCpltCallback+0x224>
    u_float = 12;
 8001246:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x29c>)
 8001248:	4a29      	ldr	r2, [pc, #164]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x2c8>)
 800124a:	601a      	str	r2, [r3, #0]
  }
  TIM1->CCR1 = (uint32_t)(u_float/12) * 7199; // 12 is max voltage, 7199 is ARR
 800124c:	4b1d      	ldr	r3, [pc, #116]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x29c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4927      	ldr	r1, [pc, #156]	@ (80012f0 <HAL_ADC_ConvCpltCallback+0x2c8>)
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fc74 	bl	8000b40 <__aeabi_fdiv>
 8001258:	4603      	mov	r3, r0
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fda8 	bl	8000db0 <__aeabi_f2uiz>
 8001260:	4603      	mov	r3, r0
 8001262:	4a24      	ldr	r2, [pc, #144]	@ (80012f4 <HAL_ADC_ConvCpltCallback+0x2cc>)
 8001264:	f641 411f 	movw	r1, #7199	@ 0x1c1f
 8001268:	fb01 f303 	mul.w	r3, r1, r3
 800126c:	6353      	str	r3, [r2, #52]	@ 0x34

}
 800126e:	bf00      	nop
 8001270:	374c      	adds	r7, #76	@ 0x4c
 8001272:	46bd      	mov	sp, r7
 8001274:	bd90      	pop	{r4, r7, pc}
 8001276:	bf00      	nop
 8001278:	f88e1bb7 	.word	0xf88e1bb7
 800127c:	3f62f85f 	.word	0x3f62f85f
 8001280:	0a3d70a4 	.word	0x0a3d70a4
 8001284:	401323d7 	.word	0x401323d7
 8001288:	4ef459da 	.word	0x4ef459da
 800128c:	3f9bdc05 	.word	0x3f9bdc05
 8001290:	3c07ee0b 	.word	0x3c07ee0b
 8001294:	404f9e30 	.word	0x404f9e30
 8001298:	d2f1a9fc 	.word	0xd2f1a9fc
 800129c:	3f50624d 	.word	0x3f50624d
 80012a0:	00000000 	.word	0x00000000
 80012a4:	c08f4000 	.word	0xc08f4000
 80012a8:	20000214 	.word	0x20000214
 80012ac:	20000344 	.word	0x20000344
 80012b0:	20000074 	.word	0x20000074
 80012b4:	20000348 	.word	0x20000348
 80012b8:	20000024 	.word	0x20000024
 80012bc:	20000000 	.word	0x20000000
 80012c0:	20000060 	.word	0x20000060
 80012c4:	20000078 	.word	0x20000078
 80012c8:	2000031c 	.word	0x2000031c
 80012cc:	20000030 	.word	0x20000030
 80012d0:	20000324 	.word	0x20000324
 80012d4:	2000006c 	.word	0x2000006c
 80012d8:	2000032c 	.word	0x2000032c
 80012dc:	20000048 	.word	0x20000048
 80012e0:	20000338 	.word	0x20000338
 80012e4:	0800a824 	.word	0x0800a824
 80012e8:	00666666 	.word	0x00666666
 80012ec:	fd5727bf 	.word	0xfd5727bf
 80012f0:	41400000 	.word	0x41400000
 80012f4:	40012c00 	.word	0x40012c00

080012f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fc:	f000 fc90 	bl	8001c20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001300:	f000 f838 	bl	8001374 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001304:	f000 fa2a 	bl	800175c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001308:	f000 f892 	bl	8001430 <MX_ADC1_Init>
  MX_TIM1_Init();
 800130c:	f000 f8ce 	bl	80014ac <MX_TIM1_Init>
  MX_TIM2_Init();
 8001310:	f000 f950 	bl	80015b4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001314:	f000 f9a6 	bl	8001664 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8001318:	f008 fdd6 	bl	8009ec8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 800131c:	480f      	ldr	r0, [pc, #60]	@ (800135c <main+0x64>)
 800131e:	f000 fdb9 	bl	8001e94 <HAL_ADC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001322:	2104      	movs	r1, #4
 8001324:	480e      	ldr	r0, [pc, #56]	@ (8001360 <main+0x68>)
 8001326:	f003 fde3 	bl	8004ef0 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800132a:	2100      	movs	r1, #0
 800132c:	480c      	ldr	r0, [pc, #48]	@ (8001360 <main+0x68>)
 800132e:	f003 fed1 	bl	80050d4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001332:	2100      	movs	r1, #0
 8001334:	480b      	ldr	r0, [pc, #44]	@ (8001364 <main+0x6c>)
 8001336:	f003 fddb 	bl	8004ef0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 800133a:	2100      	movs	r1, #0
 800133c:	480a      	ldr	r0, [pc, #40]	@ (8001368 <main+0x70>)
 800133e:	f003 fdd7 	bl	8004ef0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001342:	2100      	movs	r1, #0
 8001344:	4808      	ldr	r0, [pc, #32]	@ (8001368 <main+0x70>)
 8001346:	f004 fd6b 	bl	8005e20 <HAL_TIMEx_PWMN_Start>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    /* USER CODE END WHILE */
	h_hat = fixed_to_float(x_hat_result[1][0]);
 800134a:	4b08      	ldr	r3, [pc, #32]	@ (800136c <main+0x74>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff fd4e 	bl	8000df0 <fixed_to_float>
 8001354:	4603      	mov	r3, r0
 8001356:	4a06      	ldr	r2, [pc, #24]	@ (8001370 <main+0x78>)
 8001358:	6013      	str	r3, [r2, #0]
 800135a:	e7f6      	b.n	800134a <main+0x52>
 800135c:	20000214 	.word	0x20000214
 8001360:	200002d4 	.word	0x200002d4
 8001364:	2000028c 	.word	0x2000028c
 8001368:	20000244 	.word	0x20000244
 800136c:	20000338 	.word	0x20000338
 8001370:	2000034c 	.word	0x2000034c

08001374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b094      	sub	sp, #80	@ 0x50
 8001378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800137a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800137e:	2228      	movs	r2, #40	@ 0x28
 8001380:	2100      	movs	r1, #0
 8001382:	4618      	mov	r0, r3
 8001384:	f009 fa16 	bl	800a7b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013a4:	2301      	movs	r3, #1
 80013a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013b2:	2301      	movs	r3, #1
 80013b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b6:	2302      	movs	r3, #2
 80013b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013c0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80013c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013ca:	4618      	mov	r0, r3
 80013cc:	f003 f8ac 	bl	8004528 <HAL_RCC_OscConfig>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <SystemClock_Config+0x66>
  {
    Error_Handler();
 80013d6:	f000 fa19 	bl	800180c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013da:	230f      	movs	r3, #15
 80013dc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013de:	2302      	movs	r3, #2
 80013e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ec:	2300      	movs	r3, #0
 80013ee:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2102      	movs	r1, #2
 80013f6:	4618      	mov	r0, r3
 80013f8:	f003 fb18 	bl	8004a2c <HAL_RCC_ClockConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001402:	f000 fa03 	bl	800180c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8001406:	2312      	movs	r3, #18
 8001408:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800140a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800140e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001410:	2300      	movs	r3, #0
 8001412:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	4618      	mov	r0, r3
 8001418:	f003 fc64 	bl	8004ce4 <HAL_RCCEx_PeriphCLKConfig>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001422:	f000 f9f3 	bl	800180c <Error_Handler>
  }
}
 8001426:	bf00      	nop
 8001428:	3750      	adds	r7, #80	@ 0x50
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001440:	4b18      	ldr	r3, [pc, #96]	@ (80014a4 <MX_ADC1_Init+0x74>)
 8001442:	4a19      	ldr	r2, [pc, #100]	@ (80014a8 <MX_ADC1_Init+0x78>)
 8001444:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001446:	4b17      	ldr	r3, [pc, #92]	@ (80014a4 <MX_ADC1_Init+0x74>)
 8001448:	2200      	movs	r2, #0
 800144a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800144c:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <MX_ADC1_Init+0x74>)
 800144e:	2200      	movs	r2, #0
 8001450:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001452:	4b14      	ldr	r3, [pc, #80]	@ (80014a4 <MX_ADC1_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001458:	4b12      	ldr	r3, [pc, #72]	@ (80014a4 <MX_ADC1_Init+0x74>)
 800145a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800145e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001460:	4b10      	ldr	r3, [pc, #64]	@ (80014a4 <MX_ADC1_Init+0x74>)
 8001462:	2200      	movs	r2, #0
 8001464:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001466:	4b0f      	ldr	r3, [pc, #60]	@ (80014a4 <MX_ADC1_Init+0x74>)
 8001468:	2201      	movs	r2, #1
 800146a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800146c:	480d      	ldr	r0, [pc, #52]	@ (80014a4 <MX_ADC1_Init+0x74>)
 800146e:	f000 fc39 	bl	8001ce4 <HAL_ADC_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001478:	f000 f9c8 	bl	800180c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800147c:	2300      	movs	r3, #0
 800147e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001480:	2301      	movs	r3, #1
 8001482:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001484:	2300      	movs	r3, #0
 8001486:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001488:	1d3b      	adds	r3, r7, #4
 800148a:	4619      	mov	r1, r3
 800148c:	4805      	ldr	r0, [pc, #20]	@ (80014a4 <MX_ADC1_Init+0x74>)
 800148e:	f000 fe8b 	bl	80021a8 <HAL_ADC_ConfigChannel>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001498:	f000 f9b8 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800149c:	bf00      	nop
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000214 	.word	0x20000214
 80014a8:	40012400 	.word	0x40012400

080014ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b092      	sub	sp, #72	@ 0x48
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]
 80014cc:	615a      	str	r2, [r3, #20]
 80014ce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	2220      	movs	r2, #32
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f009 f96c 	bl	800a7b4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014dc:	4b33      	ldr	r3, [pc, #204]	@ (80015ac <MX_TIM1_Init+0x100>)
 80014de:	4a34      	ldr	r2, [pc, #208]	@ (80015b0 <MX_TIM1_Init+0x104>)
 80014e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80014e2:	4b32      	ldr	r3, [pc, #200]	@ (80015ac <MX_TIM1_Init+0x100>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e8:	4b30      	ldr	r3, [pc, #192]	@ (80015ac <MX_TIM1_Init+0x100>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 80014ee:	4b2f      	ldr	r3, [pc, #188]	@ (80015ac <MX_TIM1_Init+0x100>)
 80014f0:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80014f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f6:	4b2d      	ldr	r3, [pc, #180]	@ (80015ac <MX_TIM1_Init+0x100>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014fc:	4b2b      	ldr	r3, [pc, #172]	@ (80015ac <MX_TIM1_Init+0x100>)
 80014fe:	2200      	movs	r2, #0
 8001500:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001502:	4b2a      	ldr	r3, [pc, #168]	@ (80015ac <MX_TIM1_Init+0x100>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001508:	4828      	ldr	r0, [pc, #160]	@ (80015ac <MX_TIM1_Init+0x100>)
 800150a:	f003 fca1 	bl	8004e50 <HAL_TIM_PWM_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001514:	f000 f97a 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001518:	2320      	movs	r3, #32
 800151a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001520:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001524:	4619      	mov	r1, r3
 8001526:	4821      	ldr	r0, [pc, #132]	@ (80015ac <MX_TIM1_Init+0x100>)
 8001528:	f004 fd18 	bl	8005f5c <HAL_TIMEx_MasterConfigSynchronization>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001532:	f000 f96b 	bl	800180c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001536:	2360      	movs	r3, #96	@ 0x60
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 3600;
 800153a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800153e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001540:	2300      	movs	r3, #0
 8001542:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8001544:	2308      	movs	r3, #8
 8001546:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001548:	2300      	movs	r3, #0
 800154a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800154c:	2300      	movs	r3, #0
 800154e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001550:	2300      	movs	r3, #0
 8001552:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001554:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001558:	2200      	movs	r2, #0
 800155a:	4619      	mov	r1, r3
 800155c:	4813      	ldr	r0, [pc, #76]	@ (80015ac <MX_TIM1_Init+0x100>)
 800155e:	f004 f851 	bl	8005604 <HAL_TIM_PWM_ConfigChannel>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001568:	f000 f950 	bl	800180c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 36;
 8001578:	2324      	movs	r3, #36	@ 0x24
 800157a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001580:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001584:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001586:	2300      	movs	r3, #0
 8001588:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	4619      	mov	r1, r3
 800158e:	4807      	ldr	r0, [pc, #28]	@ (80015ac <MX_TIM1_Init+0x100>)
 8001590:	f004 fd42 	bl	8006018 <HAL_TIMEx_ConfigBreakDeadTime>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800159a:	f000 f937 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800159e:	4803      	ldr	r0, [pc, #12]	@ (80015ac <MX_TIM1_Init+0x100>)
 80015a0:	f000 fa26 	bl	80019f0 <HAL_TIM_MspPostInit>

}
 80015a4:	bf00      	nop
 80015a6:	3748      	adds	r7, #72	@ 0x48
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000244 	.word	0x20000244
 80015b0:	40012c00 	.word	0x40012c00

080015b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08a      	sub	sp, #40	@ 0x28
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ba:	f107 0320 	add.w	r3, r7, #32
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
 80015d0:	611a      	str	r2, [r3, #16]
 80015d2:	615a      	str	r2, [r3, #20]
 80015d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015d6:	4b22      	ldr	r3, [pc, #136]	@ (8001660 <MX_TIM2_Init+0xac>)
 80015d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015dc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015de:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <MX_TIM2_Init+0xac>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <MX_TIM2_Init+0xac>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 71;
 80015ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <MX_TIM2_Init+0xac>)
 80015ec:	2247      	movs	r2, #71	@ 0x47
 80015ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001660 <MX_TIM2_Init+0xac>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <MX_TIM2_Init+0xac>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015fc:	4818      	ldr	r0, [pc, #96]	@ (8001660 <MX_TIM2_Init+0xac>)
 80015fe:	f003 fc27 	bl	8004e50 <HAL_TIM_PWM_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001608:	f000 f900 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	4619      	mov	r1, r3
 800161a:	4811      	ldr	r0, [pc, #68]	@ (8001660 <MX_TIM2_Init+0xac>)
 800161c:	f004 fc9e 	bl	8005f5c <HAL_TIMEx_MasterConfigSynchronization>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001626:	f000 f8f1 	bl	800180c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800162a:	2360      	movs	r3, #96	@ 0x60
 800162c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 35;
 800162e:	2323      	movs	r3, #35	@ 0x23
 8001630:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001632:	2302      	movs	r3, #2
 8001634:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	2200      	movs	r2, #0
 800163e:	4619      	mov	r1, r3
 8001640:	4807      	ldr	r0, [pc, #28]	@ (8001660 <MX_TIM2_Init+0xac>)
 8001642:	f003 ffdf 	bl	8005604 <HAL_TIM_PWM_ConfigChannel>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800164c:	f000 f8de 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001650:	4803      	ldr	r0, [pc, #12]	@ (8001660 <MX_TIM2_Init+0xac>)
 8001652:	f000 f9cd 	bl	80019f0 <HAL_TIM_MspPostInit>

}
 8001656:	bf00      	nop
 8001658:	3728      	adds	r7, #40	@ 0x28
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	2000028c 	.word	0x2000028c

08001664 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08e      	sub	sp, #56	@ 0x38
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800166a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001674:	f107 0320 	add.w	r3, r7, #32
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001682:	1d3b      	adds	r3, r7, #4
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
 8001690:	615a      	str	r2, [r3, #20]
 8001692:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001694:	4b2f      	ldr	r3, [pc, #188]	@ (8001754 <MX_TIM3_Init+0xf0>)
 8001696:	4a30      	ldr	r2, [pc, #192]	@ (8001758 <MX_TIM3_Init+0xf4>)
 8001698:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800169a:	4b2e      	ldr	r3, [pc, #184]	@ (8001754 <MX_TIM3_Init+0xf0>)
 800169c:	2200      	movs	r2, #0
 800169e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001754 <MX_TIM3_Init+0xf0>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7199;
 80016a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001754 <MX_TIM3_Init+0xf0>)
 80016a8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80016ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ae:	4b29      	ldr	r3, [pc, #164]	@ (8001754 <MX_TIM3_Init+0xf0>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b4:	4b27      	ldr	r3, [pc, #156]	@ (8001754 <MX_TIM3_Init+0xf0>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80016ba:	4826      	ldr	r0, [pc, #152]	@ (8001754 <MX_TIM3_Init+0xf0>)
 80016bc:	f003 fcba 	bl	8005034 <HAL_TIM_IC_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80016c6:	f000 f8a1 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80016ca:	4822      	ldr	r0, [pc, #136]	@ (8001754 <MX_TIM3_Init+0xf0>)
 80016cc:	f003 fbc0 	bl	8004e50 <HAL_TIM_PWM_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80016d6:	f000 f899 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016da:	2320      	movs	r3, #32
 80016dc:	633b      	str	r3, [r7, #48]	@ 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016de:	2300      	movs	r3, #0
 80016e0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016e2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80016e6:	4619      	mov	r1, r3
 80016e8:	481a      	ldr	r0, [pc, #104]	@ (8001754 <MX_TIM3_Init+0xf0>)
 80016ea:	f004 fc37 	bl	8005f5c <HAL_TIMEx_MasterConfigSynchronization>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80016f4:	f000 f88a 	bl	800180c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80016f8:	2300      	movs	r3, #0
 80016fa:	623b      	str	r3, [r7, #32]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80016fc:	2301      	movs	r3, #1
 80016fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001700:	2300      	movs	r3, #0
 8001702:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigIC.ICFilter = 15;
 8001704:	230f      	movs	r3, #15
 8001706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001708:	f107 0320 	add.w	r3, r7, #32
 800170c:	2200      	movs	r2, #0
 800170e:	4619      	mov	r1, r3
 8001710:	4810      	ldr	r0, [pc, #64]	@ (8001754 <MX_TIM3_Init+0xf0>)
 8001712:	f003 fedb 	bl	80054cc <HAL_TIM_IC_ConfigChannel>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_TIM3_Init+0xbc>
  {
    Error_Handler();
 800171c:	f000 f876 	bl	800180c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001720:	2360      	movs	r3, #96	@ 0x60
 8001722:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 72;
 8001724:	2348      	movs	r3, #72	@ 0x48
 8001726:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001728:	2300      	movs	r3, #0
 800172a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001730:	1d3b      	adds	r3, r7, #4
 8001732:	2204      	movs	r2, #4
 8001734:	4619      	mov	r1, r3
 8001736:	4807      	ldr	r0, [pc, #28]	@ (8001754 <MX_TIM3_Init+0xf0>)
 8001738:	f003 ff64 	bl	8005604 <HAL_TIM_PWM_ConfigChannel>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 8001742:	f000 f863 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001746:	4803      	ldr	r0, [pc, #12]	@ (8001754 <MX_TIM3_Init+0xf0>)
 8001748:	f000 f952 	bl	80019f0 <HAL_TIM_MspPostInit>

}
 800174c:	bf00      	nop
 800174e:	3738      	adds	r7, #56	@ 0x38
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200002d4 	.word	0x200002d4
 8001758:	40000400 	.word	0x40000400

0800175c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b088      	sub	sp, #32
 8001760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001762:	f107 0310 	add.w	r3, r7, #16
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001770:	4b24      	ldr	r3, [pc, #144]	@ (8001804 <MX_GPIO_Init+0xa8>)
 8001772:	699b      	ldr	r3, [r3, #24]
 8001774:	4a23      	ldr	r2, [pc, #140]	@ (8001804 <MX_GPIO_Init+0xa8>)
 8001776:	f043 0310 	orr.w	r3, r3, #16
 800177a:	6193      	str	r3, [r2, #24]
 800177c:	4b21      	ldr	r3, [pc, #132]	@ (8001804 <MX_GPIO_Init+0xa8>)
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	f003 0310 	and.w	r3, r3, #16
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001788:	4b1e      	ldr	r3, [pc, #120]	@ (8001804 <MX_GPIO_Init+0xa8>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	4a1d      	ldr	r2, [pc, #116]	@ (8001804 <MX_GPIO_Init+0xa8>)
 800178e:	f043 0320 	orr.w	r3, r3, #32
 8001792:	6193      	str	r3, [r2, #24]
 8001794:	4b1b      	ldr	r3, [pc, #108]	@ (8001804 <MX_GPIO_Init+0xa8>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	f003 0320 	and.w	r3, r3, #32
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a0:	4b18      	ldr	r3, [pc, #96]	@ (8001804 <MX_GPIO_Init+0xa8>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	4a17      	ldr	r2, [pc, #92]	@ (8001804 <MX_GPIO_Init+0xa8>)
 80017a6:	f043 0304 	orr.w	r3, r3, #4
 80017aa:	6193      	str	r3, [r2, #24]
 80017ac:	4b15      	ldr	r3, [pc, #84]	@ (8001804 <MX_GPIO_Init+0xa8>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	f003 0304 	and.w	r3, r3, #4
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b8:	4b12      	ldr	r3, [pc, #72]	@ (8001804 <MX_GPIO_Init+0xa8>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	4a11      	ldr	r2, [pc, #68]	@ (8001804 <MX_GPIO_Init+0xa8>)
 80017be:	f043 0308 	orr.w	r3, r3, #8
 80017c2:	6193      	str	r3, [r2, #24]
 80017c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001804 <MX_GPIO_Init+0xa8>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	f003 0308 	and.w	r3, r3, #8
 80017cc:	603b      	str	r3, [r7, #0]
 80017ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017d6:	480c      	ldr	r0, [pc, #48]	@ (8001808 <MX_GPIO_Init+0xac>)
 80017d8:	f001 f914 	bl	8002a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e2:	2301      	movs	r3, #1
 80017e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ea:	2302      	movs	r3, #2
 80017ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ee:	f107 0310 	add.w	r3, r7, #16
 80017f2:	4619      	mov	r1, r3
 80017f4:	4804      	ldr	r0, [pc, #16]	@ (8001808 <MX_GPIO_Init+0xac>)
 80017f6:	f000 ff81 	bl	80026fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017fa:	bf00      	nop
 80017fc:	3720      	adds	r7, #32
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40021000 	.word	0x40021000
 8001808:	40011000 	.word	0x40011000

0800180c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001810:	b672      	cpsid	i
}
 8001812:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001814:	bf00      	nop
 8001816:	e7fd      	b.n	8001814 <Error_Handler+0x8>

08001818 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800181e:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <HAL_MspInit+0x5c>)
 8001820:	699b      	ldr	r3, [r3, #24]
 8001822:	4a14      	ldr	r2, [pc, #80]	@ (8001874 <HAL_MspInit+0x5c>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6193      	str	r3, [r2, #24]
 800182a:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <HAL_MspInit+0x5c>)
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001836:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <HAL_MspInit+0x5c>)
 8001838:	69db      	ldr	r3, [r3, #28]
 800183a:	4a0e      	ldr	r2, [pc, #56]	@ (8001874 <HAL_MspInit+0x5c>)
 800183c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001840:	61d3      	str	r3, [r2, #28]
 8001842:	4b0c      	ldr	r3, [pc, #48]	@ (8001874 <HAL_MspInit+0x5c>)
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800184e:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <HAL_MspInit+0x60>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	4a04      	ldr	r2, [pc, #16]	@ (8001878 <HAL_MspInit+0x60>)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186a:	bf00      	nop
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr
 8001874:	40021000 	.word	0x40021000
 8001878:	40010000 	.word	0x40010000

0800187c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b088      	sub	sp, #32
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 0310 	add.w	r3, r7, #16
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a18      	ldr	r2, [pc, #96]	@ (80018f8 <HAL_ADC_MspInit+0x7c>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d129      	bne.n	80018f0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800189c:	4b17      	ldr	r3, [pc, #92]	@ (80018fc <HAL_ADC_MspInit+0x80>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a16      	ldr	r2, [pc, #88]	@ (80018fc <HAL_ADC_MspInit+0x80>)
 80018a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018a6:	6193      	str	r3, [r2, #24]
 80018a8:	4b14      	ldr	r3, [pc, #80]	@ (80018fc <HAL_ADC_MspInit+0x80>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b4:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <HAL_ADC_MspInit+0x80>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	4a10      	ldr	r2, [pc, #64]	@ (80018fc <HAL_ADC_MspInit+0x80>)
 80018ba:	f043 0304 	orr.w	r3, r3, #4
 80018be:	6193      	str	r3, [r2, #24]
 80018c0:	4b0e      	ldr	r3, [pc, #56]	@ (80018fc <HAL_ADC_MspInit+0x80>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	60bb      	str	r3, [r7, #8]
 80018ca:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018cc:	2301      	movs	r3, #1
 80018ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d0:	2303      	movs	r3, #3
 80018d2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d4:	f107 0310 	add.w	r3, r7, #16
 80018d8:	4619      	mov	r1, r3
 80018da:	4809      	ldr	r0, [pc, #36]	@ (8001900 <HAL_ADC_MspInit+0x84>)
 80018dc:	f000 ff0e 	bl	80026fc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2100      	movs	r1, #0
 80018e4:	2012      	movs	r0, #18
 80018e6:	f000 fed2 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80018ea:	2012      	movs	r0, #18
 80018ec:	f000 feeb 	bl	80026c6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80018f0:	bf00      	nop
 80018f2:	3720      	adds	r7, #32
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40012400 	.word	0x40012400
 80018fc:	40021000 	.word	0x40021000
 8001900:	40010800 	.word	0x40010800

08001904 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a12      	ldr	r2, [pc, #72]	@ (800195c <HAL_TIM_PWM_MspInit+0x58>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d10c      	bne.n	8001930 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001916:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <HAL_TIM_PWM_MspInit+0x5c>)
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	4a11      	ldr	r2, [pc, #68]	@ (8001960 <HAL_TIM_PWM_MspInit+0x5c>)
 800191c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001920:	6193      	str	r3, [r2, #24]
 8001922:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <HAL_TIM_PWM_MspInit+0x5c>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800192e:	e010      	b.n	8001952 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM2)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001938:	d10b      	bne.n	8001952 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800193a:	4b09      	ldr	r3, [pc, #36]	@ (8001960 <HAL_TIM_PWM_MspInit+0x5c>)
 800193c:	69db      	ldr	r3, [r3, #28]
 800193e:	4a08      	ldr	r2, [pc, #32]	@ (8001960 <HAL_TIM_PWM_MspInit+0x5c>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	61d3      	str	r3, [r2, #28]
 8001946:	4b06      	ldr	r3, [pc, #24]	@ (8001960 <HAL_TIM_PWM_MspInit+0x5c>)
 8001948:	69db      	ldr	r3, [r3, #28]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
}
 8001952:	bf00      	nop
 8001954:	3714      	adds	r7, #20
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr
 800195c:	40012c00 	.word	0x40012c00
 8001960:	40021000 	.word	0x40021000

08001964 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 0310 	add.w	r3, r7, #16
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a19      	ldr	r2, [pc, #100]	@ (80019e4 <HAL_TIM_IC_MspInit+0x80>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d12b      	bne.n	80019dc <HAL_TIM_IC_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001984:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <HAL_TIM_IC_MspInit+0x84>)
 8001986:	69db      	ldr	r3, [r3, #28]
 8001988:	4a17      	ldr	r2, [pc, #92]	@ (80019e8 <HAL_TIM_IC_MspInit+0x84>)
 800198a:	f043 0302 	orr.w	r3, r3, #2
 800198e:	61d3      	str	r3, [r2, #28]
 8001990:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <HAL_TIM_IC_MspInit+0x84>)
 8001992:	69db      	ldr	r3, [r3, #28]
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199c:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <HAL_TIM_IC_MspInit+0x84>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	4a11      	ldr	r2, [pc, #68]	@ (80019e8 <HAL_TIM_IC_MspInit+0x84>)
 80019a2:	f043 0304 	orr.w	r3, r3, #4
 80019a6:	6193      	str	r3, [r2, #24]
 80019a8:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <HAL_TIM_IC_MspInit+0x84>)
 80019aa:	699b      	ldr	r3, [r3, #24]
 80019ac:	f003 0304 	and.w	r3, r3, #4
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019b4:	2340      	movs	r3, #64	@ 0x40
 80019b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c0:	f107 0310 	add.w	r3, r7, #16
 80019c4:	4619      	mov	r1, r3
 80019c6:	4809      	ldr	r0, [pc, #36]	@ (80019ec <HAL_TIM_IC_MspInit+0x88>)
 80019c8:	f000 fe98 	bl	80026fc <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019cc:	2200      	movs	r2, #0
 80019ce:	2100      	movs	r1, #0
 80019d0:	201d      	movs	r0, #29
 80019d2:	f000 fe5c 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019d6:	201d      	movs	r0, #29
 80019d8:	f000 fe75 	bl	80026c6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80019dc:	bf00      	nop
 80019de:	3720      	adds	r7, #32
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40000400 	.word	0x40000400
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40010800 	.word	0x40010800

080019f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08c      	sub	sp, #48	@ 0x30
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f8:	f107 031c 	add.w	r3, r7, #28
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a44      	ldr	r2, [pc, #272]	@ (8001b1c <HAL_TIM_MspPostInit+0x12c>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d132      	bne.n	8001a76 <HAL_TIM_MspPostInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a10:	4b43      	ldr	r3, [pc, #268]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	4a42      	ldr	r2, [pc, #264]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001a16:	f043 0308 	orr.w	r3, r3, #8
 8001a1a:	6193      	str	r3, [r2, #24]
 8001a1c:	4b40      	ldr	r3, [pc, #256]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	f003 0308 	and.w	r3, r3, #8
 8001a24:	61bb      	str	r3, [r7, #24]
 8001a26:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a28:	4b3d      	ldr	r3, [pc, #244]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	4a3c      	ldr	r2, [pc, #240]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001a2e:	f043 0304 	orr.w	r3, r3, #4
 8001a32:	6193      	str	r3, [r2, #24]
 8001a34:	4b3a      	ldr	r3, [pc, #232]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a46:	2302      	movs	r3, #2
 8001a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a4e:	f107 031c 	add.w	r3, r7, #28
 8001a52:	4619      	mov	r1, r3
 8001a54:	4833      	ldr	r0, [pc, #204]	@ (8001b24 <HAL_TIM_MspPostInit+0x134>)
 8001a56:	f000 fe51 	bl	80026fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a60:	2302      	movs	r3, #2
 8001a62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a64:	2302      	movs	r3, #2
 8001a66:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a68:	f107 031c 	add.w	r3, r7, #28
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	482e      	ldr	r0, [pc, #184]	@ (8001b28 <HAL_TIM_MspPostInit+0x138>)
 8001a70:	f000 fe44 	bl	80026fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001a74:	e04d      	b.n	8001b12 <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM2)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a7e:	d12b      	bne.n	8001ad8 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a80:	4b27      	ldr	r3, [pc, #156]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	4a26      	ldr	r2, [pc, #152]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001a86:	f043 0304 	orr.w	r3, r3, #4
 8001a8a:	6193      	str	r3, [r2, #24]
 8001a8c:	4b24      	ldr	r3, [pc, #144]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	f003 0304 	and.w	r3, r3, #4
 8001a94:	613b      	str	r3, [r7, #16]
 8001a96:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa6:	f107 031c 	add.w	r3, r7, #28
 8001aaa:	4619      	mov	r1, r3
 8001aac:	481e      	ldr	r0, [pc, #120]	@ (8001b28 <HAL_TIM_MspPostInit+0x138>)
 8001aae:	f000 fe25 	bl	80026fc <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b2c <HAL_TIM_MspPostInit+0x13c>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ac2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ad0:	4a16      	ldr	r2, [pc, #88]	@ (8001b2c <HAL_TIM_MspPostInit+0x13c>)
 8001ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ad4:	6053      	str	r3, [r2, #4]
}
 8001ad6:	e01c      	b.n	8001b12 <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM3)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a14      	ldr	r2, [pc, #80]	@ (8001b30 <HAL_TIM_MspPostInit+0x140>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d117      	bne.n	8001b12 <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001ae8:	f043 0304 	orr.w	r3, r3, #4
 8001aec:	6193      	str	r3, [r2, #24]
 8001aee:	4b0c      	ldr	r3, [pc, #48]	@ (8001b20 <HAL_TIM_MspPostInit+0x130>)
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	f003 0304 	and.w	r3, r3, #4
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001afa:	2380      	movs	r3, #128	@ 0x80
 8001afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afe:	2302      	movs	r3, #2
 8001b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b02:	2302      	movs	r3, #2
 8001b04:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b06:	f107 031c 	add.w	r3, r7, #28
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4806      	ldr	r0, [pc, #24]	@ (8001b28 <HAL_TIM_MspPostInit+0x138>)
 8001b0e:	f000 fdf5 	bl	80026fc <HAL_GPIO_Init>
}
 8001b12:	bf00      	nop
 8001b14:	3730      	adds	r7, #48	@ 0x30
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40012c00 	.word	0x40012c00
 8001b20:	40021000 	.word	0x40021000
 8001b24:	40010c00 	.word	0x40010c00
 8001b28:	40010800 	.word	0x40010800
 8001b2c:	40010000 	.word	0x40010000
 8001b30:	40000400 	.word	0x40000400

08001b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b38:	bf00      	nop
 8001b3a:	e7fd      	b.n	8001b38 <NMI_Handler+0x4>

08001b3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <HardFault_Handler+0x4>

08001b44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b48:	bf00      	nop
 8001b4a:	e7fd      	b.n	8001b48 <MemManage_Handler+0x4>

08001b4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <BusFault_Handler+0x4>

08001b54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b58:	bf00      	nop
 8001b5a:	e7fd      	b.n	8001b58 <UsageFault_Handler+0x4>

08001b5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bc80      	pop	{r7}
 8001b72:	4770      	bx	lr

08001b74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr

08001b80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b84:	f000 f892 	bl	8001cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001b90:	4802      	ldr	r0, [pc, #8]	@ (8001b9c <ADC1_2_IRQHandler+0x10>)
 8001b92:	f000 fa41 	bl	8002018 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000214 	.word	0x20000214

08001ba0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001ba4:	4802      	ldr	r0, [pc, #8]	@ (8001bb0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001ba6:	f001 f87a 	bl	8002c9e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	2000101c 	.word	0x2000101c

08001bb4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bb8:	4802      	ldr	r0, [pc, #8]	@ (8001bc4 <TIM3_IRQHandler+0x10>)
 8001bba:	f003 fb97 	bl	80052ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200002d4 	.word	0x200002d4

08001bc8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bd4:	f7ff fff8 	bl	8001bc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bd8:	480b      	ldr	r0, [pc, #44]	@ (8001c08 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bda:	490c      	ldr	r1, [pc, #48]	@ (8001c0c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bdc:	4a0c      	ldr	r2, [pc, #48]	@ (8001c10 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be0:	e002      	b.n	8001be8 <LoopCopyDataInit>

08001be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001be6:	3304      	adds	r3, #4

08001be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bec:	d3f9      	bcc.n	8001be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bee:	4a09      	ldr	r2, [pc, #36]	@ (8001c14 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bf0:	4c09      	ldr	r4, [pc, #36]	@ (8001c18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf4:	e001      	b.n	8001bfa <LoopFillZerobss>

08001bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf8:	3204      	adds	r2, #4

08001bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bfc:	d3fb      	bcc.n	8001bf6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bfe:	f008 fde1 	bl	800a7c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c02:	f7ff fb79 	bl	80012f8 <main>
  bx lr
 8001c06:	4770      	bx	lr
  ldr r0, =_sdata
 8001c08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c0c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8001c10:	0800a8a4 	.word	0x0800a8a4
  ldr r2, =_sbss
 8001c14:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001c18:	20001514 	.word	0x20001514

08001c1c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c1c:	e7fe      	b.n	8001c1c <CAN1_RX1_IRQHandler>
	...

08001c20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c24:	4b08      	ldr	r3, [pc, #32]	@ (8001c48 <HAL_Init+0x28>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a07      	ldr	r2, [pc, #28]	@ (8001c48 <HAL_Init+0x28>)
 8001c2a:	f043 0310 	orr.w	r3, r3, #16
 8001c2e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c30:	2003      	movs	r0, #3
 8001c32:	f000 fd21 	bl	8002678 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c36:	200f      	movs	r0, #15
 8001c38:	f000 f808 	bl	8001c4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c3c:	f7ff fdec 	bl	8001818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40022000 	.word	0x40022000

08001c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c54:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <HAL_InitTick+0x54>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4b12      	ldr	r3, [pc, #72]	@ (8001ca4 <HAL_InitTick+0x58>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 fd39 	bl	80026e2 <HAL_SYSTICK_Config>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e00e      	b.n	8001c98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2b0f      	cmp	r3, #15
 8001c7e:	d80a      	bhi.n	8001c96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c80:	2200      	movs	r2, #0
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	f04f 30ff 	mov.w	r0, #4294967295
 8001c88:	f000 fd01 	bl	800268e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c8c:	4a06      	ldr	r2, [pc, #24]	@ (8001ca8 <HAL_InitTick+0x5c>)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c92:	2300      	movs	r3, #0
 8001c94:	e000      	b.n	8001c98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	2000007c 	.word	0x2000007c
 8001ca4:	20000084 	.word	0x20000084
 8001ca8:	20000080 	.word	0x20000080

08001cac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cb0:	4b05      	ldr	r3, [pc, #20]	@ (8001cc8 <HAL_IncTick+0x1c>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	4b05      	ldr	r3, [pc, #20]	@ (8001ccc <HAL_IncTick+0x20>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4413      	add	r3, r2
 8001cbc:	4a03      	ldr	r2, [pc, #12]	@ (8001ccc <HAL_IncTick+0x20>)
 8001cbe:	6013      	str	r3, [r2, #0]
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr
 8001cc8:	20000084 	.word	0x20000084
 8001ccc:	20000350 	.word	0x20000350

08001cd0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cd4:	4b02      	ldr	r3, [pc, #8]	@ (8001ce0 <HAL_GetTick+0x10>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr
 8001ce0:	20000350 	.word	0x20000350

08001ce4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e0be      	b.n	8001e84 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d109      	bne.n	8001d28 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7ff fdaa 	bl	800187c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 fb8f 	bl	800244c <ADC_ConversionStop_Disable>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d36:	f003 0310 	and.w	r3, r3, #16
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f040 8099 	bne.w	8001e72 <HAL_ADC_Init+0x18e>
 8001d40:	7dfb      	ldrb	r3, [r7, #23]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f040 8095 	bne.w	8001e72 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d50:	f023 0302 	bic.w	r3, r3, #2
 8001d54:	f043 0202 	orr.w	r2, r3, #2
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d64:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	7b1b      	ldrb	r3, [r3, #12]
 8001d6a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d6c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d6e:	68ba      	ldr	r2, [r7, #8]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d7c:	d003      	beq.n	8001d86 <HAL_ADC_Init+0xa2>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d102      	bne.n	8001d8c <HAL_ADC_Init+0xa8>
 8001d86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d8a:	e000      	b.n	8001d8e <HAL_ADC_Init+0xaa>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	7d1b      	ldrb	r3, [r3, #20]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d119      	bne.n	8001dd0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	7b1b      	ldrb	r3, [r3, #12]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d109      	bne.n	8001db8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	3b01      	subs	r3, #1
 8001daa:	035a      	lsls	r2, r3, #13
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001db4:	613b      	str	r3, [r7, #16]
 8001db6:	e00b      	b.n	8001dd0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dbc:	f043 0220 	orr.w	r2, r3, #32
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dc8:	f043 0201 	orr.w	r2, r3, #1
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	430a      	orrs	r2, r1
 8001de2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	4b28      	ldr	r3, [pc, #160]	@ (8001e8c <HAL_ADC_Init+0x1a8>)
 8001dec:	4013      	ands	r3, r2
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	6812      	ldr	r2, [r2, #0]
 8001df2:	68b9      	ldr	r1, [r7, #8]
 8001df4:	430b      	orrs	r3, r1
 8001df6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e00:	d003      	beq.n	8001e0a <HAL_ADC_Init+0x126>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d104      	bne.n	8001e14 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	051b      	lsls	r3, r3, #20
 8001e12:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	4b18      	ldr	r3, [pc, #96]	@ (8001e90 <HAL_ADC_Init+0x1ac>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d10b      	bne.n	8001e50 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e42:	f023 0303 	bic.w	r3, r3, #3
 8001e46:	f043 0201 	orr.w	r2, r3, #1
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e4e:	e018      	b.n	8001e82 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e54:	f023 0312 	bic.w	r3, r3, #18
 8001e58:	f043 0210 	orr.w	r2, r3, #16
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e64:	f043 0201 	orr.w	r2, r3, #1
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e70:	e007      	b.n	8001e82 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e76:	f043 0210 	orr.w	r2, r3, #16
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3718      	adds	r7, #24
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	ffe1f7fd 	.word	0xffe1f7fd
 8001e90:	ff1f0efe 	.word	0xff1f0efe

08001e94 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d101      	bne.n	8001eae <HAL_ADC_Start_IT+0x1a>
 8001eaa:	2302      	movs	r3, #2
 8001eac:	e0a0      	b.n	8001ff0 <HAL_ADC_Start_IT+0x15c>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 fa6e 	bl	8002398 <ADC_Enable>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f040 808f 	bne.w	8001fe6 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ecc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ed0:	f023 0301 	bic.w	r3, r3, #1
 8001ed4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a45      	ldr	r2, [pc, #276]	@ (8001ff8 <HAL_ADC_Start_IT+0x164>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d105      	bne.n	8001ef2 <HAL_ADC_Start_IT+0x5e>
 8001ee6:	4b45      	ldr	r3, [pc, #276]	@ (8001ffc <HAL_ADC_Start_IT+0x168>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d115      	bne.n	8001f1e <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d026      	beq.n	8001f5a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f10:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f14:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f1c:	e01d      	b.n	8001f5a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f22:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a33      	ldr	r2, [pc, #204]	@ (8001ffc <HAL_ADC_Start_IT+0x168>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d004      	beq.n	8001f3e <HAL_ADC_Start_IT+0xaa>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a2f      	ldr	r2, [pc, #188]	@ (8001ff8 <HAL_ADC_Start_IT+0x164>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d10d      	bne.n	8001f5a <HAL_ADC_Start_IT+0xc6>
 8001f3e:	4b2f      	ldr	r3, [pc, #188]	@ (8001ffc <HAL_ADC_Start_IT+0x168>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d007      	beq.n	8001f5a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f4e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f52:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d006      	beq.n	8001f74 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6a:	f023 0206 	bic.w	r2, r3, #6
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001f72:	e002      	b.n	8001f7a <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f06f 0202 	mvn.w	r2, #2
 8001f8a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	685a      	ldr	r2, [r3, #4]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f042 0220 	orr.w	r2, r2, #32
 8001f9a:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001fa6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001faa:	d113      	bne.n	8001fd4 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001fb0:	4a11      	ldr	r2, [pc, #68]	@ (8001ff8 <HAL_ADC_Start_IT+0x164>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d105      	bne.n	8001fc2 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001fb6:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <HAL_ADC_Start_IT+0x168>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d108      	bne.n	8001fd4 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	e00c      	b.n	8001fee <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	e003      	b.n	8001fee <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40012800 	.word	0x40012800
 8001ffc:	40012400 	.word	0x40012400

08002000 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800200e:	4618      	mov	r0, r3
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr

08002018 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	f003 0320 	and.w	r3, r3, #32
 8002036:	2b00      	cmp	r3, #0
 8002038:	d03e      	beq.n	80020b8 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	2b00      	cmp	r3, #0
 8002042:	d039      	beq.n	80020b8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002048:	f003 0310 	and.w	r3, r3, #16
 800204c:	2b00      	cmp	r3, #0
 800204e:	d105      	bne.n	800205c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002054:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002066:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800206a:	d11d      	bne.n	80020a8 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002070:	2b00      	cmp	r3, #0
 8002072:	d119      	bne.n	80020a8 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	685a      	ldr	r2, [r3, #4]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 0220 	bic.w	r2, r2, #32
 8002082:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002088:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002094:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d105      	bne.n	80020a8 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a0:	f043 0201 	orr.w	r2, r3, #1
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f7fe ffbd 	bl	8001028 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f06f 0212 	mvn.w	r2, #18
 80020b6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d04d      	beq.n	800215e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f003 0304 	and.w	r3, r3, #4
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d048      	beq.n	800215e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020d0:	f003 0310 	and.w	r3, r3, #16
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d105      	bne.n	80020e4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020dc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80020ee:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80020f2:	d012      	beq.n	800211a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d125      	bne.n	800214e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800210c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002110:	d11d      	bne.n	800214e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002116:	2b00      	cmp	r3, #0
 8002118:	d119      	bne.n	800214e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002128:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213e:	2b00      	cmp	r3, #0
 8002140:	d105      	bne.n	800214e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002146:	f043 0201 	orr.w	r2, r3, #1
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f9bd 	bl	80024ce <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 020c 	mvn.w	r2, #12
 800215c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002164:	2b00      	cmp	r3, #0
 8002166:	d012      	beq.n	800218e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00d      	beq.n	800218e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002176:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f809 	bl	8002196 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f06f 0201 	mvn.w	r2, #1
 800218c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800218e:	bf00      	nop
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002196:	b480      	push	{r7}
 8002198:	b083      	sub	sp, #12
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800219e:	bf00      	nop
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bc80      	pop	{r7}
 80021a6:	4770      	bx	lr

080021a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021b2:	2300      	movs	r3, #0
 80021b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80021b6:	2300      	movs	r3, #0
 80021b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d101      	bne.n	80021c8 <HAL_ADC_ConfigChannel+0x20>
 80021c4:	2302      	movs	r3, #2
 80021c6:	e0dc      	b.n	8002382 <HAL_ADC_ConfigChannel+0x1da>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b06      	cmp	r3, #6
 80021d6:	d81c      	bhi.n	8002212 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	3b05      	subs	r3, #5
 80021ea:	221f      	movs	r2, #31
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	43db      	mvns	r3, r3
 80021f2:	4019      	ands	r1, r3
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	6818      	ldr	r0, [r3, #0]
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	4613      	mov	r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4413      	add	r3, r2
 8002202:	3b05      	subs	r3, #5
 8002204:	fa00 f203 	lsl.w	r2, r0, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002210:	e03c      	b.n	800228c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	2b0c      	cmp	r3, #12
 8002218:	d81c      	bhi.n	8002254 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685a      	ldr	r2, [r3, #4]
 8002224:	4613      	mov	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	3b23      	subs	r3, #35	@ 0x23
 800222c:	221f      	movs	r2, #31
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	4019      	ands	r1, r3
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	6818      	ldr	r0, [r3, #0]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	3b23      	subs	r3, #35	@ 0x23
 8002246:	fa00 f203 	lsl.w	r2, r0, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	430a      	orrs	r2, r1
 8002250:	631a      	str	r2, [r3, #48]	@ 0x30
 8002252:	e01b      	b.n	800228c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	3b41      	subs	r3, #65	@ 0x41
 8002266:	221f      	movs	r2, #31
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	4019      	ands	r1, r3
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	6818      	ldr	r0, [r3, #0]
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	3b41      	subs	r3, #65	@ 0x41
 8002280:	fa00 f203 	lsl.w	r2, r0, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b09      	cmp	r3, #9
 8002292:	d91c      	bls.n	80022ce <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68d9      	ldr	r1, [r3, #12]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	4613      	mov	r3, r2
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	4413      	add	r3, r2
 80022a4:	3b1e      	subs	r3, #30
 80022a6:	2207      	movs	r2, #7
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	4019      	ands	r1, r3
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	6898      	ldr	r0, [r3, #8]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	4613      	mov	r3, r2
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	4413      	add	r3, r2
 80022be:	3b1e      	subs	r3, #30
 80022c0:	fa00 f203 	lsl.w	r2, r0, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	430a      	orrs	r2, r1
 80022ca:	60da      	str	r2, [r3, #12]
 80022cc:	e019      	b.n	8002302 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	6919      	ldr	r1, [r3, #16]
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	4613      	mov	r3, r2
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	4413      	add	r3, r2
 80022de:	2207      	movs	r2, #7
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43db      	mvns	r3, r3
 80022e6:	4019      	ands	r1, r3
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	6898      	ldr	r0, [r3, #8]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4613      	mov	r3, r2
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	4413      	add	r3, r2
 80022f6:	fa00 f203 	lsl.w	r2, r0, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	430a      	orrs	r2, r1
 8002300:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2b10      	cmp	r3, #16
 8002308:	d003      	beq.n	8002312 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800230e:	2b11      	cmp	r3, #17
 8002310:	d132      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a1d      	ldr	r2, [pc, #116]	@ (800238c <HAL_ADC_ConfigChannel+0x1e4>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d125      	bne.n	8002368 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d126      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002338:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2b10      	cmp	r3, #16
 8002340:	d11a      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002342:	4b13      	ldr	r3, [pc, #76]	@ (8002390 <HAL_ADC_ConfigChannel+0x1e8>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a13      	ldr	r2, [pc, #76]	@ (8002394 <HAL_ADC_ConfigChannel+0x1ec>)
 8002348:	fba2 2303 	umull	r2, r3, r2, r3
 800234c:	0c9a      	lsrs	r2, r3, #18
 800234e:	4613      	mov	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	4413      	add	r3, r2
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002358:	e002      	b.n	8002360 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	3b01      	subs	r3, #1
 800235e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f9      	bne.n	800235a <HAL_ADC_ConfigChannel+0x1b2>
 8002366:	e007      	b.n	8002378 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236c:	f043 0220 	orr.w	r2, r3, #32
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002380:	7bfb      	ldrb	r3, [r7, #15]
}
 8002382:	4618      	mov	r0, r3
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr
 800238c:	40012400 	.word	0x40012400
 8002390:	2000007c 	.word	0x2000007c
 8002394:	431bde83 	.word	0x431bde83

08002398 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d040      	beq.n	8002438 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f042 0201 	orr.w	r2, r2, #1
 80023c4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002444 <ADC_Enable+0xac>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a1f      	ldr	r2, [pc, #124]	@ (8002448 <ADC_Enable+0xb0>)
 80023cc:	fba2 2303 	umull	r2, r3, r2, r3
 80023d0:	0c9b      	lsrs	r3, r3, #18
 80023d2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023d4:	e002      	b.n	80023dc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	3b01      	subs	r3, #1
 80023da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1f9      	bne.n	80023d6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023e2:	f7ff fc75 	bl	8001cd0 <HAL_GetTick>
 80023e6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023e8:	e01f      	b.n	800242a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023ea:	f7ff fc71 	bl	8001cd0 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d918      	bls.n	800242a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	2b01      	cmp	r3, #1
 8002404:	d011      	beq.n	800242a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800240a:	f043 0210 	orr.w	r2, r3, #16
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002416:	f043 0201 	orr.w	r2, r3, #1
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e007      	b.n	800243a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	2b01      	cmp	r3, #1
 8002436:	d1d8      	bne.n	80023ea <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	2000007c 	.word	0x2000007c
 8002448:	431bde83 	.word	0x431bde83

0800244c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b01      	cmp	r3, #1
 8002464:	d12e      	bne.n	80024c4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 0201 	bic.w	r2, r2, #1
 8002474:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002476:	f7ff fc2b 	bl	8001cd0 <HAL_GetTick>
 800247a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800247c:	e01b      	b.n	80024b6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800247e:	f7ff fc27 	bl	8001cd0 <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b02      	cmp	r3, #2
 800248a:	d914      	bls.n	80024b6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b01      	cmp	r3, #1
 8002498:	d10d      	bne.n	80024b6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800249e:	f043 0210 	orr.w	r2, r3, #16
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024aa:	f043 0201 	orr.w	r2, r3, #1
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e007      	b.n	80024c6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d0dc      	beq.n	800247e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80024d6:	bf00      	nop
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	bc80      	pop	{r7}
 80024de:	4770      	bx	lr

080024e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002524 <__NVIC_SetPriorityGrouping+0x44>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024fc:	4013      	ands	r3, r2
 80024fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002508:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800250c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002512:	4a04      	ldr	r2, [pc, #16]	@ (8002524 <__NVIC_SetPriorityGrouping+0x44>)
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	60d3      	str	r3, [r2, #12]
}
 8002518:	bf00      	nop
 800251a:	3714      	adds	r7, #20
 800251c:	46bd      	mov	sp, r7
 800251e:	bc80      	pop	{r7}
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	e000ed00 	.word	0xe000ed00

08002528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800252c:	4b04      	ldr	r3, [pc, #16]	@ (8002540 <__NVIC_GetPriorityGrouping+0x18>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	0a1b      	lsrs	r3, r3, #8
 8002532:	f003 0307 	and.w	r3, r3, #7
}
 8002536:	4618      	mov	r0, r3
 8002538:	46bd      	mov	sp, r7
 800253a:	bc80      	pop	{r7}
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	e000ed00 	.word	0xe000ed00

08002544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002552:	2b00      	cmp	r3, #0
 8002554:	db0b      	blt.n	800256e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	f003 021f 	and.w	r2, r3, #31
 800255c:	4906      	ldr	r1, [pc, #24]	@ (8002578 <__NVIC_EnableIRQ+0x34>)
 800255e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002562:	095b      	lsrs	r3, r3, #5
 8002564:	2001      	movs	r0, #1
 8002566:	fa00 f202 	lsl.w	r2, r0, r2
 800256a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800256e:	bf00      	nop
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr
 8002578:	e000e100 	.word	0xe000e100

0800257c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	6039      	str	r1, [r7, #0]
 8002586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	2b00      	cmp	r3, #0
 800258e:	db0a      	blt.n	80025a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	b2da      	uxtb	r2, r3
 8002594:	490c      	ldr	r1, [pc, #48]	@ (80025c8 <__NVIC_SetPriority+0x4c>)
 8002596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259a:	0112      	lsls	r2, r2, #4
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	440b      	add	r3, r1
 80025a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a4:	e00a      	b.n	80025bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	4908      	ldr	r1, [pc, #32]	@ (80025cc <__NVIC_SetPriority+0x50>)
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	3b04      	subs	r3, #4
 80025b4:	0112      	lsls	r2, r2, #4
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	440b      	add	r3, r1
 80025ba:	761a      	strb	r2, [r3, #24]
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000e100 	.word	0xe000e100
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b089      	sub	sp, #36	@ 0x24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f1c3 0307 	rsb	r3, r3, #7
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	bf28      	it	cs
 80025ee:	2304      	movcs	r3, #4
 80025f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3304      	adds	r3, #4
 80025f6:	2b06      	cmp	r3, #6
 80025f8:	d902      	bls.n	8002600 <NVIC_EncodePriority+0x30>
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3b03      	subs	r3, #3
 80025fe:	e000      	b.n	8002602 <NVIC_EncodePriority+0x32>
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	f04f 32ff 	mov.w	r2, #4294967295
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43da      	mvns	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	401a      	ands	r2, r3
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002618:	f04f 31ff 	mov.w	r1, #4294967295
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	fa01 f303 	lsl.w	r3, r1, r3
 8002622:	43d9      	mvns	r1, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	4313      	orrs	r3, r2
         );
}
 800262a:	4618      	mov	r0, r3
 800262c:	3724      	adds	r7, #36	@ 0x24
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3b01      	subs	r3, #1
 8002640:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002644:	d301      	bcc.n	800264a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002646:	2301      	movs	r3, #1
 8002648:	e00f      	b.n	800266a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800264a:	4a0a      	ldr	r2, [pc, #40]	@ (8002674 <SysTick_Config+0x40>)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3b01      	subs	r3, #1
 8002650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002652:	210f      	movs	r1, #15
 8002654:	f04f 30ff 	mov.w	r0, #4294967295
 8002658:	f7ff ff90 	bl	800257c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800265c:	4b05      	ldr	r3, [pc, #20]	@ (8002674 <SysTick_Config+0x40>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002662:	4b04      	ldr	r3, [pc, #16]	@ (8002674 <SysTick_Config+0x40>)
 8002664:	2207      	movs	r2, #7
 8002666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	e000e010 	.word	0xe000e010

08002678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f7ff ff2d 	bl	80024e0 <__NVIC_SetPriorityGrouping>
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800268e:	b580      	push	{r7, lr}
 8002690:	b086      	sub	sp, #24
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	607a      	str	r2, [r7, #4]
 800269a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800269c:	2300      	movs	r3, #0
 800269e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a0:	f7ff ff42 	bl	8002528 <__NVIC_GetPriorityGrouping>
 80026a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	68b9      	ldr	r1, [r7, #8]
 80026aa:	6978      	ldr	r0, [r7, #20]
 80026ac:	f7ff ff90 	bl	80025d0 <NVIC_EncodePriority>
 80026b0:	4602      	mov	r2, r0
 80026b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026b6:	4611      	mov	r1, r2
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff ff5f 	bl	800257c <__NVIC_SetPriority>
}
 80026be:	bf00      	nop
 80026c0:	3718      	adds	r7, #24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b082      	sub	sp, #8
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	4603      	mov	r3, r0
 80026ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff ff35 	bl	8002544 <__NVIC_EnableIRQ>
}
 80026da:	bf00      	nop
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff ffa2 	bl	8002634 <SysTick_Config>
 80026f0:	4603      	mov	r3, r0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b08b      	sub	sp, #44	@ 0x2c
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002706:	2300      	movs	r3, #0
 8002708:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800270a:	2300      	movs	r3, #0
 800270c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800270e:	e169      	b.n	80029e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002710:	2201      	movs	r2, #1
 8002712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	69fa      	ldr	r2, [r7, #28]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002724:	69ba      	ldr	r2, [r7, #24]
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	429a      	cmp	r2, r3
 800272a:	f040 8158 	bne.w	80029de <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	4a9a      	ldr	r2, [pc, #616]	@ (800299c <HAL_GPIO_Init+0x2a0>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d05e      	beq.n	80027f6 <HAL_GPIO_Init+0xfa>
 8002738:	4a98      	ldr	r2, [pc, #608]	@ (800299c <HAL_GPIO_Init+0x2a0>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d875      	bhi.n	800282a <HAL_GPIO_Init+0x12e>
 800273e:	4a98      	ldr	r2, [pc, #608]	@ (80029a0 <HAL_GPIO_Init+0x2a4>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d058      	beq.n	80027f6 <HAL_GPIO_Init+0xfa>
 8002744:	4a96      	ldr	r2, [pc, #600]	@ (80029a0 <HAL_GPIO_Init+0x2a4>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d86f      	bhi.n	800282a <HAL_GPIO_Init+0x12e>
 800274a:	4a96      	ldr	r2, [pc, #600]	@ (80029a4 <HAL_GPIO_Init+0x2a8>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d052      	beq.n	80027f6 <HAL_GPIO_Init+0xfa>
 8002750:	4a94      	ldr	r2, [pc, #592]	@ (80029a4 <HAL_GPIO_Init+0x2a8>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d869      	bhi.n	800282a <HAL_GPIO_Init+0x12e>
 8002756:	4a94      	ldr	r2, [pc, #592]	@ (80029a8 <HAL_GPIO_Init+0x2ac>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d04c      	beq.n	80027f6 <HAL_GPIO_Init+0xfa>
 800275c:	4a92      	ldr	r2, [pc, #584]	@ (80029a8 <HAL_GPIO_Init+0x2ac>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d863      	bhi.n	800282a <HAL_GPIO_Init+0x12e>
 8002762:	4a92      	ldr	r2, [pc, #584]	@ (80029ac <HAL_GPIO_Init+0x2b0>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d046      	beq.n	80027f6 <HAL_GPIO_Init+0xfa>
 8002768:	4a90      	ldr	r2, [pc, #576]	@ (80029ac <HAL_GPIO_Init+0x2b0>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d85d      	bhi.n	800282a <HAL_GPIO_Init+0x12e>
 800276e:	2b12      	cmp	r3, #18
 8002770:	d82a      	bhi.n	80027c8 <HAL_GPIO_Init+0xcc>
 8002772:	2b12      	cmp	r3, #18
 8002774:	d859      	bhi.n	800282a <HAL_GPIO_Init+0x12e>
 8002776:	a201      	add	r2, pc, #4	@ (adr r2, 800277c <HAL_GPIO_Init+0x80>)
 8002778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800277c:	080027f7 	.word	0x080027f7
 8002780:	080027d1 	.word	0x080027d1
 8002784:	080027e3 	.word	0x080027e3
 8002788:	08002825 	.word	0x08002825
 800278c:	0800282b 	.word	0x0800282b
 8002790:	0800282b 	.word	0x0800282b
 8002794:	0800282b 	.word	0x0800282b
 8002798:	0800282b 	.word	0x0800282b
 800279c:	0800282b 	.word	0x0800282b
 80027a0:	0800282b 	.word	0x0800282b
 80027a4:	0800282b 	.word	0x0800282b
 80027a8:	0800282b 	.word	0x0800282b
 80027ac:	0800282b 	.word	0x0800282b
 80027b0:	0800282b 	.word	0x0800282b
 80027b4:	0800282b 	.word	0x0800282b
 80027b8:	0800282b 	.word	0x0800282b
 80027bc:	0800282b 	.word	0x0800282b
 80027c0:	080027d9 	.word	0x080027d9
 80027c4:	080027ed 	.word	0x080027ed
 80027c8:	4a79      	ldr	r2, [pc, #484]	@ (80029b0 <HAL_GPIO_Init+0x2b4>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d013      	beq.n	80027f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027ce:	e02c      	b.n	800282a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	623b      	str	r3, [r7, #32]
          break;
 80027d6:	e029      	b.n	800282c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	3304      	adds	r3, #4
 80027de:	623b      	str	r3, [r7, #32]
          break;
 80027e0:	e024      	b.n	800282c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	3308      	adds	r3, #8
 80027e8:	623b      	str	r3, [r7, #32]
          break;
 80027ea:	e01f      	b.n	800282c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	330c      	adds	r3, #12
 80027f2:	623b      	str	r3, [r7, #32]
          break;
 80027f4:	e01a      	b.n	800282c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d102      	bne.n	8002804 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027fe:	2304      	movs	r3, #4
 8002800:	623b      	str	r3, [r7, #32]
          break;
 8002802:	e013      	b.n	800282c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d105      	bne.n	8002818 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800280c:	2308      	movs	r3, #8
 800280e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	69fa      	ldr	r2, [r7, #28]
 8002814:	611a      	str	r2, [r3, #16]
          break;
 8002816:	e009      	b.n	800282c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002818:	2308      	movs	r3, #8
 800281a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69fa      	ldr	r2, [r7, #28]
 8002820:	615a      	str	r2, [r3, #20]
          break;
 8002822:	e003      	b.n	800282c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002824:	2300      	movs	r3, #0
 8002826:	623b      	str	r3, [r7, #32]
          break;
 8002828:	e000      	b.n	800282c <HAL_GPIO_Init+0x130>
          break;
 800282a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	2bff      	cmp	r3, #255	@ 0xff
 8002830:	d801      	bhi.n	8002836 <HAL_GPIO_Init+0x13a>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	e001      	b.n	800283a <HAL_GPIO_Init+0x13e>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	3304      	adds	r3, #4
 800283a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	2bff      	cmp	r3, #255	@ 0xff
 8002840:	d802      	bhi.n	8002848 <HAL_GPIO_Init+0x14c>
 8002842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	e002      	b.n	800284e <HAL_GPIO_Init+0x152>
 8002848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284a:	3b08      	subs	r3, #8
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	210f      	movs	r1, #15
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	fa01 f303 	lsl.w	r3, r1, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	401a      	ands	r2, r3
 8002860:	6a39      	ldr	r1, [r7, #32]
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	fa01 f303 	lsl.w	r3, r1, r3
 8002868:	431a      	orrs	r2, r3
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	f000 80b1 	beq.w	80029de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800287c:	4b4d      	ldr	r3, [pc, #308]	@ (80029b4 <HAL_GPIO_Init+0x2b8>)
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	4a4c      	ldr	r2, [pc, #304]	@ (80029b4 <HAL_GPIO_Init+0x2b8>)
 8002882:	f043 0301 	orr.w	r3, r3, #1
 8002886:	6193      	str	r3, [r2, #24]
 8002888:	4b4a      	ldr	r3, [pc, #296]	@ (80029b4 <HAL_GPIO_Init+0x2b8>)
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	60bb      	str	r3, [r7, #8]
 8002892:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002894:	4a48      	ldr	r2, [pc, #288]	@ (80029b8 <HAL_GPIO_Init+0x2bc>)
 8002896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002898:	089b      	lsrs	r3, r3, #2
 800289a:	3302      	adds	r3, #2
 800289c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	220f      	movs	r2, #15
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	43db      	mvns	r3, r3
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	4013      	ands	r3, r2
 80028b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a40      	ldr	r2, [pc, #256]	@ (80029bc <HAL_GPIO_Init+0x2c0>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d013      	beq.n	80028e8 <HAL_GPIO_Init+0x1ec>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a3f      	ldr	r2, [pc, #252]	@ (80029c0 <HAL_GPIO_Init+0x2c4>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d00d      	beq.n	80028e4 <HAL_GPIO_Init+0x1e8>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a3e      	ldr	r2, [pc, #248]	@ (80029c4 <HAL_GPIO_Init+0x2c8>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d007      	beq.n	80028e0 <HAL_GPIO_Init+0x1e4>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4a3d      	ldr	r2, [pc, #244]	@ (80029c8 <HAL_GPIO_Init+0x2cc>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d101      	bne.n	80028dc <HAL_GPIO_Init+0x1e0>
 80028d8:	2303      	movs	r3, #3
 80028da:	e006      	b.n	80028ea <HAL_GPIO_Init+0x1ee>
 80028dc:	2304      	movs	r3, #4
 80028de:	e004      	b.n	80028ea <HAL_GPIO_Init+0x1ee>
 80028e0:	2302      	movs	r3, #2
 80028e2:	e002      	b.n	80028ea <HAL_GPIO_Init+0x1ee>
 80028e4:	2301      	movs	r3, #1
 80028e6:	e000      	b.n	80028ea <HAL_GPIO_Init+0x1ee>
 80028e8:	2300      	movs	r3, #0
 80028ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ec:	f002 0203 	and.w	r2, r2, #3
 80028f0:	0092      	lsls	r2, r2, #2
 80028f2:	4093      	lsls	r3, r2
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028fa:	492f      	ldr	r1, [pc, #188]	@ (80029b8 <HAL_GPIO_Init+0x2bc>)
 80028fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fe:	089b      	lsrs	r3, r3, #2
 8002900:	3302      	adds	r3, #2
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d006      	beq.n	8002922 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002914:	4b2d      	ldr	r3, [pc, #180]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	492c      	ldr	r1, [pc, #176]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	4313      	orrs	r3, r2
 800291e:	608b      	str	r3, [r1, #8]
 8002920:	e006      	b.n	8002930 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002922:	4b2a      	ldr	r3, [pc, #168]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	43db      	mvns	r3, r3
 800292a:	4928      	ldr	r1, [pc, #160]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 800292c:	4013      	ands	r3, r2
 800292e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d006      	beq.n	800294a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800293c:	4b23      	ldr	r3, [pc, #140]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	4922      	ldr	r1, [pc, #136]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	4313      	orrs	r3, r2
 8002946:	60cb      	str	r3, [r1, #12]
 8002948:	e006      	b.n	8002958 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800294a:	4b20      	ldr	r3, [pc, #128]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 800294c:	68da      	ldr	r2, [r3, #12]
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	43db      	mvns	r3, r3
 8002952:	491e      	ldr	r1, [pc, #120]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 8002954:	4013      	ands	r3, r2
 8002956:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d006      	beq.n	8002972 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002964:	4b19      	ldr	r3, [pc, #100]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	4918      	ldr	r1, [pc, #96]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	4313      	orrs	r3, r2
 800296e:	604b      	str	r3, [r1, #4]
 8002970:	e006      	b.n	8002980 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002972:	4b16      	ldr	r3, [pc, #88]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	43db      	mvns	r3, r3
 800297a:	4914      	ldr	r1, [pc, #80]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 800297c:	4013      	ands	r3, r2
 800297e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d021      	beq.n	80029d0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800298c:	4b0f      	ldr	r3, [pc, #60]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	490e      	ldr	r1, [pc, #56]	@ (80029cc <HAL_GPIO_Init+0x2d0>)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	4313      	orrs	r3, r2
 8002996:	600b      	str	r3, [r1, #0]
 8002998:	e021      	b.n	80029de <HAL_GPIO_Init+0x2e2>
 800299a:	bf00      	nop
 800299c:	10320000 	.word	0x10320000
 80029a0:	10310000 	.word	0x10310000
 80029a4:	10220000 	.word	0x10220000
 80029a8:	10210000 	.word	0x10210000
 80029ac:	10120000 	.word	0x10120000
 80029b0:	10110000 	.word	0x10110000
 80029b4:	40021000 	.word	0x40021000
 80029b8:	40010000 	.word	0x40010000
 80029bc:	40010800 	.word	0x40010800
 80029c0:	40010c00 	.word	0x40010c00
 80029c4:	40011000 	.word	0x40011000
 80029c8:	40011400 	.word	0x40011400
 80029cc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002a00 <HAL_GPIO_Init+0x304>)
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	43db      	mvns	r3, r3
 80029d8:	4909      	ldr	r1, [pc, #36]	@ (8002a00 <HAL_GPIO_Init+0x304>)
 80029da:	4013      	ands	r3, r2
 80029dc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80029de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e0:	3301      	adds	r3, #1
 80029e2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	fa22 f303 	lsr.w	r3, r2, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f47f ae8e 	bne.w	8002710 <HAL_GPIO_Init+0x14>
  }
}
 80029f4:	bf00      	nop
 80029f6:	bf00      	nop
 80029f8:	372c      	adds	r7, #44	@ 0x2c
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bc80      	pop	{r7}
 80029fe:	4770      	bx	lr
 8002a00:	40010400 	.word	0x40010400

08002a04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	807b      	strh	r3, [r7, #2]
 8002a10:	4613      	mov	r3, r2
 8002a12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a14:	787b      	ldrb	r3, [r7, #1]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a1a:	887a      	ldrh	r2, [r7, #2]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a20:	e003      	b.n	8002a2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a22:	887b      	ldrh	r3, [r7, #2]
 8002a24:	041a      	lsls	r2, r3, #16
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	611a      	str	r2, [r3, #16]
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr

08002a34 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a46:	887a      	ldrh	r2, [r7, #2]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	041a      	lsls	r2, r3, #16
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	43d9      	mvns	r1, r3
 8002a52:	887b      	ldrh	r3, [r7, #2]
 8002a54:	400b      	ands	r3, r1
 8002a56:	431a      	orrs	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	611a      	str	r2, [r3, #16]
}
 8002a5c:	bf00      	nop
 8002a5e:	3714      	adds	r7, #20
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr

08002a66 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b084      	sub	sp, #16
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e0e8      	b.n	8002c4a <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d106      	bne.n	8002a92 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f007 fbe7 	bl	800a260 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2203      	movs	r2, #3
 8002a96:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f003 fb61 	bl	800616c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6818      	ldr	r0, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ab4:	f003 fb37 	bl	8006126 <USB_CoreInit>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d005      	beq.n	8002aca <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e0bf      	b.n	8002c4a <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2100      	movs	r1, #0
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f003 fb65 	bl	80061a0 <USB_SetCurrentMode>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e0b0      	b.n	8002c4a <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ae8:	2300      	movs	r3, #0
 8002aea:	73fb      	strb	r3, [r7, #15]
 8002aec:	e03e      	b.n	8002b6c <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002aee:	7bfa      	ldrb	r2, [r7, #15]
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4413      	add	r3, r2
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	440b      	add	r3, r1
 8002afc:	3311      	adds	r3, #17
 8002afe:	2201      	movs	r2, #1
 8002b00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002b02:	7bfa      	ldrb	r2, [r7, #15]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	440b      	add	r3, r1
 8002b10:	3310      	adds	r3, #16
 8002b12:	7bfa      	ldrb	r2, [r7, #15]
 8002b14:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002b16:	7bfa      	ldrb	r2, [r7, #15]
 8002b18:	6879      	ldr	r1, [r7, #4]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	440b      	add	r3, r1
 8002b24:	3313      	adds	r3, #19
 8002b26:	2200      	movs	r2, #0
 8002b28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002b2a:	7bfa      	ldrb	r2, [r7, #15]
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	440b      	add	r3, r1
 8002b38:	3320      	adds	r3, #32
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b3e:	7bfa      	ldrb	r2, [r7, #15]
 8002b40:	6879      	ldr	r1, [r7, #4]
 8002b42:	4613      	mov	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	440b      	add	r3, r1
 8002b4c:	3324      	adds	r3, #36	@ 0x24
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	1c5a      	adds	r2, r3, #1
 8002b58:	4613      	mov	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	4413      	add	r3, r2
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	440b      	add	r3, r1
 8002b62:	2200      	movs	r2, #0
 8002b64:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	73fb      	strb	r3, [r7, #15]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	791b      	ldrb	r3, [r3, #4]
 8002b70:	7bfa      	ldrb	r2, [r7, #15]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d3bb      	bcc.n	8002aee <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b76:	2300      	movs	r3, #0
 8002b78:	73fb      	strb	r3, [r7, #15]
 8002b7a:	e044      	b.n	8002c06 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b7c:	7bfa      	ldrb	r2, [r7, #15]
 8002b7e:	6879      	ldr	r1, [r7, #4]
 8002b80:	4613      	mov	r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	4413      	add	r3, r2
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	440b      	add	r3, r1
 8002b8a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002b8e:	2200      	movs	r2, #0
 8002b90:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b92:	7bfa      	ldrb	r2, [r7, #15]
 8002b94:	6879      	ldr	r1, [r7, #4]
 8002b96:	4613      	mov	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4413      	add	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	440b      	add	r3, r1
 8002ba0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002ba4:	7bfa      	ldrb	r2, [r7, #15]
 8002ba6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002ba8:	7bfa      	ldrb	r2, [r7, #15]
 8002baa:	6879      	ldr	r1, [r7, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	440b      	add	r3, r1
 8002bb6:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002bbe:	7bfa      	ldrb	r2, [r7, #15]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	4413      	add	r3, r2
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	440b      	add	r3, r1
 8002bcc:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002bd4:	7bfa      	ldrb	r2, [r7, #15]
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	440b      	add	r3, r1
 8002be2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002be6:	2200      	movs	r2, #0
 8002be8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002bea:	7bfa      	ldrb	r2, [r7, #15]
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	00db      	lsls	r3, r3, #3
 8002bf6:	440b      	add	r3, r1
 8002bf8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c00:	7bfb      	ldrb	r3, [r7, #15]
 8002c02:	3301      	adds	r3, #1
 8002c04:	73fb      	strb	r3, [r7, #15]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	791b      	ldrb	r3, [r3, #4]
 8002c0a:	7bfa      	ldrb	r2, [r7, #15]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d3b5      	bcc.n	8002b7c <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6818      	ldr	r0, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3304      	adds	r3, #4
 8002c18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c1a:	f003 facd 	bl	80061b8 <USB_DevInit>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d005      	beq.n	8002c30 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2202      	movs	r2, #2
 8002c28:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e00c      	b.n	8002c4a <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f005 fd4d 	bl	80086e2 <USB_DevDisconnect>

  return HAL_OK;
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b082      	sub	sp, #8
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d101      	bne.n	8002c68 <HAL_PCD_Start+0x16>
 8002c64:	2302      	movs	r3, #2
 8002c66:	e016      	b.n	8002c96 <HAL_PCD_Start+0x44>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f003 fa63 	bl	8006140 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f007 fd62 	bl	800a746 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f005 fd21 	bl	80086ce <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b088      	sub	sp, #32
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f005 fd23 	bl	80086f6 <USB_ReadInterrupts>
 8002cb0:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d003      	beq.n	8002cc4 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 fb1a 	bl	80032f6 <PCD_EP_ISR_Handler>

    return;
 8002cc2:	e119      	b.n	8002ef8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d013      	beq.n	8002cf6 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ce0:	b292      	uxth	r2, r2
 8002ce2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f007 fb35 	bl	800a356 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002cec:	2100      	movs	r1, #0
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f905 	bl	8002efe <HAL_PCD_SetAddress>

    return;
 8002cf4:	e100      	b.n	8002ef8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00c      	beq.n	8002d1a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002d12:	b292      	uxth	r2, r2
 8002d14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002d18:	e0ee      	b.n	8002ef8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00c      	beq.n	8002d3e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d36:	b292      	uxth	r2, r2
 8002d38:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002d3c:	e0dc      	b.n	8002ef8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d027      	beq.n	8002d98 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 0204 	bic.w	r2, r2, #4
 8002d5a:	b292      	uxth	r2, r2
 8002d5c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0208 	bic.w	r2, r2, #8
 8002d72:	b292      	uxth	r2, r2
 8002d74:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f007 fb25 	bl	800a3c8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d90:	b292      	uxth	r2, r2
 8002d92:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002d96:	e0af      	b.n	8002ef8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 8083 	beq.w	8002eaa <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8002da4:	2300      	movs	r3, #0
 8002da6:	77fb      	strb	r3, [r7, #31]
 8002da8:	e010      	b.n	8002dcc <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	461a      	mov	r2, r3
 8002db0:	7ffb      	ldrb	r3, [r7, #31]
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	441a      	add	r2, r3
 8002db6:	7ffb      	ldrb	r3, [r7, #31]
 8002db8:	8812      	ldrh	r2, [r2, #0]
 8002dba:	b292      	uxth	r2, r2
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	3320      	adds	r3, #32
 8002dc0:	443b      	add	r3, r7
 8002dc2:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8002dc6:	7ffb      	ldrb	r3, [r7, #31]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	77fb      	strb	r3, [r7, #31]
 8002dcc:	7ffb      	ldrb	r3, [r7, #31]
 8002dce:	2b07      	cmp	r3, #7
 8002dd0:	d9eb      	bls.n	8002daa <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f042 0201 	orr.w	r2, r2, #1
 8002de4:	b292      	uxth	r2, r2
 8002de6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f022 0201 	bic.w	r2, r2, #1
 8002dfc:	b292      	uxth	r2, r2
 8002dfe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002e02:	bf00      	nop
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d0f6      	beq.n	8002e04 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e28:	b292      	uxth	r2, r2
 8002e2a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002e2e:	2300      	movs	r3, #0
 8002e30:	77fb      	strb	r3, [r7, #31]
 8002e32:	e00f      	b.n	8002e54 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002e34:	7ffb      	ldrb	r3, [r7, #31]
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	4611      	mov	r1, r2
 8002e3c:	7ffa      	ldrb	r2, [r7, #31]
 8002e3e:	0092      	lsls	r2, r2, #2
 8002e40:	440a      	add	r2, r1
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	3320      	adds	r3, #32
 8002e46:	443b      	add	r3, r7
 8002e48:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002e4c:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002e4e:	7ffb      	ldrb	r3, [r7, #31]
 8002e50:	3301      	adds	r3, #1
 8002e52:	77fb      	strb	r3, [r7, #31]
 8002e54:	7ffb      	ldrb	r3, [r7, #31]
 8002e56:	2b07      	cmp	r3, #7
 8002e58:	d9ec      	bls.n	8002e34 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e62:	b29a      	uxth	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f042 0208 	orr.w	r2, r2, #8
 8002e6c:	b292      	uxth	r2, r2
 8002e6e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e84:	b292      	uxth	r2, r2
 8002e86:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f042 0204 	orr.w	r2, r2, #4
 8002e9c:	b292      	uxth	r2, r2
 8002e9e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f007 fa76 	bl	800a394 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002ea8:	e026      	b.n	8002ef8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00f      	beq.n	8002ed4 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ec6:	b292      	uxth	r2, r2
 8002ec8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f007 fa34 	bl	800a33a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002ed2:	e011      	b.n	8002ef8 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d00c      	beq.n	8002ef8 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ef0:	b292      	uxth	r2, r2
 8002ef2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002ef6:	bf00      	nop
  }
}
 8002ef8:	3720      	adds	r7, #32
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b082      	sub	sp, #8
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
 8002f06:	460b      	mov	r3, r1
 8002f08:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d101      	bne.n	8002f18 <HAL_PCD_SetAddress+0x1a>
 8002f14:	2302      	movs	r3, #2
 8002f16:	e012      	b.n	8002f3e <HAL_PCD_SetAddress+0x40>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	78fa      	ldrb	r2, [r7, #3]
 8002f24:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	78fa      	ldrb	r2, [r7, #3]
 8002f2c:	4611      	mov	r1, r2
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f005 fbba 	bl	80086a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b084      	sub	sp, #16
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
 8002f4e:	4608      	mov	r0, r1
 8002f50:	4611      	mov	r1, r2
 8002f52:	461a      	mov	r2, r3
 8002f54:	4603      	mov	r3, r0
 8002f56:	70fb      	strb	r3, [r7, #3]
 8002f58:	460b      	mov	r3, r1
 8002f5a:	803b      	strh	r3, [r7, #0]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002f60:	2300      	movs	r3, #0
 8002f62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	da0e      	bge.n	8002f8a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f6c:	78fb      	ldrb	r3, [r7, #3]
 8002f6e:	f003 0207 	and.w	r2, r3, #7
 8002f72:	4613      	mov	r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	4413      	add	r3, r2
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	3310      	adds	r3, #16
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	4413      	add	r3, r2
 8002f80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2201      	movs	r2, #1
 8002f86:	705a      	strb	r2, [r3, #1]
 8002f88:	e00e      	b.n	8002fa8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f8a:	78fb      	ldrb	r3, [r7, #3]
 8002f8c:	f003 0207 	and.w	r2, r3, #7
 8002f90:	4613      	mov	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4413      	add	r3, r2
 8002f96:	00db      	lsls	r3, r3, #3
 8002f98:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	4413      	add	r3, r2
 8002fa0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002fb4:	883a      	ldrh	r2, [r7, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	78ba      	ldrb	r2, [r7, #2]
 8002fbe:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002fc0:	78bb      	ldrb	r3, [r7, #2]
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d102      	bne.n	8002fcc <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d101      	bne.n	8002fda <HAL_PCD_EP_Open+0x94>
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	e00e      	b.n	8002ff8 <HAL_PCD_EP_Open+0xb2>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68f9      	ldr	r1, [r7, #12]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f003 f903 	bl	80061f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002ff6:	7afb      	ldrb	r3, [r7, #11]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800300c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003010:	2b00      	cmp	r3, #0
 8003012:	da0e      	bge.n	8003032 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003014:	78fb      	ldrb	r3, [r7, #3]
 8003016:	f003 0207 	and.w	r2, r3, #7
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	00db      	lsls	r3, r3, #3
 8003022:	3310      	adds	r3, #16
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	4413      	add	r3, r2
 8003028:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2201      	movs	r2, #1
 800302e:	705a      	strb	r2, [r3, #1]
 8003030:	e00e      	b.n	8003050 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003032:	78fb      	ldrb	r3, [r7, #3]
 8003034:	f003 0207 	and.w	r2, r3, #7
 8003038:	4613      	mov	r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4413      	add	r3, r2
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	4413      	add	r3, r2
 8003048:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003050:	78fb      	ldrb	r3, [r7, #3]
 8003052:	f003 0307 	and.w	r3, r3, #7
 8003056:	b2da      	uxtb	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003062:	2b01      	cmp	r3, #1
 8003064:	d101      	bne.n	800306a <HAL_PCD_EP_Close+0x6a>
 8003066:	2302      	movs	r3, #2
 8003068:	e00e      	b.n	8003088 <HAL_PCD_EP_Close+0x88>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68f9      	ldr	r1, [r7, #12]
 8003078:	4618      	mov	r0, r3
 800307a:	f003 fc7b 	bl	8006974 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	607a      	str	r2, [r7, #4]
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	460b      	mov	r3, r1
 800309e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030a0:	7afb      	ldrb	r3, [r7, #11]
 80030a2:	f003 0207 	and.w	r2, r3, #7
 80030a6:	4613      	mov	r3, r2
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	4413      	add	r3, r2
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	4413      	add	r3, r2
 80030b6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2200      	movs	r2, #0
 80030c8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	2200      	movs	r2, #0
 80030ce:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030d0:	7afb      	ldrb	r3, [r7, #11]
 80030d2:	f003 0307 	and.w	r3, r3, #7
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6979      	ldr	r1, [r7, #20]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f003 fe32 	bl	8006d4c <USB_EPStartXfer>

  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
 80030fa:	460b      	mov	r3, r1
 80030fc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80030fe:	78fb      	ldrb	r3, [r7, #3]
 8003100:	f003 0207 	and.w	r2, r3, #7
 8003104:	6879      	ldr	r1, [r7, #4]
 8003106:	4613      	mov	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	4413      	add	r3, r2
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	440b      	add	r3, r1
 8003110:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003114:	681b      	ldr	r3, [r3, #0]
}
 8003116:	4618      	mov	r0, r3
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr

08003120 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	607a      	str	r2, [r7, #4]
 800312a:	603b      	str	r3, [r7, #0]
 800312c:	460b      	mov	r3, r1
 800312e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003130:	7afb      	ldrb	r3, [r7, #11]
 8003132:	f003 0207 	and.w	r2, r3, #7
 8003136:	4613      	mov	r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	4413      	add	r3, r2
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	3310      	adds	r3, #16
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	4413      	add	r3, r2
 8003144:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	2200      	movs	r2, #0
 8003164:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	2201      	movs	r2, #1
 800316a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800316c:	7afb      	ldrb	r3, [r7, #11]
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	b2da      	uxtb	r2, r3
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6979      	ldr	r1, [r7, #20]
 800317e:	4618      	mov	r0, r3
 8003180:	f003 fde4 	bl	8006d4c <USB_EPStartXfer>

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b084      	sub	sp, #16
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	460b      	mov	r3, r1
 8003198:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800319a:	78fb      	ldrb	r3, [r7, #3]
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	7912      	ldrb	r2, [r2, #4]
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d901      	bls.n	80031ac <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e04c      	b.n	8003246 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	da0e      	bge.n	80031d2 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	f003 0207 	and.w	r2, r3, #7
 80031ba:	4613      	mov	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	4413      	add	r3, r2
 80031c0:	00db      	lsls	r3, r3, #3
 80031c2:	3310      	adds	r3, #16
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	4413      	add	r3, r2
 80031c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2201      	movs	r2, #1
 80031ce:	705a      	strb	r2, [r3, #1]
 80031d0:	e00c      	b.n	80031ec <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80031d2:	78fa      	ldrb	r2, [r7, #3]
 80031d4:	4613      	mov	r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4413      	add	r3, r2
 80031da:	00db      	lsls	r3, r3, #3
 80031dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	4413      	add	r3, r2
 80031e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2201      	movs	r2, #1
 80031f0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031f2:	78fb      	ldrb	r3, [r7, #3]
 80031f4:	f003 0307 	and.w	r3, r3, #7
 80031f8:	b2da      	uxtb	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003204:	2b01      	cmp	r3, #1
 8003206:	d101      	bne.n	800320c <HAL_PCD_EP_SetStall+0x7e>
 8003208:	2302      	movs	r3, #2
 800320a:	e01c      	b.n	8003246 <HAL_PCD_EP_SetStall+0xb8>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68f9      	ldr	r1, [r7, #12]
 800321a:	4618      	mov	r0, r3
 800321c:	f005 f947 	bl	80084ae <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003220:	78fb      	ldrb	r3, [r7, #3]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	2b00      	cmp	r3, #0
 8003228:	d108      	bne.n	800323c <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8003234:	4619      	mov	r1, r3
 8003236:	4610      	mov	r0, r2
 8003238:	f005 fa6c 	bl	8008714 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}

0800324e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800324e:	b580      	push	{r7, lr}
 8003250:	b084      	sub	sp, #16
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
 8003256:	460b      	mov	r3, r1
 8003258:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800325a:	78fb      	ldrb	r3, [r7, #3]
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	7912      	ldrb	r2, [r2, #4]
 8003264:	4293      	cmp	r3, r2
 8003266:	d901      	bls.n	800326c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e040      	b.n	80032ee <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800326c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003270:	2b00      	cmp	r3, #0
 8003272:	da0e      	bge.n	8003292 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003274:	78fb      	ldrb	r3, [r7, #3]
 8003276:	f003 0207 	and.w	r2, r3, #7
 800327a:	4613      	mov	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	3310      	adds	r3, #16
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	4413      	add	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2201      	movs	r2, #1
 800328e:	705a      	strb	r2, [r3, #1]
 8003290:	e00e      	b.n	80032b0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003292:	78fb      	ldrb	r3, [r7, #3]
 8003294:	f003 0207 	and.w	r2, r3, #7
 8003298:	4613      	mov	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	4413      	add	r3, r2
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	4413      	add	r3, r2
 80032a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2200      	movs	r2, #0
 80032ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032b6:	78fb      	ldrb	r3, [r7, #3]
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	b2da      	uxtb	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d101      	bne.n	80032d0 <HAL_PCD_EP_ClrStall+0x82>
 80032cc:	2302      	movs	r3, #2
 80032ce:	e00e      	b.n	80032ee <HAL_PCD_EP_ClrStall+0xa0>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68f9      	ldr	r1, [r7, #12]
 80032de:	4618      	mov	r0, r3
 80032e0:	f005 f935 	bl	800854e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b096      	sub	sp, #88	@ 0x58
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80032fe:	e3bb      	b.n	8003a78 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003308:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800330c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003310:	b2db      	uxtb	r3, r3
 8003312:	f003 030f 	and.w	r3, r3, #15
 8003316:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 800331a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800331e:	2b00      	cmp	r3, #0
 8003320:	f040 8175 	bne.w	800360e <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003324:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003328:	f003 0310 	and.w	r3, r3, #16
 800332c:	2b00      	cmp	r3, #0
 800332e:	d14e      	bne.n	80033ce <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	b29b      	uxth	r3, r3
 8003338:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800333c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003340:	81fb      	strh	r3, [r7, #14]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	89fb      	ldrh	r3, [r7, #14]
 8003348:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800334c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003350:	b29b      	uxth	r3, r3
 8003352:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3310      	adds	r3, #16
 8003358:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003362:	b29b      	uxth	r3, r3
 8003364:	461a      	mov	r2, r3
 8003366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4413      	add	r3, r2
 800336e:	3302      	adds	r3, #2
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	6812      	ldr	r2, [r2, #0]
 8003376:	4413      	add	r3, r2
 8003378:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800337c:	881b      	ldrh	r3, [r3, #0]
 800337e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003382:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003384:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003386:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003388:	695a      	ldr	r2, [r3, #20]
 800338a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800338c:	69db      	ldr	r3, [r3, #28]
 800338e:	441a      	add	r2, r3
 8003390:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003392:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003394:	2100      	movs	r1, #0
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f006 ffb5 	bl	800a306 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	7b5b      	ldrb	r3, [r3, #13]
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 8368 	beq.w	8003a78 <PCD_EP_ISR_Handler+0x782>
 80033a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f040 8363 	bne.w	8003a78 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	7b5b      	ldrb	r3, [r3, #13]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80033bc:	b2da      	uxtb	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	735a      	strb	r2, [r3, #13]
 80033cc:	e354      	b.n	8003a78 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80033d4:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	881b      	ldrh	r3, [r3, #0]
 80033dc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80033e0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80033e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d034      	beq.n	8003456 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	461a      	mov	r2, r3
 80033f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033fa:	781b      	ldrb	r3, [r3, #0]
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	4413      	add	r3, r2
 8003400:	3306      	adds	r3, #6
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	4413      	add	r3, r2
 800340a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003414:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003416:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6818      	ldr	r0, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003422:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003424:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003428:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800342a:	b29b      	uxth	r3, r3
 800342c:	f005 f9c2 	bl	80087b4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	881b      	ldrh	r3, [r3, #0]
 8003436:	b29a      	uxth	r2, r3
 8003438:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800343c:	4013      	ands	r3, r2
 800343e:	823b      	strh	r3, [r7, #16]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	8a3a      	ldrh	r2, [r7, #16]
 8003446:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800344a:	b292      	uxth	r2, r2
 800344c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f006 ff2c 	bl	800a2ac <HAL_PCD_SetupStageCallback>
 8003454:	e310      	b.n	8003a78 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003456:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800345a:	2b00      	cmp	r3, #0
 800345c:	f280 830c 	bge.w	8003a78 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	881b      	ldrh	r3, [r3, #0]
 8003466:	b29a      	uxth	r2, r3
 8003468:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800346c:	4013      	ands	r3, r2
 800346e:	83fb      	strh	r3, [r7, #30]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	8bfa      	ldrh	r2, [r7, #30]
 8003476:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800347a:	b292      	uxth	r2, r2
 800347c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003486:	b29b      	uxth	r3, r3
 8003488:	461a      	mov	r2, r3
 800348a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	4413      	add	r3, r2
 8003492:	3306      	adds	r3, #6
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6812      	ldr	r2, [r2, #0]
 800349a:	4413      	add	r3, r2
 800349c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034a8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80034aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034ac:	69db      	ldr	r3, [r3, #28]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d019      	beq.n	80034e6 <PCD_EP_ISR_Handler+0x1f0>
 80034b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d015      	beq.n	80034e6 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6818      	ldr	r0, [r3, #0]
 80034be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034c0:	6959      	ldr	r1, [r3, #20]
 80034c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034c4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80034c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034c8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	f005 f972 	bl	80087b4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80034d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034d2:	695a      	ldr	r2, [r3, #20]
 80034d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	441a      	add	r2, r3
 80034da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034dc:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80034de:	2100      	movs	r1, #0
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f006 fef5 	bl	800a2d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	881b      	ldrh	r3, [r3, #0]
 80034ec:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80034f0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80034f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f040 82bd 	bne.w	8003a78 <PCD_EP_ISR_Handler+0x782>
 80034fe:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003502:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003506:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800350a:	f000 82b5 	beq.w	8003a78 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	61bb      	str	r3, [r7, #24]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800351c:	b29b      	uxth	r3, r3
 800351e:	461a      	mov	r2, r3
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	4413      	add	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800352c:	617b      	str	r3, [r7, #20]
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003538:	b29a      	uxth	r2, r3
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	801a      	strh	r2, [r3, #0]
 800353e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	2b3e      	cmp	r3, #62	@ 0x3e
 8003544:	d91d      	bls.n	8003582 <PCD_EP_ISR_Handler+0x28c>
 8003546:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	095b      	lsrs	r3, r3, #5
 800354c:	647b      	str	r3, [r7, #68]	@ 0x44
 800354e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	f003 031f 	and.w	r3, r3, #31
 8003556:	2b00      	cmp	r3, #0
 8003558:	d102      	bne.n	8003560 <PCD_EP_ISR_Handler+0x26a>
 800355a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800355c:	3b01      	subs	r3, #1
 800355e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	881b      	ldrh	r3, [r3, #0]
 8003564:	b29a      	uxth	r2, r3
 8003566:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003568:	b29b      	uxth	r3, r3
 800356a:	029b      	lsls	r3, r3, #10
 800356c:	b29b      	uxth	r3, r3
 800356e:	4313      	orrs	r3, r2
 8003570:	b29b      	uxth	r3, r3
 8003572:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003576:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800357a:	b29a      	uxth	r2, r3
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	801a      	strh	r2, [r3, #0]
 8003580:	e026      	b.n	80035d0 <PCD_EP_ISR_Handler+0x2da>
 8003582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10a      	bne.n	80035a0 <PCD_EP_ISR_Handler+0x2aa>
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	881b      	ldrh	r3, [r3, #0]
 800358e:	b29b      	uxth	r3, r3
 8003590:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003594:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003598:	b29a      	uxth	r2, r3
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	801a      	strh	r2, [r3, #0]
 800359e:	e017      	b.n	80035d0 <PCD_EP_ISR_Handler+0x2da>
 80035a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	085b      	lsrs	r3, r3, #1
 80035a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80035a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <PCD_EP_ISR_Handler+0x2c4>
 80035b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035b6:	3301      	adds	r3, #1
 80035b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	881b      	ldrh	r3, [r3, #0]
 80035be:	b29a      	uxth	r2, r3
 80035c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	029b      	lsls	r3, r3, #10
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	4313      	orrs	r3, r2
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	881b      	ldrh	r3, [r3, #0]
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035e0:	827b      	strh	r3, [r7, #18]
 80035e2:	8a7b      	ldrh	r3, [r7, #18]
 80035e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80035e8:	827b      	strh	r3, [r7, #18]
 80035ea:	8a7b      	ldrh	r3, [r7, #18]
 80035ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80035f0:	827b      	strh	r3, [r7, #18]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	8a7b      	ldrh	r3, [r7, #18]
 80035f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80035fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003600:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003604:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003608:	b29b      	uxth	r3, r3
 800360a:	8013      	strh	r3, [r2, #0]
 800360c:	e234      	b.n	8003a78 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	461a      	mov	r2, r3
 8003614:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4413      	add	r3, r2
 800361c:	881b      	ldrh	r3, [r3, #0]
 800361e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003622:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003626:	2b00      	cmp	r3, #0
 8003628:	f280 80fc 	bge.w	8003824 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	461a      	mov	r2, r3
 8003632:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4413      	add	r3, r2
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	b29a      	uxth	r2, r3
 800363e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003642:	4013      	ands	r3, r2
 8003644:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	461a      	mov	r2, r3
 800364e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800365a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800365e:	b292      	uxth	r2, r2
 8003660:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003662:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003666:	4613      	mov	r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	4413      	add	r3, r2
 800366c:	00db      	lsls	r3, r3, #3
 800366e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	4413      	add	r3, r2
 8003676:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003678:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800367a:	7b1b      	ldrb	r3, [r3, #12]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d125      	bne.n	80036cc <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003688:	b29b      	uxth	r3, r3
 800368a:	461a      	mov	r2, r3
 800368c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	00db      	lsls	r3, r3, #3
 8003692:	4413      	add	r3, r2
 8003694:	3306      	adds	r3, #6
 8003696:	005b      	lsls	r3, r3, #1
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6812      	ldr	r2, [r2, #0]
 800369c:	4413      	add	r3, r2
 800369e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80036a2:	881b      	ldrh	r3, [r3, #0]
 80036a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036a8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 80036ac:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f000 8092 	beq.w	80037da <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6818      	ldr	r0, [r3, #0]
 80036ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036bc:	6959      	ldr	r1, [r3, #20]
 80036be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036c0:	88da      	ldrh	r2, [r3, #6]
 80036c2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80036c6:	f005 f875 	bl	80087b4 <USB_ReadPMA>
 80036ca:	e086      	b.n	80037da <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80036cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036ce:	78db      	ldrb	r3, [r3, #3]
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d10a      	bne.n	80036ea <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80036d4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80036d8:	461a      	mov	r2, r3
 80036da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f9d9 	bl	8003a94 <HAL_PCD_EP_DB_Receive>
 80036e2:	4603      	mov	r3, r0
 80036e4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80036e8:	e077      	b.n	80037da <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	461a      	mov	r2, r3
 80036f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4413      	add	r3, r2
 80036f8:	881b      	ldrh	r3, [r3, #0]
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003704:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	441a      	add	r2, r3
 8003716:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800371a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800371e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003726:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800372a:	b29b      	uxth	r3, r3
 800372c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	461a      	mov	r2, r3
 8003734:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	4413      	add	r3, r2
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	b29b      	uxth	r3, r3
 8003740:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d024      	beq.n	8003792 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003750:	b29b      	uxth	r3, r3
 8003752:	461a      	mov	r2, r3
 8003754:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	4413      	add	r3, r2
 800375c:	3302      	adds	r3, #2
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	4413      	add	r3, r2
 8003766:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800376a:	881b      	ldrh	r3, [r3, #0]
 800376c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003770:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8003774:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003778:	2b00      	cmp	r3, #0
 800377a:	d02e      	beq.n	80037da <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6818      	ldr	r0, [r3, #0]
 8003780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003782:	6959      	ldr	r1, [r3, #20]
 8003784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003786:	891a      	ldrh	r2, [r3, #8]
 8003788:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800378c:	f005 f812 	bl	80087b4 <USB_ReadPMA>
 8003790:	e023      	b.n	80037da <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800379a:	b29b      	uxth	r3, r3
 800379c:	461a      	mov	r2, r3
 800379e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	4413      	add	r3, r2
 80037a6:	3306      	adds	r3, #6
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	6812      	ldr	r2, [r2, #0]
 80037ae:	4413      	add	r3, r2
 80037b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80037b4:	881b      	ldrh	r3, [r3, #0]
 80037b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037ba:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80037be:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d009      	beq.n	80037da <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6818      	ldr	r0, [r3, #0]
 80037ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037cc:	6959      	ldr	r1, [r3, #20]
 80037ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037d0:	895a      	ldrh	r2, [r3, #10]
 80037d2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80037d6:	f004 ffed 	bl	80087b4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80037da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037dc:	69da      	ldr	r2, [r3, #28]
 80037de:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80037e2:	441a      	add	r2, r3
 80037e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037e6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80037e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037ea:	695a      	ldr	r2, [r3, #20]
 80037ec:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80037f0:	441a      	add	r2, r3
 80037f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037f4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80037f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d005      	beq.n	800380a <PCD_EP_ISR_Handler+0x514>
 80037fe:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8003802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	429a      	cmp	r2, r3
 8003808:	d206      	bcs.n	8003818 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800380a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	4619      	mov	r1, r3
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f006 fd5d 	bl	800a2d0 <HAL_PCD_DataOutStageCallback>
 8003816:	e005      	b.n	8003824 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800381e:	4618      	mov	r0, r3
 8003820:	f003 fa94 	bl	8006d4c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003824:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800382c:	2b00      	cmp	r3, #0
 800382e:	f000 8123 	beq.w	8003a78 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8003832:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003836:	4613      	mov	r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	4413      	add	r3, r2
 800383c:	00db      	lsls	r3, r3, #3
 800383e:	3310      	adds	r3, #16
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	4413      	add	r3, r2
 8003844:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	461a      	mov	r2, r3
 800384c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	4413      	add	r3, r2
 8003854:	881b      	ldrh	r3, [r3, #0]
 8003856:	b29b      	uxth	r3, r3
 8003858:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800385c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003860:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	461a      	mov	r2, r3
 800386a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	441a      	add	r2, r3
 8003872:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8003876:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800387a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800387e:	b29b      	uxth	r3, r3
 8003880:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003882:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003884:	78db      	ldrb	r3, [r3, #3]
 8003886:	2b01      	cmp	r3, #1
 8003888:	f040 80a2 	bne.w	80039d0 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 800388c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800388e:	2200      	movs	r2, #0
 8003890:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003892:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003894:	7b1b      	ldrb	r3, [r3, #12]
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 8093 	beq.w	80039c2 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800389c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80038a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d046      	beq.n	8003936 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80038a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038aa:	785b      	ldrb	r3, [r3, #1]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d126      	bne.n	80038fe <PCD_EP_ISR_Handler+0x608>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038be:	b29b      	uxth	r3, r3
 80038c0:	461a      	mov	r2, r3
 80038c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c4:	4413      	add	r3, r2
 80038c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80038c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	011a      	lsls	r2, r3, #4
 80038ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d0:	4413      	add	r3, r2
 80038d2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80038d6:	623b      	str	r3, [r7, #32]
 80038d8:	6a3b      	ldr	r3, [r7, #32]
 80038da:	881b      	ldrh	r3, [r3, #0]
 80038dc:	b29b      	uxth	r3, r3
 80038de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	6a3b      	ldr	r3, [r7, #32]
 80038e6:	801a      	strh	r2, [r3, #0]
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	6a3b      	ldr	r3, [r7, #32]
 80038fa:	801a      	strh	r2, [r3, #0]
 80038fc:	e061      	b.n	80039c2 <PCD_EP_ISR_Handler+0x6cc>
 80038fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003900:	785b      	ldrb	r3, [r3, #1]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d15d      	bne.n	80039c2 <PCD_EP_ISR_Handler+0x6cc>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003914:	b29b      	uxth	r3, r3
 8003916:	461a      	mov	r2, r3
 8003918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800391a:	4413      	add	r3, r2
 800391c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800391e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	011a      	lsls	r2, r3, #4
 8003924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003926:	4413      	add	r3, r2
 8003928:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800392c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800392e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003930:	2200      	movs	r2, #0
 8003932:	801a      	strh	r2, [r3, #0]
 8003934:	e045      	b.n	80039c2 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800393c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800393e:	785b      	ldrb	r3, [r3, #1]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d126      	bne.n	8003992 <PCD_EP_ISR_Handler+0x69c>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	637b      	str	r3, [r7, #52]	@ 0x34
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003952:	b29b      	uxth	r3, r3
 8003954:	461a      	mov	r2, r3
 8003956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003958:	4413      	add	r3, r2
 800395a:	637b      	str	r3, [r7, #52]	@ 0x34
 800395c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	011a      	lsls	r2, r3, #4
 8003962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003964:	4413      	add	r3, r2
 8003966:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800396a:	633b      	str	r3, [r7, #48]	@ 0x30
 800396c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800396e:	881b      	ldrh	r3, [r3, #0]
 8003970:	b29b      	uxth	r3, r3
 8003972:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003976:	b29a      	uxth	r2, r3
 8003978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800397a:	801a      	strh	r2, [r3, #0]
 800397c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800397e:	881b      	ldrh	r3, [r3, #0]
 8003980:	b29b      	uxth	r3, r3
 8003982:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003986:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800398a:	b29a      	uxth	r2, r3
 800398c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800398e:	801a      	strh	r2, [r3, #0]
 8003990:	e017      	b.n	80039c2 <PCD_EP_ISR_Handler+0x6cc>
 8003992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003994:	785b      	ldrb	r3, [r3, #1]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d113      	bne.n	80039c2 <PCD_EP_ISR_Handler+0x6cc>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	461a      	mov	r2, r3
 80039a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039a8:	4413      	add	r3, r2
 80039aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	011a      	lsls	r2, r3, #4
 80039b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039b4:	4413      	add	r3, r2
 80039b6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80039ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80039bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039be:	2200      	movs	r2, #0
 80039c0:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80039c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	4619      	mov	r1, r3
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f006 fc9c 	bl	800a306 <HAL_PCD_DataInStageCallback>
 80039ce:	e053      	b.n	8003a78 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80039d0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80039d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d146      	bne.n	8003a6a <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	461a      	mov	r2, r3
 80039e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	4413      	add	r3, r2
 80039f0:	3302      	adds	r3, #2
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6812      	ldr	r2, [r2, #0]
 80039f8:	4413      	add	r3, r2
 80039fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80039fe:	881b      	ldrh	r3, [r3, #0]
 8003a00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a04:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8003a08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a0a:	699a      	ldr	r2, [r3, #24]
 8003a0c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d907      	bls.n	8003a24 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8003a14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a16:	699a      	ldr	r2, [r3, #24]
 8003a18:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003a1c:	1ad2      	subs	r2, r2, r3
 8003a1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a20:	619a      	str	r2, [r3, #24]
 8003a22:	e002      	b.n	8003a2a <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8003a24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a26:	2200      	movs	r2, #0
 8003a28:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003a2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d106      	bne.n	8003a40 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	4619      	mov	r1, r3
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f006 fc64 	bl	800a306 <HAL_PCD_DataInStageCallback>
 8003a3e:	e01b      	b.n	8003a78 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003a40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a42:	695a      	ldr	r2, [r3, #20]
 8003a44:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003a48:	441a      	add	r2, r3
 8003a4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a4c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003a4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a50:	69da      	ldr	r2, [r3, #28]
 8003a52:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003a56:	441a      	add	r2, r3
 8003a58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a5a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a62:	4618      	mov	r0, r3
 8003a64:	f003 f972 	bl	8006d4c <USB_EPStartXfer>
 8003a68:	e006      	b.n	8003a78 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003a6a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003a6e:	461a      	mov	r2, r3
 8003a70:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f91b 	bl	8003cae <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	b21b      	sxth	r3, r3
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f6ff ac3b 	blt.w	8003300 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3758      	adds	r7, #88	@ 0x58
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b088      	sub	sp, #32
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003aa2:	88fb      	ldrh	r3, [r7, #6]
 8003aa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d07e      	beq.n	8003baa <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	4413      	add	r3, r2
 8003ac0:	3302      	adds	r3, #2
 8003ac2:	005b      	lsls	r3, r3, #1
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	6812      	ldr	r2, [r2, #0]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003ace:	881b      	ldrh	r3, [r3, #0]
 8003ad0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ad4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	699a      	ldr	r2, [r3, #24]
 8003ada:	8b7b      	ldrh	r3, [r7, #26]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d306      	bcc.n	8003aee <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	699a      	ldr	r2, [r3, #24]
 8003ae4:	8b7b      	ldrh	r3, [r7, #26]
 8003ae6:	1ad2      	subs	r2, r2, r3
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	619a      	str	r2, [r3, #24]
 8003aec:	e002      	b.n	8003af4 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	2200      	movs	r2, #0
 8003af2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d123      	bne.n	8003b44 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	461a      	mov	r2, r3
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	4413      	add	r3, r2
 8003b0a:	881b      	ldrh	r3, [r3, #0]
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b16:	833b      	strh	r3, [r7, #24]
 8003b18:	8b3b      	ldrh	r3, [r7, #24]
 8003b1a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003b1e:	833b      	strh	r3, [r7, #24]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	461a      	mov	r2, r3
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	441a      	add	r2, r3
 8003b2e:	8b3b      	ldrh	r3, [r7, #24]
 8003b30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b44:	88fb      	ldrh	r3, [r7, #6]
 8003b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d01f      	beq.n	8003b8e <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	461a      	mov	r2, r3
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	4413      	add	r3, r2
 8003b5c:	881b      	ldrh	r3, [r3, #0]
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b68:	82fb      	strh	r3, [r7, #22]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	461a      	mov	r2, r3
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	441a      	add	r2, r3
 8003b78:	8afb      	ldrh	r3, [r7, #22]
 8003b7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b86:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b8e:	8b7b      	ldrh	r3, [r7, #26]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 8087 	beq.w	8003ca4 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6818      	ldr	r0, [r3, #0]
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	6959      	ldr	r1, [r3, #20]
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	891a      	ldrh	r2, [r3, #8]
 8003ba2:	8b7b      	ldrh	r3, [r7, #26]
 8003ba4:	f004 fe06 	bl	80087b4 <USB_ReadPMA>
 8003ba8:	e07c      	b.n	8003ca4 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	00db      	lsls	r3, r3, #3
 8003bbc:	4413      	add	r3, r2
 8003bbe:	3306      	adds	r3, #6
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	6812      	ldr	r2, [r2, #0]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003bcc:	881b      	ldrh	r3, [r3, #0]
 8003bce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bd2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	699a      	ldr	r2, [r3, #24]
 8003bd8:	8b7b      	ldrh	r3, [r7, #26]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d306      	bcc.n	8003bec <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	699a      	ldr	r2, [r3, #24]
 8003be2:	8b7b      	ldrh	r3, [r7, #26]
 8003be4:	1ad2      	subs	r2, r2, r3
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	619a      	str	r2, [r3, #24]
 8003bea:	e002      	b.n	8003bf2 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	699b      	ldr	r3, [r3, #24]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d123      	bne.n	8003c42 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	4413      	add	r3, r2
 8003c08:	881b      	ldrh	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c14:	83fb      	strh	r3, [r7, #30]
 8003c16:	8bfb      	ldrh	r3, [r7, #30]
 8003c18:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003c1c:	83fb      	strh	r3, [r7, #30]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	461a      	mov	r2, r3
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	441a      	add	r2, r3
 8003c2c:	8bfb      	ldrh	r3, [r7, #30]
 8003c2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003c42:	88fb      	ldrh	r3, [r7, #6]
 8003c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d11f      	bne.n	8003c8c <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	461a      	mov	r2, r3
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	4413      	add	r3, r2
 8003c5a:	881b      	ldrh	r3, [r3, #0]
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c66:	83bb      	strh	r3, [r7, #28]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	441a      	add	r2, r3
 8003c76:	8bbb      	ldrh	r3, [r7, #28]
 8003c78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c84:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003c8c:	8b7b      	ldrh	r3, [r7, #26]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d008      	beq.n	8003ca4 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6818      	ldr	r0, [r3, #0]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	6959      	ldr	r1, [r3, #20]
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	895a      	ldrh	r2, [r3, #10]
 8003c9e:	8b7b      	ldrh	r3, [r7, #26]
 8003ca0:	f004 fd88 	bl	80087b4 <USB_ReadPMA>
    }
  }

  return count;
 8003ca4:	8b7b      	ldrh	r3, [r7, #26]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3720      	adds	r7, #32
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b0a4      	sub	sp, #144	@ 0x90
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	60f8      	str	r0, [r7, #12]
 8003cb6:	60b9      	str	r1, [r7, #8]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003cbc:	88fb      	ldrh	r3, [r7, #6]
 8003cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 81dd 	beq.w	8004082 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	00db      	lsls	r3, r3, #3
 8003cda:	4413      	add	r3, r2
 8003cdc:	3302      	adds	r3, #2
 8003cde:	005b      	lsls	r3, r3, #1
 8003ce0:	68fa      	ldr	r2, [r7, #12]
 8003ce2:	6812      	ldr	r2, [r2, #0]
 8003ce4:	4413      	add	r3, r2
 8003ce6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003cea:	881b      	ldrh	r3, [r3, #0]
 8003cec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cf0:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	699a      	ldr	r2, [r3, #24]
 8003cf8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d907      	bls.n	8003d10 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	699a      	ldr	r2, [r3, #24]
 8003d04:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003d08:	1ad2      	subs	r2, r2, r3
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	619a      	str	r2, [r3, #24]
 8003d0e:	e002      	b.n	8003d16 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2200      	movs	r2, #0
 8003d14:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f040 80b9 	bne.w	8003e92 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	785b      	ldrb	r3, [r3, #1]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d126      	bne.n	8003d76 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	461a      	mov	r2, r3
 8003d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d3c:	4413      	add	r3, r2
 8003d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	011a      	lsls	r2, r3, #4
 8003d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d48:	4413      	add	r3, r2
 8003d4a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d52:	881b      	ldrh	r3, [r3, #0]
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5e:	801a      	strh	r2, [r3, #0]
 8003d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d62:	881b      	ldrh	r3, [r3, #0]
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d72:	801a      	strh	r2, [r3, #0]
 8003d74:	e01a      	b.n	8003dac <HAL_PCD_EP_DB_Transmit+0xfe>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	785b      	ldrb	r3, [r3, #1]
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d116      	bne.n	8003dac <HAL_PCD_EP_DB_Transmit+0xfe>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	461a      	mov	r2, r3
 8003d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d92:	4413      	add	r3, r2
 8003d94:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	011a      	lsls	r2, r3, #4
 8003d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d9e:	4413      	add	r3, r2
 8003da0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003da4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da8:	2200      	movs	r2, #0
 8003daa:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	785b      	ldrb	r3, [r3, #1]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d126      	bne.n	8003e08 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	61fb      	str	r3, [r7, #28]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	461a      	mov	r2, r3
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	4413      	add	r3, r2
 8003dd0:	61fb      	str	r3, [r7, #28]
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	011a      	lsls	r2, r3, #4
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	4413      	add	r3, r2
 8003ddc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003de0:	61bb      	str	r3, [r7, #24]
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	881b      	ldrh	r3, [r3, #0]
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	801a      	strh	r2, [r3, #0]
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	881b      	ldrh	r3, [r3, #0]
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	801a      	strh	r2, [r3, #0]
 8003e06:	e017      	b.n	8003e38 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	785b      	ldrb	r3, [r3, #1]
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d113      	bne.n	8003e38 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1e:	4413      	add	r3, r2
 8003e20:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	011a      	lsls	r2, r3, #4
 8003e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003e30:	623b      	str	r3, [r7, #32]
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	2200      	movs	r2, #0
 8003e36:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f006 fa61 	bl	800a306 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003e44:	88fb      	ldrh	r3, [r7, #6]
 8003e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 82fc 	beq.w	8004448 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	461a      	mov	r2, r3
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	4413      	add	r3, r2
 8003e5e:	881b      	ldrh	r3, [r3, #0]
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e6a:	82fb      	strh	r3, [r7, #22]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	461a      	mov	r2, r3
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	441a      	add	r2, r3
 8003e7a:	8afb      	ldrh	r3, [r7, #22]
 8003e7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	8013      	strh	r3, [r2, #0]
 8003e90:	e2da      	b.n	8004448 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003e92:	88fb      	ldrh	r3, [r7, #6]
 8003e94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d021      	beq.n	8003ee0 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	4413      	add	r3, r2
 8003eaa:	881b      	ldrh	r3, [r3, #0]
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eb6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	441a      	add	r2, r3
 8003ec8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003ecc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ed0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ed4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ed8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	f040 82ae 	bne.w	8004448 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	695a      	ldr	r2, [r3, #20]
 8003ef0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003ef4:	441a      	add	r2, r3
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	69da      	ldr	r2, [r3, #28]
 8003efe:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003f02:	441a      	add	r2, r3
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	6a1a      	ldr	r2, [r3, #32]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d30b      	bcc.n	8003f2c <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	6a1a      	ldr	r2, [r3, #32]
 8003f20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f24:	1ad2      	subs	r2, r2, r3
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	621a      	str	r2, [r3, #32]
 8003f2a:	e017      	b.n	8003f5c <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d108      	bne.n	8003f46 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8003f34:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003f38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003f44:	e00a      	b.n	8003f5c <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	6a1b      	ldr	r3, [r3, #32]
 8003f52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	785b      	ldrb	r3, [r3, #1]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d165      	bne.n	8004030 <HAL_PCD_EP_DB_Transmit+0x382>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	461a      	mov	r2, r3
 8003f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f78:	4413      	add	r3, r2
 8003f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	011a      	lsls	r2, r3, #4
 8003f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f84:	4413      	add	r3, r2
 8003f86:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f8e:	881b      	ldrh	r3, [r3, #0]
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f9a:	801a      	strh	r2, [r3, #0]
 8003f9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fa0:	2b3e      	cmp	r3, #62	@ 0x3e
 8003fa2:	d91d      	bls.n	8003fe0 <HAL_PCD_EP_DB_Transmit+0x332>
 8003fa4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fa8:	095b      	lsrs	r3, r3, #5
 8003faa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fb0:	f003 031f 	and.w	r3, r3, #31
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d102      	bne.n	8003fbe <HAL_PCD_EP_DB_Transmit+0x310>
 8003fb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	029b      	lsls	r3, r3, #10
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fd8:	b29a      	uxth	r2, r3
 8003fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fdc:	801a      	strh	r2, [r3, #0]
 8003fde:	e044      	b.n	800406a <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003fe0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10a      	bne.n	8003ffe <HAL_PCD_EP_DB_Transmit+0x350>
 8003fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fea:	881b      	ldrh	r3, [r3, #0]
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ff2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ffa:	801a      	strh	r2, [r3, #0]
 8003ffc:	e035      	b.n	800406a <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003ffe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004002:	085b      	lsrs	r3, r3, #1
 8004004:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004006:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <HAL_PCD_EP_DB_Transmit+0x36a>
 8004012:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004014:	3301      	adds	r3, #1
 8004016:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800401a:	881b      	ldrh	r3, [r3, #0]
 800401c:	b29a      	uxth	r2, r3
 800401e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004020:	b29b      	uxth	r3, r3
 8004022:	029b      	lsls	r3, r3, #10
 8004024:	b29b      	uxth	r3, r3
 8004026:	4313      	orrs	r3, r2
 8004028:	b29a      	uxth	r2, r3
 800402a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800402c:	801a      	strh	r2, [r3, #0]
 800402e:	e01c      	b.n	800406a <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	785b      	ldrb	r3, [r3, #1]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d118      	bne.n	800406a <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	647b      	str	r3, [r7, #68]	@ 0x44
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004046:	b29b      	uxth	r3, r3
 8004048:	461a      	mov	r2, r3
 800404a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800404c:	4413      	add	r3, r2
 800404e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	011a      	lsls	r2, r3, #4
 8004056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004058:	4413      	add	r3, r2
 800405a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800405e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004060:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004064:	b29a      	uxth	r2, r3
 8004066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004068:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6818      	ldr	r0, [r3, #0]
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	6959      	ldr	r1, [r3, #20]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	891a      	ldrh	r2, [r3, #8]
 8004076:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800407a:	b29b      	uxth	r3, r3
 800407c:	f004 fb55 	bl	800872a <USB_WritePMA>
 8004080:	e1e2      	b.n	8004448 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800408a:	b29b      	uxth	r3, r3
 800408c:	461a      	mov	r2, r3
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	4413      	add	r3, r2
 8004096:	3306      	adds	r3, #6
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	6812      	ldr	r2, [r2, #0]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80040a4:	881b      	ldrh	r3, [r3, #0]
 80040a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040aa:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	699a      	ldr	r2, [r3, #24]
 80040b2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d307      	bcc.n	80040ca <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	699a      	ldr	r2, [r3, #24]
 80040be:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80040c2:	1ad2      	subs	r2, r2, r3
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	619a      	str	r2, [r3, #24]
 80040c8:	e002      	b.n	80040d0 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	2200      	movs	r2, #0
 80040ce:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	f040 80c0 	bne.w	800425a <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	785b      	ldrb	r3, [r3, #1]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d126      	bne.n	8004130 <HAL_PCD_EP_DB_Transmit+0x482>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	461a      	mov	r2, r3
 80040f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80040f6:	4413      	add	r3, r2
 80040f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	011a      	lsls	r2, r3, #4
 8004100:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004102:	4413      	add	r3, r2
 8004104:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004108:	67bb      	str	r3, [r7, #120]	@ 0x78
 800410a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800410c:	881b      	ldrh	r3, [r3, #0]
 800410e:	b29b      	uxth	r3, r3
 8004110:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004114:	b29a      	uxth	r2, r3
 8004116:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004118:	801a      	strh	r2, [r3, #0]
 800411a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	b29b      	uxth	r3, r3
 8004120:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004124:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004128:	b29a      	uxth	r2, r3
 800412a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800412c:	801a      	strh	r2, [r3, #0]
 800412e:	e01a      	b.n	8004166 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	785b      	ldrb	r3, [r3, #1]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d116      	bne.n	8004166 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	667b      	str	r3, [r7, #100]	@ 0x64
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004146:	b29b      	uxth	r3, r3
 8004148:	461a      	mov	r2, r3
 800414a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800414c:	4413      	add	r3, r2
 800414e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	011a      	lsls	r2, r3, #4
 8004156:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004158:	4413      	add	r3, r2
 800415a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800415e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004160:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004162:	2200      	movs	r2, #0
 8004164:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	677b      	str	r3, [r7, #116]	@ 0x74
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	785b      	ldrb	r3, [r3, #1]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d12b      	bne.n	80041cc <HAL_PCD_EP_DB_Transmit+0x51e>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004182:	b29b      	uxth	r3, r3
 8004184:	461a      	mov	r2, r3
 8004186:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004188:	4413      	add	r3, r2
 800418a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	011a      	lsls	r2, r3, #4
 8004192:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004194:	4413      	add	r3, r2
 8004196:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800419a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800419e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041a2:	881b      	ldrh	r3, [r3, #0]
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041b0:	801a      	strh	r2, [r3, #0]
 80041b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041b6:	881b      	ldrh	r3, [r3, #0]
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041c8:	801a      	strh	r2, [r3, #0]
 80041ca:	e017      	b.n	80041fc <HAL_PCD_EP_DB_Transmit+0x54e>
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	785b      	ldrb	r3, [r3, #1]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d113      	bne.n	80041fc <HAL_PCD_EP_DB_Transmit+0x54e>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041dc:	b29b      	uxth	r3, r3
 80041de:	461a      	mov	r2, r3
 80041e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041e2:	4413      	add	r3, r2
 80041e4:	677b      	str	r3, [r7, #116]	@ 0x74
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	011a      	lsls	r2, r3, #4
 80041ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041ee:	4413      	add	r3, r2
 80041f0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80041f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80041f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041f8:	2200      	movs	r2, #0
 80041fa:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	4619      	mov	r1, r3
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f006 f87f 	bl	800a306 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004208:	88fb      	ldrh	r3, [r7, #6]
 800420a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800420e:	2b00      	cmp	r3, #0
 8004210:	f040 811a 	bne.w	8004448 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4413      	add	r3, r2
 8004222:	881b      	ldrh	r3, [r3, #0]
 8004224:	b29b      	uxth	r3, r3
 8004226:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800422a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800422e:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	461a      	mov	r2, r3
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	441a      	add	r2, r3
 8004240:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004244:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004248:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800424c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004250:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004254:	b29b      	uxth	r3, r3
 8004256:	8013      	strh	r3, [r2, #0]
 8004258:	e0f6      	b.n	8004448 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800425a:	88fb      	ldrh	r3, [r7, #6]
 800425c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d121      	bne.n	80042a8 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	461a      	mov	r2, r3
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4413      	add	r3, r2
 8004272:	881b      	ldrh	r3, [r3, #0]
 8004274:	b29b      	uxth	r3, r3
 8004276:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800427a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800427e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	441a      	add	r2, r3
 8004290:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004294:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004298:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800429c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	f040 80ca 	bne.w	8004448 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	695a      	ldr	r2, [r3, #20]
 80042b8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80042bc:	441a      	add	r2, r3
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	69da      	ldr	r2, [r3, #28]
 80042c6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80042ca:	441a      	add	r2, r3
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	6a1a      	ldr	r2, [r3, #32]
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	691b      	ldr	r3, [r3, #16]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d30b      	bcc.n	80042f4 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	6a1a      	ldr	r2, [r3, #32]
 80042e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042ec:	1ad2      	subs	r2, r2, r3
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	621a      	str	r2, [r3, #32]
 80042f2:	e017      	b.n	8004324 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d108      	bne.n	800430e <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80042fc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004300:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800430c:	e00a      	b.n	8004324 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	6a1b      	ldr	r3, [r3, #32]
 8004312:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	2200      	movs	r2, #0
 800431a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	657b      	str	r3, [r7, #84]	@ 0x54
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	785b      	ldrb	r3, [r3, #1]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d165      	bne.n	80043fe <HAL_PCD_EP_DB_Transmit+0x750>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004340:	b29b      	uxth	r3, r3
 8004342:	461a      	mov	r2, r3
 8004344:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004346:	4413      	add	r3, r2
 8004348:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	011a      	lsls	r2, r3, #4
 8004350:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004352:	4413      	add	r3, r2
 8004354:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004358:	65bb      	str	r3, [r7, #88]	@ 0x58
 800435a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800435c:	881b      	ldrh	r3, [r3, #0]
 800435e:	b29b      	uxth	r3, r3
 8004360:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004364:	b29a      	uxth	r2, r3
 8004366:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004368:	801a      	strh	r2, [r3, #0]
 800436a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800436e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004370:	d91d      	bls.n	80043ae <HAL_PCD_EP_DB_Transmit+0x700>
 8004372:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004376:	095b      	lsrs	r3, r3, #5
 8004378:	66bb      	str	r3, [r7, #104]	@ 0x68
 800437a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800437e:	f003 031f 	and.w	r3, r3, #31
 8004382:	2b00      	cmp	r3, #0
 8004384:	d102      	bne.n	800438c <HAL_PCD_EP_DB_Transmit+0x6de>
 8004386:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004388:	3b01      	subs	r3, #1
 800438a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800438c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800438e:	881b      	ldrh	r3, [r3, #0]
 8004390:	b29a      	uxth	r2, r3
 8004392:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004394:	b29b      	uxth	r3, r3
 8004396:	029b      	lsls	r3, r3, #10
 8004398:	b29b      	uxth	r3, r3
 800439a:	4313      	orrs	r3, r2
 800439c:	b29b      	uxth	r3, r3
 800439e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043aa:	801a      	strh	r2, [r3, #0]
 80043ac:	e041      	b.n	8004432 <HAL_PCD_EP_DB_Transmit+0x784>
 80043ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10a      	bne.n	80043cc <HAL_PCD_EP_DB_Transmit+0x71e>
 80043b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043b8:	881b      	ldrh	r3, [r3, #0]
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043c8:	801a      	strh	r2, [r3, #0]
 80043ca:	e032      	b.n	8004432 <HAL_PCD_EP_DB_Transmit+0x784>
 80043cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043d0:	085b      	lsrs	r3, r3, #1
 80043d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043d8:	f003 0301 	and.w	r3, r3, #1
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d002      	beq.n	80043e6 <HAL_PCD_EP_DB_Transmit+0x738>
 80043e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043e2:	3301      	adds	r3, #1
 80043e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043e8:	881b      	ldrh	r3, [r3, #0]
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	029b      	lsls	r3, r3, #10
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	4313      	orrs	r3, r2
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043fa:	801a      	strh	r2, [r3, #0]
 80043fc:	e019      	b.n	8004432 <HAL_PCD_EP_DB_Transmit+0x784>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	785b      	ldrb	r3, [r3, #1]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d115      	bne.n	8004432 <HAL_PCD_EP_DB_Transmit+0x784>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800440e:	b29b      	uxth	r3, r3
 8004410:	461a      	mov	r2, r3
 8004412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004414:	4413      	add	r3, r2
 8004416:	657b      	str	r3, [r7, #84]	@ 0x54
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	011a      	lsls	r2, r3, #4
 800441e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004420:	4413      	add	r3, r2
 8004422:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004426:	653b      	str	r3, [r7, #80]	@ 0x50
 8004428:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800442c:	b29a      	uxth	r2, r3
 800442e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004430:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6818      	ldr	r0, [r3, #0]
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	6959      	ldr	r1, [r3, #20]
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	895a      	ldrh	r2, [r3, #10]
 800443e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004442:	b29b      	uxth	r3, r3
 8004444:	f004 f971 	bl	800872a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	461a      	mov	r2, r3
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	4413      	add	r3, r2
 8004456:	881b      	ldrh	r3, [r3, #0]
 8004458:	b29b      	uxth	r3, r3
 800445a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800445e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004462:	82bb      	strh	r3, [r7, #20]
 8004464:	8abb      	ldrh	r3, [r7, #20]
 8004466:	f083 0310 	eor.w	r3, r3, #16
 800446a:	82bb      	strh	r3, [r7, #20]
 800446c:	8abb      	ldrh	r3, [r7, #20]
 800446e:	f083 0320 	eor.w	r3, r3, #32
 8004472:	82bb      	strh	r3, [r7, #20]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	461a      	mov	r2, r3
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	441a      	add	r2, r3
 8004482:	8abb      	ldrh	r3, [r7, #20]
 8004484:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004488:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800448c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004490:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004494:	b29b      	uxth	r3, r3
 8004496:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3790      	adds	r7, #144	@ 0x90
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80044a2:	b480      	push	{r7}
 80044a4:	b087      	sub	sp, #28
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	607b      	str	r3, [r7, #4]
 80044ac:	460b      	mov	r3, r1
 80044ae:	817b      	strh	r3, [r7, #10]
 80044b0:	4613      	mov	r3, r2
 80044b2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80044b4:	897b      	ldrh	r3, [r7, #10]
 80044b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00b      	beq.n	80044d8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044c0:	897b      	ldrh	r3, [r7, #10]
 80044c2:	f003 0207 	and.w	r2, r3, #7
 80044c6:	4613      	mov	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	00db      	lsls	r3, r3, #3
 80044ce:	3310      	adds	r3, #16
 80044d0:	68fa      	ldr	r2, [r7, #12]
 80044d2:	4413      	add	r3, r2
 80044d4:	617b      	str	r3, [r7, #20]
 80044d6:	e009      	b.n	80044ec <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80044d8:	897a      	ldrh	r2, [r7, #10]
 80044da:	4613      	mov	r3, r2
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	4413      	add	r3, r2
 80044e0:	00db      	lsls	r3, r3, #3
 80044e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	4413      	add	r3, r2
 80044ea:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80044ec:	893b      	ldrh	r3, [r7, #8]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d107      	bne.n	8004502 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	2200      	movs	r2, #0
 80044f6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	b29a      	uxth	r2, r3
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	80da      	strh	r2, [r3, #6]
 8004500:	e00b      	b.n	800451a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	2201      	movs	r2, #1
 8004506:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	b29a      	uxth	r2, r3
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	0c1b      	lsrs	r3, r3, #16
 8004514:	b29a      	uxth	r2, r3
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	371c      	adds	r7, #28
 8004520:	46bd      	mov	sp, r7
 8004522:	bc80      	pop	{r7}
 8004524:	4770      	bx	lr
	...

08004528 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e272      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	f000 8087 	beq.w	8004656 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004548:	4b92      	ldr	r3, [pc, #584]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f003 030c 	and.w	r3, r3, #12
 8004550:	2b04      	cmp	r3, #4
 8004552:	d00c      	beq.n	800456e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004554:	4b8f      	ldr	r3, [pc, #572]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f003 030c 	and.w	r3, r3, #12
 800455c:	2b08      	cmp	r3, #8
 800455e:	d112      	bne.n	8004586 <HAL_RCC_OscConfig+0x5e>
 8004560:	4b8c      	ldr	r3, [pc, #560]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800456c:	d10b      	bne.n	8004586 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800456e:	4b89      	ldr	r3, [pc, #548]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d06c      	beq.n	8004654 <HAL_RCC_OscConfig+0x12c>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d168      	bne.n	8004654 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e24c      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800458e:	d106      	bne.n	800459e <HAL_RCC_OscConfig+0x76>
 8004590:	4b80      	ldr	r3, [pc, #512]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a7f      	ldr	r2, [pc, #508]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004596:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800459a:	6013      	str	r3, [r2, #0]
 800459c:	e02e      	b.n	80045fc <HAL_RCC_OscConfig+0xd4>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10c      	bne.n	80045c0 <HAL_RCC_OscConfig+0x98>
 80045a6:	4b7b      	ldr	r3, [pc, #492]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a7a      	ldr	r2, [pc, #488]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045b0:	6013      	str	r3, [r2, #0]
 80045b2:	4b78      	ldr	r3, [pc, #480]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a77      	ldr	r2, [pc, #476]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045bc:	6013      	str	r3, [r2, #0]
 80045be:	e01d      	b.n	80045fc <HAL_RCC_OscConfig+0xd4>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045c8:	d10c      	bne.n	80045e4 <HAL_RCC_OscConfig+0xbc>
 80045ca:	4b72      	ldr	r3, [pc, #456]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a71      	ldr	r2, [pc, #452]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045d4:	6013      	str	r3, [r2, #0]
 80045d6:	4b6f      	ldr	r3, [pc, #444]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a6e      	ldr	r2, [pc, #440]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045e0:	6013      	str	r3, [r2, #0]
 80045e2:	e00b      	b.n	80045fc <HAL_RCC_OscConfig+0xd4>
 80045e4:	4b6b      	ldr	r3, [pc, #428]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a6a      	ldr	r2, [pc, #424]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045ee:	6013      	str	r3, [r2, #0]
 80045f0:	4b68      	ldr	r3, [pc, #416]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a67      	ldr	r2, [pc, #412]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80045f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d013      	beq.n	800462c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004604:	f7fd fb64 	bl	8001cd0 <HAL_GetTick>
 8004608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800460a:	e008      	b.n	800461e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800460c:	f7fd fb60 	bl	8001cd0 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b64      	cmp	r3, #100	@ 0x64
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e200      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800461e:	4b5d      	ldr	r3, [pc, #372]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004626:	2b00      	cmp	r3, #0
 8004628:	d0f0      	beq.n	800460c <HAL_RCC_OscConfig+0xe4>
 800462a:	e014      	b.n	8004656 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800462c:	f7fd fb50 	bl	8001cd0 <HAL_GetTick>
 8004630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004632:	e008      	b.n	8004646 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004634:	f7fd fb4c 	bl	8001cd0 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b64      	cmp	r3, #100	@ 0x64
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e1ec      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004646:	4b53      	ldr	r3, [pc, #332]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1f0      	bne.n	8004634 <HAL_RCC_OscConfig+0x10c>
 8004652:	e000      	b.n	8004656 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d063      	beq.n	800472a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004662:	4b4c      	ldr	r3, [pc, #304]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f003 030c 	and.w	r3, r3, #12
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00b      	beq.n	8004686 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800466e:	4b49      	ldr	r3, [pc, #292]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f003 030c 	and.w	r3, r3, #12
 8004676:	2b08      	cmp	r3, #8
 8004678:	d11c      	bne.n	80046b4 <HAL_RCC_OscConfig+0x18c>
 800467a:	4b46      	ldr	r3, [pc, #280]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d116      	bne.n	80046b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004686:	4b43      	ldr	r3, [pc, #268]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d005      	beq.n	800469e <HAL_RCC_OscConfig+0x176>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	2b01      	cmp	r3, #1
 8004698:	d001      	beq.n	800469e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e1c0      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800469e:	4b3d      	ldr	r3, [pc, #244]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	00db      	lsls	r3, r3, #3
 80046ac:	4939      	ldr	r1, [pc, #228]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046b2:	e03a      	b.n	800472a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d020      	beq.n	80046fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046bc:	4b36      	ldr	r3, [pc, #216]	@ (8004798 <HAL_RCC_OscConfig+0x270>)
 80046be:	2201      	movs	r2, #1
 80046c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c2:	f7fd fb05 	bl	8001cd0 <HAL_GetTick>
 80046c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046c8:	e008      	b.n	80046dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ca:	f7fd fb01 	bl	8001cd0 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e1a1      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046dc:	4b2d      	ldr	r3, [pc, #180]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d0f0      	beq.n	80046ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	4927      	ldr	r1, [pc, #156]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	600b      	str	r3, [r1, #0]
 80046fc:	e015      	b.n	800472a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046fe:	4b26      	ldr	r3, [pc, #152]	@ (8004798 <HAL_RCC_OscConfig+0x270>)
 8004700:	2200      	movs	r2, #0
 8004702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004704:	f7fd fae4 	bl	8001cd0 <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800470a:	e008      	b.n	800471e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800470c:	f7fd fae0 	bl	8001cd0 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b02      	cmp	r3, #2
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e180      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800471e:	4b1d      	ldr	r3, [pc, #116]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d1f0      	bne.n	800470c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0308 	and.w	r3, r3, #8
 8004732:	2b00      	cmp	r3, #0
 8004734:	d03a      	beq.n	80047ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d019      	beq.n	8004772 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800473e:	4b17      	ldr	r3, [pc, #92]	@ (800479c <HAL_RCC_OscConfig+0x274>)
 8004740:	2201      	movs	r2, #1
 8004742:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004744:	f7fd fac4 	bl	8001cd0 <HAL_GetTick>
 8004748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800474a:	e008      	b.n	800475e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800474c:	f7fd fac0 	bl	8001cd0 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	2b02      	cmp	r3, #2
 8004758:	d901      	bls.n	800475e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e160      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800475e:	4b0d      	ldr	r3, [pc, #52]	@ (8004794 <HAL_RCC_OscConfig+0x26c>)
 8004760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d0f0      	beq.n	800474c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800476a:	2001      	movs	r0, #1
 800476c:	f000 fa9c 	bl	8004ca8 <RCC_Delay>
 8004770:	e01c      	b.n	80047ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004772:	4b0a      	ldr	r3, [pc, #40]	@ (800479c <HAL_RCC_OscConfig+0x274>)
 8004774:	2200      	movs	r2, #0
 8004776:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004778:	f7fd faaa 	bl	8001cd0 <HAL_GetTick>
 800477c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800477e:	e00f      	b.n	80047a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004780:	f7fd faa6 	bl	8001cd0 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	2b02      	cmp	r3, #2
 800478c:	d908      	bls.n	80047a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e146      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
 8004792:	bf00      	nop
 8004794:	40021000 	.word	0x40021000
 8004798:	42420000 	.word	0x42420000
 800479c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047a0:	4b92      	ldr	r3, [pc, #584]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80047a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a4:	f003 0302 	and.w	r3, r3, #2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1e9      	bne.n	8004780 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f000 80a6 	beq.w	8004906 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047ba:	2300      	movs	r3, #0
 80047bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047be:	4b8b      	ldr	r3, [pc, #556]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d10d      	bne.n	80047e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ca:	4b88      	ldr	r3, [pc, #544]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80047cc:	69db      	ldr	r3, [r3, #28]
 80047ce:	4a87      	ldr	r2, [pc, #540]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80047d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047d4:	61d3      	str	r3, [r2, #28]
 80047d6:	4b85      	ldr	r3, [pc, #532]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80047d8:	69db      	ldr	r3, [r3, #28]
 80047da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047de:	60bb      	str	r3, [r7, #8]
 80047e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047e2:	2301      	movs	r3, #1
 80047e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047e6:	4b82      	ldr	r3, [pc, #520]	@ (80049f0 <HAL_RCC_OscConfig+0x4c8>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d118      	bne.n	8004824 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047f2:	4b7f      	ldr	r3, [pc, #508]	@ (80049f0 <HAL_RCC_OscConfig+0x4c8>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a7e      	ldr	r2, [pc, #504]	@ (80049f0 <HAL_RCC_OscConfig+0x4c8>)
 80047f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047fe:	f7fd fa67 	bl	8001cd0 <HAL_GetTick>
 8004802:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004804:	e008      	b.n	8004818 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004806:	f7fd fa63 	bl	8001cd0 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	2b64      	cmp	r3, #100	@ 0x64
 8004812:	d901      	bls.n	8004818 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004814:	2303      	movs	r3, #3
 8004816:	e103      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004818:	4b75      	ldr	r3, [pc, #468]	@ (80049f0 <HAL_RCC_OscConfig+0x4c8>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004820:	2b00      	cmp	r3, #0
 8004822:	d0f0      	beq.n	8004806 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	2b01      	cmp	r3, #1
 800482a:	d106      	bne.n	800483a <HAL_RCC_OscConfig+0x312>
 800482c:	4b6f      	ldr	r3, [pc, #444]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	4a6e      	ldr	r2, [pc, #440]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004832:	f043 0301 	orr.w	r3, r3, #1
 8004836:	6213      	str	r3, [r2, #32]
 8004838:	e02d      	b.n	8004896 <HAL_RCC_OscConfig+0x36e>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d10c      	bne.n	800485c <HAL_RCC_OscConfig+0x334>
 8004842:	4b6a      	ldr	r3, [pc, #424]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004844:	6a1b      	ldr	r3, [r3, #32]
 8004846:	4a69      	ldr	r2, [pc, #420]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004848:	f023 0301 	bic.w	r3, r3, #1
 800484c:	6213      	str	r3, [r2, #32]
 800484e:	4b67      	ldr	r3, [pc, #412]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	4a66      	ldr	r2, [pc, #408]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004854:	f023 0304 	bic.w	r3, r3, #4
 8004858:	6213      	str	r3, [r2, #32]
 800485a:	e01c      	b.n	8004896 <HAL_RCC_OscConfig+0x36e>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	2b05      	cmp	r3, #5
 8004862:	d10c      	bne.n	800487e <HAL_RCC_OscConfig+0x356>
 8004864:	4b61      	ldr	r3, [pc, #388]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004866:	6a1b      	ldr	r3, [r3, #32]
 8004868:	4a60      	ldr	r2, [pc, #384]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 800486a:	f043 0304 	orr.w	r3, r3, #4
 800486e:	6213      	str	r3, [r2, #32]
 8004870:	4b5e      	ldr	r3, [pc, #376]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004872:	6a1b      	ldr	r3, [r3, #32]
 8004874:	4a5d      	ldr	r2, [pc, #372]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004876:	f043 0301 	orr.w	r3, r3, #1
 800487a:	6213      	str	r3, [r2, #32]
 800487c:	e00b      	b.n	8004896 <HAL_RCC_OscConfig+0x36e>
 800487e:	4b5b      	ldr	r3, [pc, #364]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	4a5a      	ldr	r2, [pc, #360]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004884:	f023 0301 	bic.w	r3, r3, #1
 8004888:	6213      	str	r3, [r2, #32]
 800488a:	4b58      	ldr	r3, [pc, #352]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	4a57      	ldr	r2, [pc, #348]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004890:	f023 0304 	bic.w	r3, r3, #4
 8004894:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d015      	beq.n	80048ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800489e:	f7fd fa17 	bl	8001cd0 <HAL_GetTick>
 80048a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048a4:	e00a      	b.n	80048bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048a6:	f7fd fa13 	bl	8001cd0 <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d901      	bls.n	80048bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e0b1      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048bc:	4b4b      	ldr	r3, [pc, #300]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d0ee      	beq.n	80048a6 <HAL_RCC_OscConfig+0x37e>
 80048c8:	e014      	b.n	80048f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ca:	f7fd fa01 	bl	8001cd0 <HAL_GetTick>
 80048ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048d0:	e00a      	b.n	80048e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048d2:	f7fd f9fd 	bl	8001cd0 <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d901      	bls.n	80048e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e09b      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048e8:	4b40      	ldr	r3, [pc, #256]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d1ee      	bne.n	80048d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80048f4:	7dfb      	ldrb	r3, [r7, #23]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d105      	bne.n	8004906 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048fa:	4b3c      	ldr	r3, [pc, #240]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	4a3b      	ldr	r2, [pc, #236]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004900:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004904:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	69db      	ldr	r3, [r3, #28]
 800490a:	2b00      	cmp	r3, #0
 800490c:	f000 8087 	beq.w	8004a1e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004910:	4b36      	ldr	r3, [pc, #216]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f003 030c 	and.w	r3, r3, #12
 8004918:	2b08      	cmp	r3, #8
 800491a:	d061      	beq.n	80049e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	69db      	ldr	r3, [r3, #28]
 8004920:	2b02      	cmp	r3, #2
 8004922:	d146      	bne.n	80049b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004924:	4b33      	ldr	r3, [pc, #204]	@ (80049f4 <HAL_RCC_OscConfig+0x4cc>)
 8004926:	2200      	movs	r2, #0
 8004928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800492a:	f7fd f9d1 	bl	8001cd0 <HAL_GetTick>
 800492e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004930:	e008      	b.n	8004944 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004932:	f7fd f9cd 	bl	8001cd0 <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d901      	bls.n	8004944 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e06d      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004944:	4b29      	ldr	r3, [pc, #164]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1f0      	bne.n	8004932 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a1b      	ldr	r3, [r3, #32]
 8004954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004958:	d108      	bne.n	800496c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800495a:	4b24      	ldr	r3, [pc, #144]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	4921      	ldr	r1, [pc, #132]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004968:	4313      	orrs	r3, r2
 800496a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800496c:	4b1f      	ldr	r3, [pc, #124]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a19      	ldr	r1, [r3, #32]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497c:	430b      	orrs	r3, r1
 800497e:	491b      	ldr	r1, [pc, #108]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 8004980:	4313      	orrs	r3, r2
 8004982:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004984:	4b1b      	ldr	r3, [pc, #108]	@ (80049f4 <HAL_RCC_OscConfig+0x4cc>)
 8004986:	2201      	movs	r2, #1
 8004988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800498a:	f7fd f9a1 	bl	8001cd0 <HAL_GetTick>
 800498e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004990:	e008      	b.n	80049a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004992:	f7fd f99d 	bl	8001cd0 <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	2b02      	cmp	r3, #2
 800499e:	d901      	bls.n	80049a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e03d      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049a4:	4b11      	ldr	r3, [pc, #68]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d0f0      	beq.n	8004992 <HAL_RCC_OscConfig+0x46a>
 80049b0:	e035      	b.n	8004a1e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b2:	4b10      	ldr	r3, [pc, #64]	@ (80049f4 <HAL_RCC_OscConfig+0x4cc>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b8:	f7fd f98a 	bl	8001cd0 <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c0:	f7fd f986 	bl	8001cd0 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e026      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049d2:	4b06      	ldr	r3, [pc, #24]	@ (80049ec <HAL_RCC_OscConfig+0x4c4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1f0      	bne.n	80049c0 <HAL_RCC_OscConfig+0x498>
 80049de:	e01e      	b.n	8004a1e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	69db      	ldr	r3, [r3, #28]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d107      	bne.n	80049f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e019      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
 80049ec:	40021000 	.word	0x40021000
 80049f0:	40007000 	.word	0x40007000
 80049f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80049f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004a28 <HAL_RCC_OscConfig+0x500>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a1b      	ldr	r3, [r3, #32]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d106      	bne.n	8004a1a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d001      	beq.n	8004a1e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e000      	b.n	8004a20 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3718      	adds	r7, #24
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	40021000 	.word	0x40021000

08004a2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e0d0      	b.n	8004be2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a40:	4b6a      	ldr	r3, [pc, #424]	@ (8004bec <HAL_RCC_ClockConfig+0x1c0>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0307 	and.w	r3, r3, #7
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d910      	bls.n	8004a70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a4e:	4b67      	ldr	r3, [pc, #412]	@ (8004bec <HAL_RCC_ClockConfig+0x1c0>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f023 0207 	bic.w	r2, r3, #7
 8004a56:	4965      	ldr	r1, [pc, #404]	@ (8004bec <HAL_RCC_ClockConfig+0x1c0>)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a5e:	4b63      	ldr	r3, [pc, #396]	@ (8004bec <HAL_RCC_ClockConfig+0x1c0>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0307 	and.w	r3, r3, #7
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d001      	beq.n	8004a70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e0b8      	b.n	8004be2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d020      	beq.n	8004abe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0304 	and.w	r3, r3, #4
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d005      	beq.n	8004a94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a88:	4b59      	ldr	r3, [pc, #356]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	4a58      	ldr	r2, [pc, #352]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d005      	beq.n	8004aac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004aa0:	4b53      	ldr	r3, [pc, #332]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	4a52      	ldr	r2, [pc, #328]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004aaa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aac:	4b50      	ldr	r3, [pc, #320]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	494d      	ldr	r1, [pc, #308]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d040      	beq.n	8004b4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d107      	bne.n	8004ae2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ad2:	4b47      	ldr	r3, [pc, #284]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d115      	bne.n	8004b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e07f      	b.n	8004be2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d107      	bne.n	8004afa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aea:	4b41      	ldr	r3, [pc, #260]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d109      	bne.n	8004b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e073      	b.n	8004be2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004afa:	4b3d      	ldr	r3, [pc, #244]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0302 	and.w	r3, r3, #2
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e06b      	b.n	8004be2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b0a:	4b39      	ldr	r3, [pc, #228]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f023 0203 	bic.w	r2, r3, #3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	4936      	ldr	r1, [pc, #216]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b1c:	f7fd f8d8 	bl	8001cd0 <HAL_GetTick>
 8004b20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b22:	e00a      	b.n	8004b3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b24:	f7fd f8d4 	bl	8001cd0 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e053      	b.n	8004be2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f003 020c 	and.w	r2, r3, #12
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d1eb      	bne.n	8004b24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b4c:	4b27      	ldr	r3, [pc, #156]	@ (8004bec <HAL_RCC_ClockConfig+0x1c0>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0307 	and.w	r3, r3, #7
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d210      	bcs.n	8004b7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b5a:	4b24      	ldr	r3, [pc, #144]	@ (8004bec <HAL_RCC_ClockConfig+0x1c0>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f023 0207 	bic.w	r2, r3, #7
 8004b62:	4922      	ldr	r1, [pc, #136]	@ (8004bec <HAL_RCC_ClockConfig+0x1c0>)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b6a:	4b20      	ldr	r3, [pc, #128]	@ (8004bec <HAL_RCC_ClockConfig+0x1c0>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0307 	and.w	r3, r3, #7
 8004b72:	683a      	ldr	r2, [r7, #0]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d001      	beq.n	8004b7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e032      	b.n	8004be2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0304 	and.w	r3, r3, #4
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d008      	beq.n	8004b9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b88:	4b19      	ldr	r3, [pc, #100]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	4916      	ldr	r1, [pc, #88]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0308 	and.w	r3, r3, #8
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d009      	beq.n	8004bba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ba6:	4b12      	ldr	r3, [pc, #72]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	00db      	lsls	r3, r3, #3
 8004bb4:	490e      	ldr	r1, [pc, #56]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bba:	f000 f821 	bl	8004c00 <HAL_RCC_GetSysClockFreq>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	091b      	lsrs	r3, r3, #4
 8004bc6:	f003 030f 	and.w	r3, r3, #15
 8004bca:	490a      	ldr	r1, [pc, #40]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8004bcc:	5ccb      	ldrb	r3, [r1, r3]
 8004bce:	fa22 f303 	lsr.w	r3, r2, r3
 8004bd2:	4a09      	ldr	r2, [pc, #36]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1cc>)
 8004bd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004bd6:	4b09      	ldr	r3, [pc, #36]	@ (8004bfc <HAL_RCC_ClockConfig+0x1d0>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f7fd f836 	bl	8001c4c <HAL_InitTick>

  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	40022000 	.word	0x40022000
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	0800a878 	.word	0x0800a878
 8004bf8:	2000007c 	.word	0x2000007c
 8004bfc:	20000080 	.word	0x20000080

08004c00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b087      	sub	sp, #28
 8004c04:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	60fb      	str	r3, [r7, #12]
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60bb      	str	r3, [r7, #8]
 8004c0e:	2300      	movs	r3, #0
 8004c10:	617b      	str	r3, [r7, #20]
 8004c12:	2300      	movs	r3, #0
 8004c14:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f003 030c 	and.w	r3, r3, #12
 8004c26:	2b04      	cmp	r3, #4
 8004c28:	d002      	beq.n	8004c30 <HAL_RCC_GetSysClockFreq+0x30>
 8004c2a:	2b08      	cmp	r3, #8
 8004c2c:	d003      	beq.n	8004c36 <HAL_RCC_GetSysClockFreq+0x36>
 8004c2e:	e027      	b.n	8004c80 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c30:	4b19      	ldr	r3, [pc, #100]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c32:	613b      	str	r3, [r7, #16]
      break;
 8004c34:	e027      	b.n	8004c86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	0c9b      	lsrs	r3, r3, #18
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	4a17      	ldr	r2, [pc, #92]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004c40:	5cd3      	ldrb	r3, [r2, r3]
 8004c42:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d010      	beq.n	8004c70 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c4e:	4b11      	ldr	r3, [pc, #68]	@ (8004c94 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	0c5b      	lsrs	r3, r3, #17
 8004c54:	f003 0301 	and.w	r3, r3, #1
 8004c58:	4a11      	ldr	r2, [pc, #68]	@ (8004ca0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004c5a:	5cd3      	ldrb	r3, [r2, r3]
 8004c5c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a0d      	ldr	r2, [pc, #52]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c62:	fb03 f202 	mul.w	r2, r3, r2
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c6c:	617b      	str	r3, [r7, #20]
 8004c6e:	e004      	b.n	8004c7a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a0c      	ldr	r2, [pc, #48]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c74:	fb02 f303 	mul.w	r3, r2, r3
 8004c78:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	613b      	str	r3, [r7, #16]
      break;
 8004c7e:	e002      	b.n	8004c86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c80:	4b05      	ldr	r3, [pc, #20]	@ (8004c98 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c82:	613b      	str	r3, [r7, #16]
      break;
 8004c84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c86:	693b      	ldr	r3, [r7, #16]
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	371c      	adds	r7, #28
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bc80      	pop	{r7}
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	40021000 	.word	0x40021000
 8004c98:	007a1200 	.word	0x007a1200
 8004c9c:	0800a888 	.word	0x0800a888
 8004ca0:	0800a898 	.word	0x0800a898
 8004ca4:	003d0900 	.word	0x003d0900

08004ca8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8004cdc <RCC_Delay+0x34>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a0a      	ldr	r2, [pc, #40]	@ (8004ce0 <RCC_Delay+0x38>)
 8004cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cba:	0a5b      	lsrs	r3, r3, #9
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	fb02 f303 	mul.w	r3, r2, r3
 8004cc2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004cc4:	bf00      	nop
  }
  while (Delay --);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	1e5a      	subs	r2, r3, #1
 8004cca:	60fa      	str	r2, [r7, #12]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1f9      	bne.n	8004cc4 <RCC_Delay+0x1c>
}
 8004cd0:	bf00      	nop
 8004cd2:	bf00      	nop
 8004cd4:	3714      	adds	r7, #20
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bc80      	pop	{r7}
 8004cda:	4770      	bx	lr
 8004cdc:	2000007c 	.word	0x2000007c
 8004ce0:	10624dd3 	.word	0x10624dd3

08004ce4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b086      	sub	sp, #24
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	613b      	str	r3, [r7, #16]
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0301 	and.w	r3, r3, #1
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d07d      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004d00:	2300      	movs	r3, #0
 8004d02:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d04:	4b4f      	ldr	r3, [pc, #316]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d06:	69db      	ldr	r3, [r3, #28]
 8004d08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d10d      	bne.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d10:	4b4c      	ldr	r3, [pc, #304]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d12:	69db      	ldr	r3, [r3, #28]
 8004d14:	4a4b      	ldr	r2, [pc, #300]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d1a:	61d3      	str	r3, [r2, #28]
 8004d1c:	4b49      	ldr	r3, [pc, #292]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d1e:	69db      	ldr	r3, [r3, #28]
 8004d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d24:	60bb      	str	r3, [r7, #8]
 8004d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d2c:	4b46      	ldr	r3, [pc, #280]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d118      	bne.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d38:	4b43      	ldr	r3, [pc, #268]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a42      	ldr	r2, [pc, #264]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d44:	f7fc ffc4 	bl	8001cd0 <HAL_GetTick>
 8004d48:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d4a:	e008      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d4c:	f7fc ffc0 	bl	8001cd0 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	2b64      	cmp	r3, #100	@ 0x64
 8004d58:	d901      	bls.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e06d      	b.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d5e:	4b3a      	ldr	r3, [pc, #232]	@ (8004e48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d0f0      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d6a:	4b36      	ldr	r3, [pc, #216]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d72:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d02e      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d027      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d88:	4b2e      	ldr	r3, [pc, #184]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d90:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d92:	4b2e      	ldr	r3, [pc, #184]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d94:	2201      	movs	r2, #1
 8004d96:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d98:	4b2c      	ldr	r3, [pc, #176]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d9e:	4a29      	ldr	r2, [pc, #164]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d014      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dae:	f7fc ff8f 	bl	8001cd0 <HAL_GetTick>
 8004db2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004db4:	e00a      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004db6:	f7fc ff8b 	bl	8001cd0 <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d901      	bls.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e036      	b.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d0ee      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	4917      	ldr	r1, [pc, #92]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004dea:	7dfb      	ldrb	r3, [r7, #23]
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d105      	bne.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004df0:	4b14      	ldr	r3, [pc, #80]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df2:	69db      	ldr	r3, [r3, #28]
 8004df4:	4a13      	ldr	r2, [pc, #76]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dfa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0302 	and.w	r3, r3, #2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d008      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e08:	4b0e      	ldr	r3, [pc, #56]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	490b      	ldr	r1, [pc, #44]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0310 	and.w	r3, r3, #16
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d008      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e26:	4b07      	ldr	r3, [pc, #28]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	4904      	ldr	r1, [pc, #16]	@ (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e34:	4313      	orrs	r3, r2
 8004e36:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3718      	adds	r7, #24
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	40021000 	.word	0x40021000
 8004e48:	40007000 	.word	0x40007000
 8004e4c:	42420440 	.word	0x42420440

08004e50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b082      	sub	sp, #8
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e041      	b.n	8004ee6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d106      	bne.n	8004e7c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f7fc fd44 	bl	8001904 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2202      	movs	r2, #2
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3304      	adds	r3, #4
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	4610      	mov	r0, r2
 8004e90:	f000 fc9e 	bl	80057d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d109      	bne.n	8004f14 <HAL_TIM_PWM_Start+0x24>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	bf14      	ite	ne
 8004f0c:	2301      	movne	r3, #1
 8004f0e:	2300      	moveq	r3, #0
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	e022      	b.n	8004f5a <HAL_TIM_PWM_Start+0x6a>
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	2b04      	cmp	r3, #4
 8004f18:	d109      	bne.n	8004f2e <HAL_TIM_PWM_Start+0x3e>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	bf14      	ite	ne
 8004f26:	2301      	movne	r3, #1
 8004f28:	2300      	moveq	r3, #0
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	e015      	b.n	8004f5a <HAL_TIM_PWM_Start+0x6a>
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b08      	cmp	r3, #8
 8004f32:	d109      	bne.n	8004f48 <HAL_TIM_PWM_Start+0x58>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	bf14      	ite	ne
 8004f40:	2301      	movne	r3, #1
 8004f42:	2300      	moveq	r3, #0
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	e008      	b.n	8004f5a <HAL_TIM_PWM_Start+0x6a>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	bf14      	ite	ne
 8004f54:	2301      	movne	r3, #1
 8004f56:	2300      	moveq	r3, #0
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e05e      	b.n	8005020 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d104      	bne.n	8004f72 <HAL_TIM_PWM_Start+0x82>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f70:	e013      	b.n	8004f9a <HAL_TIM_PWM_Start+0xaa>
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	2b04      	cmp	r3, #4
 8004f76:	d104      	bne.n	8004f82 <HAL_TIM_PWM_Start+0x92>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f80:	e00b      	b.n	8004f9a <HAL_TIM_PWM_Start+0xaa>
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	2b08      	cmp	r3, #8
 8004f86:	d104      	bne.n	8004f92 <HAL_TIM_PWM_Start+0xa2>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f90:	e003      	b.n	8004f9a <HAL_TIM_PWM_Start+0xaa>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2202      	movs	r2, #2
 8004f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	6839      	ldr	r1, [r7, #0]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 ff17 	bl	8005dd6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a1e      	ldr	r2, [pc, #120]	@ (8005028 <HAL_TIM_PWM_Start+0x138>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d107      	bne.n	8004fc2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fc0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a18      	ldr	r2, [pc, #96]	@ (8005028 <HAL_TIM_PWM_Start+0x138>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d00e      	beq.n	8004fea <HAL_TIM_PWM_Start+0xfa>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fd4:	d009      	beq.n	8004fea <HAL_TIM_PWM_Start+0xfa>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a14      	ldr	r2, [pc, #80]	@ (800502c <HAL_TIM_PWM_Start+0x13c>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d004      	beq.n	8004fea <HAL_TIM_PWM_Start+0xfa>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a12      	ldr	r2, [pc, #72]	@ (8005030 <HAL_TIM_PWM_Start+0x140>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d111      	bne.n	800500e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f003 0307 	and.w	r3, r3, #7
 8004ff4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2b06      	cmp	r3, #6
 8004ffa:	d010      	beq.n	800501e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800500c:	e007      	b.n	800501e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f042 0201 	orr.w	r2, r2, #1
 800501c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	40012c00 	.word	0x40012c00
 800502c:	40000400 	.word	0x40000400
 8005030:	40000800 	.word	0x40000800

08005034 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e041      	b.n	80050ca <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800504c:	b2db      	uxtb	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d106      	bne.n	8005060 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7fc fc82 	bl	8001964 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3304      	adds	r3, #4
 8005070:	4619      	mov	r1, r3
 8005072:	4610      	mov	r0, r2
 8005074:	f000 fbac 	bl	80057d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3708      	adds	r7, #8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
	...

080050d4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050de:	2300      	movs	r3, #0
 80050e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d104      	bne.n	80050f2 <HAL_TIM_IC_Start_IT+0x1e>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	e013      	b.n	800511a <HAL_TIM_IC_Start_IT+0x46>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	d104      	bne.n	8005102 <HAL_TIM_IC_Start_IT+0x2e>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	e00b      	b.n	800511a <HAL_TIM_IC_Start_IT+0x46>
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b08      	cmp	r3, #8
 8005106:	d104      	bne.n	8005112 <HAL_TIM_IC_Start_IT+0x3e>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800510e:	b2db      	uxtb	r3, r3
 8005110:	e003      	b.n	800511a <HAL_TIM_IC_Start_IT+0x46>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005118:	b2db      	uxtb	r3, r3
 800511a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d104      	bne.n	800512c <HAL_TIM_IC_Start_IT+0x58>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005128:	b2db      	uxtb	r3, r3
 800512a:	e013      	b.n	8005154 <HAL_TIM_IC_Start_IT+0x80>
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	2b04      	cmp	r3, #4
 8005130:	d104      	bne.n	800513c <HAL_TIM_IC_Start_IT+0x68>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005138:	b2db      	uxtb	r3, r3
 800513a:	e00b      	b.n	8005154 <HAL_TIM_IC_Start_IT+0x80>
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	2b08      	cmp	r3, #8
 8005140:	d104      	bne.n	800514c <HAL_TIM_IC_Start_IT+0x78>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005148:	b2db      	uxtb	r3, r3
 800514a:	e003      	b.n	8005154 <HAL_TIM_IC_Start_IT+0x80>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005152:	b2db      	uxtb	r3, r3
 8005154:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005156:	7bbb      	ldrb	r3, [r7, #14]
 8005158:	2b01      	cmp	r3, #1
 800515a:	d102      	bne.n	8005162 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800515c:	7b7b      	ldrb	r3, [r7, #13]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d001      	beq.n	8005166 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e0b8      	b.n	80052d8 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d104      	bne.n	8005176 <HAL_TIM_IC_Start_IT+0xa2>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2202      	movs	r2, #2
 8005170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005174:	e013      	b.n	800519e <HAL_TIM_IC_Start_IT+0xca>
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	2b04      	cmp	r3, #4
 800517a:	d104      	bne.n	8005186 <HAL_TIM_IC_Start_IT+0xb2>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005184:	e00b      	b.n	800519e <HAL_TIM_IC_Start_IT+0xca>
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	2b08      	cmp	r3, #8
 800518a:	d104      	bne.n	8005196 <HAL_TIM_IC_Start_IT+0xc2>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2202      	movs	r2, #2
 8005190:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005194:	e003      	b.n	800519e <HAL_TIM_IC_Start_IT+0xca>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2202      	movs	r2, #2
 800519a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d104      	bne.n	80051ae <HAL_TIM_IC_Start_IT+0xda>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051ac:	e013      	b.n	80051d6 <HAL_TIM_IC_Start_IT+0x102>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b04      	cmp	r3, #4
 80051b2:	d104      	bne.n	80051be <HAL_TIM_IC_Start_IT+0xea>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2202      	movs	r2, #2
 80051b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051bc:	e00b      	b.n	80051d6 <HAL_TIM_IC_Start_IT+0x102>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2b08      	cmp	r3, #8
 80051c2:	d104      	bne.n	80051ce <HAL_TIM_IC_Start_IT+0xfa>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051cc:	e003      	b.n	80051d6 <HAL_TIM_IC_Start_IT+0x102>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2202      	movs	r2, #2
 80051d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	2b0c      	cmp	r3, #12
 80051da:	d841      	bhi.n	8005260 <HAL_TIM_IC_Start_IT+0x18c>
 80051dc:	a201      	add	r2, pc, #4	@ (adr r2, 80051e4 <HAL_TIM_IC_Start_IT+0x110>)
 80051de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e2:	bf00      	nop
 80051e4:	08005219 	.word	0x08005219
 80051e8:	08005261 	.word	0x08005261
 80051ec:	08005261 	.word	0x08005261
 80051f0:	08005261 	.word	0x08005261
 80051f4:	0800522b 	.word	0x0800522b
 80051f8:	08005261 	.word	0x08005261
 80051fc:	08005261 	.word	0x08005261
 8005200:	08005261 	.word	0x08005261
 8005204:	0800523d 	.word	0x0800523d
 8005208:	08005261 	.word	0x08005261
 800520c:	08005261 	.word	0x08005261
 8005210:	08005261 	.word	0x08005261
 8005214:	0800524f 	.word	0x0800524f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68da      	ldr	r2, [r3, #12]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f042 0202 	orr.w	r2, r2, #2
 8005226:	60da      	str	r2, [r3, #12]
      break;
 8005228:	e01d      	b.n	8005266 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68da      	ldr	r2, [r3, #12]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f042 0204 	orr.w	r2, r2, #4
 8005238:	60da      	str	r2, [r3, #12]
      break;
 800523a:	e014      	b.n	8005266 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68da      	ldr	r2, [r3, #12]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f042 0208 	orr.w	r2, r2, #8
 800524a:	60da      	str	r2, [r3, #12]
      break;
 800524c:	e00b      	b.n	8005266 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68da      	ldr	r2, [r3, #12]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f042 0210 	orr.w	r2, r2, #16
 800525c:	60da      	str	r2, [r3, #12]
      break;
 800525e:	e002      	b.n	8005266 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	73fb      	strb	r3, [r7, #15]
      break;
 8005264:	bf00      	nop
  }

  if (status == HAL_OK)
 8005266:	7bfb      	ldrb	r3, [r7, #15]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d134      	bne.n	80052d6 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2201      	movs	r2, #1
 8005272:	6839      	ldr	r1, [r7, #0]
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fdae 	bl	8005dd6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a18      	ldr	r2, [pc, #96]	@ (80052e0 <HAL_TIM_IC_Start_IT+0x20c>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d00e      	beq.n	80052a2 <HAL_TIM_IC_Start_IT+0x1ce>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800528c:	d009      	beq.n	80052a2 <HAL_TIM_IC_Start_IT+0x1ce>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a14      	ldr	r2, [pc, #80]	@ (80052e4 <HAL_TIM_IC_Start_IT+0x210>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d004      	beq.n	80052a2 <HAL_TIM_IC_Start_IT+0x1ce>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a12      	ldr	r2, [pc, #72]	@ (80052e8 <HAL_TIM_IC_Start_IT+0x214>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d111      	bne.n	80052c6 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f003 0307 	and.w	r3, r3, #7
 80052ac:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	2b06      	cmp	r3, #6
 80052b2:	d010      	beq.n	80052d6 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f042 0201 	orr.w	r2, r2, #1
 80052c2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c4:	e007      	b.n	80052d6 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f042 0201 	orr.w	r2, r2, #1
 80052d4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80052d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3710      	adds	r7, #16
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	40012c00 	.word	0x40012c00
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40000800 	.word	0x40000800

080052ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d020      	beq.n	8005350 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f003 0302 	and.w	r3, r3, #2
 8005314:	2b00      	cmp	r3, #0
 8005316:	d01b      	beq.n	8005350 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f06f 0202 	mvn.w	r2, #2
 8005320:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	f003 0303 	and.w	r3, r3, #3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d003      	beq.n	800533e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f7fb fe4e 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 800533c:	e005      	b.n	800534a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 fa2b 	bl	800579a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 fa31 	bl	80057ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	f003 0304 	and.w	r3, r3, #4
 8005356:	2b00      	cmp	r3, #0
 8005358:	d020      	beq.n	800539c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b00      	cmp	r3, #0
 8005362:	d01b      	beq.n	800539c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f06f 0204 	mvn.w	r2, #4
 800536c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2202      	movs	r2, #2
 8005372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	699b      	ldr	r3, [r3, #24]
 800537a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800537e:	2b00      	cmp	r3, #0
 8005380:	d003      	beq.n	800538a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f7fb fe28 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8005388:	e005      	b.n	8005396 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 fa05 	bl	800579a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f000 fa0b 	bl	80057ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f003 0308 	and.w	r3, r3, #8
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d020      	beq.n	80053e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d01b      	beq.n	80053e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f06f 0208 	mvn.w	r2, #8
 80053b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2204      	movs	r2, #4
 80053be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	69db      	ldr	r3, [r3, #28]
 80053c6:	f003 0303 	and.w	r3, r3, #3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d003      	beq.n	80053d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7fb fe02 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 80053d4:	e005      	b.n	80053e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f9df 	bl	800579a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 f9e5 	bl	80057ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f003 0310 	and.w	r3, r3, #16
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d020      	beq.n	8005434 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f003 0310 	and.w	r3, r3, #16
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d01b      	beq.n	8005434 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f06f 0210 	mvn.w	r2, #16
 8005404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2208      	movs	r2, #8
 800540a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	69db      	ldr	r3, [r3, #28]
 8005412:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005416:	2b00      	cmp	r3, #0
 8005418:	d003      	beq.n	8005422 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7fb fddc 	bl	8000fd8 <HAL_TIM_IC_CaptureCallback>
 8005420:	e005      	b.n	800542e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 f9b9 	bl	800579a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 f9bf 	bl	80057ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00c      	beq.n	8005458 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f003 0301 	and.w	r3, r3, #1
 8005444:	2b00      	cmp	r3, #0
 8005446:	d007      	beq.n	8005458 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0201 	mvn.w	r2, #1
 8005450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f998 	bl	8005788 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00c      	beq.n	800547c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005468:	2b00      	cmp	r3, #0
 800546a:	d007      	beq.n	800547c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 fe28 	bl	80060cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00c      	beq.n	80054a0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800548c:	2b00      	cmp	r3, #0
 800548e:	d007      	beq.n	80054a0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f98f 	bl	80057be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	f003 0320 	and.w	r3, r3, #32
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00c      	beq.n	80054c4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f003 0320 	and.w	r3, r3, #32
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d007      	beq.n	80054c4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f06f 0220 	mvn.w	r2, #32
 80054bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 fdfb 	bl	80060ba <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054c4:	bf00      	nop
 80054c6:	3710      	adds	r7, #16
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d101      	bne.n	80054ea <HAL_TIM_IC_ConfigChannel+0x1e>
 80054e6:	2302      	movs	r3, #2
 80054e8:	e088      	b.n	80055fc <HAL_TIM_IC_ConfigChannel+0x130>
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d11b      	bne.n	8005530 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005508:	f000 fb58 	bl	8005bbc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699a      	ldr	r2, [r3, #24]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f022 020c 	bic.w	r2, r2, #12
 800551a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6999      	ldr	r1, [r3, #24]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	689a      	ldr	r2, [r3, #8]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	430a      	orrs	r2, r1
 800552c:	619a      	str	r2, [r3, #24]
 800552e:	e060      	b.n	80055f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2b04      	cmp	r3, #4
 8005534:	d11c      	bne.n	8005570 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005546:	f000 fb93 	bl	8005c70 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	699a      	ldr	r2, [r3, #24]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005558:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	6999      	ldr	r1, [r3, #24]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	021a      	lsls	r2, r3, #8
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	430a      	orrs	r2, r1
 800556c:	619a      	str	r2, [r3, #24]
 800556e:	e040      	b.n	80055f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b08      	cmp	r3, #8
 8005574:	d11b      	bne.n	80055ae <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005586:	f000 fbaf 	bl	8005ce8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	69da      	ldr	r2, [r3, #28]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f022 020c 	bic.w	r2, r2, #12
 8005598:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	69d9      	ldr	r1, [r3, #28]
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	430a      	orrs	r2, r1
 80055aa:	61da      	str	r2, [r3, #28]
 80055ac:	e021      	b.n	80055f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2b0c      	cmp	r3, #12
 80055b2:	d11c      	bne.n	80055ee <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80055c4:	f000 fbcb 	bl	8005d5e <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	69da      	ldr	r2, [r3, #28]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80055d6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	69d9      	ldr	r1, [r3, #28]
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	021a      	lsls	r2, r3, #8
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	430a      	orrs	r2, r1
 80055ea:	61da      	str	r2, [r3, #28]
 80055ec:	e001      	b.n	80055f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3718      	adds	r7, #24
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005610:	2300      	movs	r3, #0
 8005612:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800561a:	2b01      	cmp	r3, #1
 800561c:	d101      	bne.n	8005622 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800561e:	2302      	movs	r3, #2
 8005620:	e0ae      	b.n	8005780 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b0c      	cmp	r3, #12
 800562e:	f200 809f 	bhi.w	8005770 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005632:	a201      	add	r2, pc, #4	@ (adr r2, 8005638 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005638:	0800566d 	.word	0x0800566d
 800563c:	08005771 	.word	0x08005771
 8005640:	08005771 	.word	0x08005771
 8005644:	08005771 	.word	0x08005771
 8005648:	080056ad 	.word	0x080056ad
 800564c:	08005771 	.word	0x08005771
 8005650:	08005771 	.word	0x08005771
 8005654:	08005771 	.word	0x08005771
 8005658:	080056ef 	.word	0x080056ef
 800565c:	08005771 	.word	0x08005771
 8005660:	08005771 	.word	0x08005771
 8005664:	08005771 	.word	0x08005771
 8005668:	0800572f 	.word	0x0800572f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68b9      	ldr	r1, [r7, #8]
 8005672:	4618      	mov	r0, r3
 8005674:	f000 f91a 	bl	80058ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	699a      	ldr	r2, [r3, #24]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f042 0208 	orr.w	r2, r2, #8
 8005686:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	699a      	ldr	r2, [r3, #24]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f022 0204 	bic.w	r2, r2, #4
 8005696:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	6999      	ldr	r1, [r3, #24]
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	691a      	ldr	r2, [r3, #16]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	619a      	str	r2, [r3, #24]
      break;
 80056aa:	e064      	b.n	8005776 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68b9      	ldr	r1, [r7, #8]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f000 f960 	bl	8005978 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	699a      	ldr	r2, [r3, #24]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	699a      	ldr	r2, [r3, #24]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6999      	ldr	r1, [r3, #24]
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	021a      	lsls	r2, r3, #8
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	430a      	orrs	r2, r1
 80056ea:	619a      	str	r2, [r3, #24]
      break;
 80056ec:	e043      	b.n	8005776 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68b9      	ldr	r1, [r7, #8]
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 f9a9 	bl	8005a4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	69da      	ldr	r2, [r3, #28]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f042 0208 	orr.w	r2, r2, #8
 8005708:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	69da      	ldr	r2, [r3, #28]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f022 0204 	bic.w	r2, r2, #4
 8005718:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	69d9      	ldr	r1, [r3, #28]
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	691a      	ldr	r2, [r3, #16]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	61da      	str	r2, [r3, #28]
      break;
 800572c:	e023      	b.n	8005776 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	68b9      	ldr	r1, [r7, #8]
 8005734:	4618      	mov	r0, r3
 8005736:	f000 f9f3 	bl	8005b20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	69da      	ldr	r2, [r3, #28]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005748:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	69da      	ldr	r2, [r3, #28]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005758:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69d9      	ldr	r1, [r3, #28]
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	021a      	lsls	r2, r3, #8
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	61da      	str	r2, [r3, #28]
      break;
 800576e:	e002      	b.n	8005776 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	75fb      	strb	r3, [r7, #23]
      break;
 8005774:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800577e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005780:	4618      	mov	r0, r3
 8005782:	3718      	adds	r7, #24
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}

08005788 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	bc80      	pop	{r7}
 8005798:	4770      	bx	lr

0800579a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800579a:	b480      	push	{r7}
 800579c:	b083      	sub	sp, #12
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057a2:	bf00      	nop
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bc80      	pop	{r7}
 80057aa:	4770      	bx	lr

080057ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bc80      	pop	{r7}
 80057bc:	4770      	bx	lr

080057be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057be:	b480      	push	{r7}
 80057c0:	b083      	sub	sp, #12
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057c6:	bf00      	nop
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr

080057d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a2f      	ldr	r2, [pc, #188]	@ (80058a0 <TIM_Base_SetConfig+0xd0>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d00b      	beq.n	8005800 <TIM_Base_SetConfig+0x30>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057ee:	d007      	beq.n	8005800 <TIM_Base_SetConfig+0x30>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a2c      	ldr	r2, [pc, #176]	@ (80058a4 <TIM_Base_SetConfig+0xd4>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d003      	beq.n	8005800 <TIM_Base_SetConfig+0x30>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a2b      	ldr	r2, [pc, #172]	@ (80058a8 <TIM_Base_SetConfig+0xd8>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d108      	bne.n	8005812 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	4313      	orrs	r3, r2
 8005810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a22      	ldr	r2, [pc, #136]	@ (80058a0 <TIM_Base_SetConfig+0xd0>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d00b      	beq.n	8005832 <TIM_Base_SetConfig+0x62>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005820:	d007      	beq.n	8005832 <TIM_Base_SetConfig+0x62>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a1f      	ldr	r2, [pc, #124]	@ (80058a4 <TIM_Base_SetConfig+0xd4>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d003      	beq.n	8005832 <TIM_Base_SetConfig+0x62>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a1e      	ldr	r2, [pc, #120]	@ (80058a8 <TIM_Base_SetConfig+0xd8>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d108      	bne.n	8005844 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005838:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	4313      	orrs	r3, r2
 8005842:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	689a      	ldr	r2, [r3, #8]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a0d      	ldr	r2, [pc, #52]	@ (80058a0 <TIM_Base_SetConfig+0xd0>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d103      	bne.n	8005878 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	691a      	ldr	r2, [r3, #16]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b00      	cmp	r3, #0
 8005888:	d005      	beq.n	8005896 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	f023 0201 	bic.w	r2, r3, #1
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	611a      	str	r2, [r3, #16]
  }
}
 8005896:	bf00      	nop
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	bc80      	pop	{r7}
 800589e:	4770      	bx	lr
 80058a0:	40012c00 	.word	0x40012c00
 80058a4:	40000400 	.word	0x40000400
 80058a8:	40000800 	.word	0x40000800

080058ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b087      	sub	sp, #28
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a1b      	ldr	r3, [r3, #32]
 80058ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a1b      	ldr	r3, [r3, #32]
 80058c0:	f023 0201 	bic.w	r2, r3, #1
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0303 	bic.w	r3, r3, #3
 80058e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f023 0302 	bic.w	r3, r3, #2
 80058f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a1c      	ldr	r2, [pc, #112]	@ (8005974 <TIM_OC1_SetConfig+0xc8>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d10c      	bne.n	8005922 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	f023 0308 	bic.w	r3, r3, #8
 800590e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	697a      	ldr	r2, [r7, #20]
 8005916:	4313      	orrs	r3, r2
 8005918:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	f023 0304 	bic.w	r3, r3, #4
 8005920:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a13      	ldr	r2, [pc, #76]	@ (8005974 <TIM_OC1_SetConfig+0xc8>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d111      	bne.n	800594e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005930:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005938:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	693a      	ldr	r2, [r7, #16]
 8005940:	4313      	orrs	r3, r2
 8005942:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	4313      	orrs	r3, r2
 800594c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68fa      	ldr	r2, [r7, #12]
 8005958:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	685a      	ldr	r2, [r3, #4]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	621a      	str	r2, [r3, #32]
}
 8005968:	bf00      	nop
 800596a:	371c      	adds	r7, #28
 800596c:	46bd      	mov	sp, r7
 800596e:	bc80      	pop	{r7}
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	40012c00 	.word	0x40012c00

08005978 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005978:	b480      	push	{r7}
 800597a:	b087      	sub	sp, #28
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a1b      	ldr	r3, [r3, #32]
 800598c:	f023 0210 	bic.w	r2, r3, #16
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	699b      	ldr	r3, [r3, #24]
 800599e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	021b      	lsls	r3, r3, #8
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f023 0320 	bic.w	r3, r3, #32
 80059c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	011b      	lsls	r3, r3, #4
 80059ca:	697a      	ldr	r2, [r7, #20]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a1d      	ldr	r2, [pc, #116]	@ (8005a48 <TIM_OC2_SetConfig+0xd0>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d10d      	bne.n	80059f4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	011b      	lsls	r3, r3, #4
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4a14      	ldr	r2, [pc, #80]	@ (8005a48 <TIM_OC2_SetConfig+0xd0>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d113      	bne.n	8005a24 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	695b      	ldr	r3, [r3, #20]
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	699b      	ldr	r3, [r3, #24]
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	693a      	ldr	r2, [r7, #16]
 8005a28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685a      	ldr	r2, [r3, #4]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	621a      	str	r2, [r3, #32]
}
 8005a3e:	bf00      	nop
 8005a40:	371c      	adds	r7, #28
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bc80      	pop	{r7}
 8005a46:	4770      	bx	lr
 8005a48:	40012c00 	.word	0x40012c00

08005a4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a1b      	ldr	r3, [r3, #32]
 8005a5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a1b      	ldr	r3, [r3, #32]
 8005a60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 0303 	bic.w	r3, r3, #3
 8005a82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	021b      	lsls	r3, r3, #8
 8005a9c:	697a      	ldr	r2, [r7, #20]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8005b1c <TIM_OC3_SetConfig+0xd0>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d10d      	bne.n	8005ac6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ab0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	021b      	lsls	r3, r3, #8
 8005ab8:	697a      	ldr	r2, [r7, #20]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ac4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a14      	ldr	r2, [pc, #80]	@ (8005b1c <TIM_OC3_SetConfig+0xd0>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d113      	bne.n	8005af6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005adc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	011b      	lsls	r3, r3, #4
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	699b      	ldr	r3, [r3, #24]
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	693a      	ldr	r2, [r7, #16]
 8005afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	697a      	ldr	r2, [r7, #20]
 8005b0e:	621a      	str	r2, [r3, #32]
}
 8005b10:	bf00      	nop
 8005b12:	371c      	adds	r7, #28
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bc80      	pop	{r7}
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	40012c00 	.word	0x40012c00

08005b20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b087      	sub	sp, #28
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6a1b      	ldr	r3, [r3, #32]
 8005b34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	021b      	lsls	r3, r3, #8
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	031b      	lsls	r3, r3, #12
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a0f      	ldr	r2, [pc, #60]	@ (8005bb8 <TIM_OC4_SetConfig+0x98>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d109      	bne.n	8005b94 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	019b      	lsls	r3, r3, #6
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	697a      	ldr	r2, [r7, #20]
 8005b98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	685a      	ldr	r2, [r3, #4]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	621a      	str	r2, [r3, #32]
}
 8005bae:	bf00      	nop
 8005bb0:	371c      	adds	r7, #28
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bc80      	pop	{r7}
 8005bb6:	4770      	bx	lr
 8005bb8:	40012c00 	.word	0x40012c00

08005bbc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b087      	sub	sp, #28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
 8005bc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	f023 0201 	bic.w	r2, r3, #1
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	699b      	ldr	r3, [r3, #24]
 8005be0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	4a1f      	ldr	r2, [pc, #124]	@ (8005c64 <TIM_TI1_SetConfig+0xa8>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d00b      	beq.n	8005c02 <TIM_TI1_SetConfig+0x46>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bf0:	d007      	beq.n	8005c02 <TIM_TI1_SetConfig+0x46>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8005c68 <TIM_TI1_SetConfig+0xac>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d003      	beq.n	8005c02 <TIM_TI1_SetConfig+0x46>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	4a1b      	ldr	r2, [pc, #108]	@ (8005c6c <TIM_TI1_SetConfig+0xb0>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d101      	bne.n	8005c06 <TIM_TI1_SetConfig+0x4a>
 8005c02:	2301      	movs	r3, #1
 8005c04:	e000      	b.n	8005c08 <TIM_TI1_SetConfig+0x4c>
 8005c06:	2300      	movs	r3, #0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d008      	beq.n	8005c1e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	f023 0303 	bic.w	r3, r3, #3
 8005c12:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]
 8005c1c:	e003      	b.n	8005c26 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	f043 0301 	orr.w	r3, r3, #1
 8005c24:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	011b      	lsls	r3, r3, #4
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	f023 030a 	bic.w	r3, r3, #10
 8005c40:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	f003 030a 	and.w	r3, r3, #10
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	693a      	ldr	r2, [r7, #16]
 8005c58:	621a      	str	r2, [r3, #32]
}
 8005c5a:	bf00      	nop
 8005c5c:	371c      	adds	r7, #28
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bc80      	pop	{r7}
 8005c62:	4770      	bx	lr
 8005c64:	40012c00 	.word	0x40012c00
 8005c68:	40000400 	.word	0x40000400
 8005c6c:	40000800 	.word	0x40000800

08005c70 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b087      	sub	sp, #28
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	607a      	str	r2, [r7, #4]
 8005c7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6a1b      	ldr	r3, [r3, #32]
 8005c88:	f023 0210 	bic.w	r2, r3, #16
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	021b      	lsls	r3, r3, #8
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	031b      	lsls	r3, r3, #12
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005cc2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	011b      	lsls	r3, r3, #4
 8005cc8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	621a      	str	r2, [r3, #32]
}
 8005cde:	bf00      	nop
 8005ce0:	371c      	adds	r7, #28
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr

08005ce8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
 8005cf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	69db      	ldr	r3, [r3, #28]
 8005d0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f023 0303 	bic.w	r3, r3, #3
 8005d14:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d24:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	011b      	lsls	r3, r3, #4
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d38:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	021b      	lsls	r3, r3, #8
 8005d3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	621a      	str	r2, [r3, #32]
}
 8005d54:	bf00      	nop
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bc80      	pop	{r7}
 8005d5c:	4770      	bx	lr

08005d5e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b087      	sub	sp, #28
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	60f8      	str	r0, [r7, #12]
 8005d66:	60b9      	str	r1, [r7, #8]
 8005d68:	607a      	str	r2, [r7, #4]
 8005d6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d8a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	021b      	lsls	r3, r3, #8
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d9c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	031b      	lsls	r3, r3, #12
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005db0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	031b      	lsls	r3, r3, #12
 8005db6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	621a      	str	r2, [r3, #32]
}
 8005dcc:	bf00      	nop
 8005dce:	371c      	adds	r7, #28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bc80      	pop	{r7}
 8005dd4:	4770      	bx	lr

08005dd6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005dd6:	b480      	push	{r7}
 8005dd8:	b087      	sub	sp, #28
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	60f8      	str	r0, [r7, #12]
 8005dde:	60b9      	str	r1, [r7, #8]
 8005de0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	f003 031f 	and.w	r3, r3, #31
 8005de8:	2201      	movs	r2, #1
 8005dea:	fa02 f303 	lsl.w	r3, r2, r3
 8005dee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6a1a      	ldr	r2, [r3, #32]
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	43db      	mvns	r3, r3
 8005df8:	401a      	ands	r2, r3
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6a1a      	ldr	r2, [r3, #32]
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	f003 031f 	and.w	r3, r3, #31
 8005e08:	6879      	ldr	r1, [r7, #4]
 8005e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	621a      	str	r2, [r3, #32]
}
 8005e14:	bf00      	nop
 8005e16:	371c      	adds	r7, #28
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bc80      	pop	{r7}
 8005e1c:	4770      	bx	lr
	...

08005e20 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d109      	bne.n	8005e44 <HAL_TIMEx_PWMN_Start+0x24>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	bf14      	ite	ne
 8005e3c:	2301      	movne	r3, #1
 8005e3e:	2300      	moveq	r3, #0
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	e022      	b.n	8005e8a <HAL_TIMEx_PWMN_Start+0x6a>
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	2b04      	cmp	r3, #4
 8005e48:	d109      	bne.n	8005e5e <HAL_TIMEx_PWMN_Start+0x3e>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	bf14      	ite	ne
 8005e56:	2301      	movne	r3, #1
 8005e58:	2300      	moveq	r3, #0
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	e015      	b.n	8005e8a <HAL_TIMEx_PWMN_Start+0x6a>
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2b08      	cmp	r3, #8
 8005e62:	d109      	bne.n	8005e78 <HAL_TIMEx_PWMN_Start+0x58>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	bf14      	ite	ne
 8005e70:	2301      	movne	r3, #1
 8005e72:	2300      	moveq	r3, #0
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	e008      	b.n	8005e8a <HAL_TIMEx_PWMN_Start+0x6a>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	bf14      	ite	ne
 8005e84:	2301      	movne	r3, #1
 8005e86:	2300      	moveq	r3, #0
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d001      	beq.n	8005e92 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e059      	b.n	8005f46 <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d104      	bne.n	8005ea2 <HAL_TIMEx_PWMN_Start+0x82>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ea0:	e013      	b.n	8005eca <HAL_TIMEx_PWMN_Start+0xaa>
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	2b04      	cmp	r3, #4
 8005ea6:	d104      	bne.n	8005eb2 <HAL_TIMEx_PWMN_Start+0x92>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2202      	movs	r2, #2
 8005eac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005eb0:	e00b      	b.n	8005eca <HAL_TIMEx_PWMN_Start+0xaa>
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2b08      	cmp	r3, #8
 8005eb6:	d104      	bne.n	8005ec2 <HAL_TIMEx_PWMN_Start+0xa2>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2202      	movs	r2, #2
 8005ebc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ec0:	e003      	b.n	8005eca <HAL_TIMEx_PWMN_Start+0xaa>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2202      	movs	r2, #2
 8005ec6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2204      	movs	r2, #4
 8005ed0:	6839      	ldr	r1, [r7, #0]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f000 f903 	bl	80060de <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ee6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a18      	ldr	r2, [pc, #96]	@ (8005f50 <HAL_TIMEx_PWMN_Start+0x130>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d00e      	beq.n	8005f10 <HAL_TIMEx_PWMN_Start+0xf0>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005efa:	d009      	beq.n	8005f10 <HAL_TIMEx_PWMN_Start+0xf0>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a14      	ldr	r2, [pc, #80]	@ (8005f54 <HAL_TIMEx_PWMN_Start+0x134>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d004      	beq.n	8005f10 <HAL_TIMEx_PWMN_Start+0xf0>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a13      	ldr	r2, [pc, #76]	@ (8005f58 <HAL_TIMEx_PWMN_Start+0x138>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d111      	bne.n	8005f34 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 0307 	and.w	r3, r3, #7
 8005f1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b06      	cmp	r3, #6
 8005f20:	d010      	beq.n	8005f44 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f042 0201 	orr.w	r2, r2, #1
 8005f30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f32:	e007      	b.n	8005f44 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f042 0201 	orr.w	r2, r2, #1
 8005f42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3710      	adds	r7, #16
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	40012c00 	.word	0x40012c00
 8005f54:	40000400 	.word	0x40000400
 8005f58:	40000800 	.word	0x40000800

08005f5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d101      	bne.n	8005f74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f70:	2302      	movs	r3, #2
 8005f72:	e046      	b.n	8006002 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a16      	ldr	r2, [pc, #88]	@ (800600c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d00e      	beq.n	8005fd6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fc0:	d009      	beq.n	8005fd6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a12      	ldr	r2, [pc, #72]	@ (8006010 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d004      	beq.n	8005fd6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a10      	ldr	r2, [pc, #64]	@ (8006014 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d10c      	bne.n	8005ff0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3714      	adds	r7, #20
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr
 800600c:	40012c00 	.word	0x40012c00
 8006010:	40000400 	.word	0x40000400
 8006014:	40000800 	.word	0x40000800

08006018 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006022:	2300      	movs	r3, #0
 8006024:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800602c:	2b01      	cmp	r3, #1
 800602e:	d101      	bne.n	8006034 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006030:	2302      	movs	r3, #2
 8006032:	e03d      	b.n	80060b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	4313      	orrs	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	4313      	orrs	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4313      	orrs	r3, r2
 8006072:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	4313      	orrs	r3, r2
 8006080:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	695b      	ldr	r3, [r3, #20]
 800608c:	4313      	orrs	r3, r2
 800608e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	69db      	ldr	r3, [r3, #28]
 800609a:	4313      	orrs	r3, r2
 800609c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bc80      	pop	{r7}
 80060b8:	4770      	bx	lr

080060ba <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060ba:	b480      	push	{r7}
 80060bc:	b083      	sub	sp, #12
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060c2:	bf00      	nop
 80060c4:	370c      	adds	r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bc80      	pop	{r7}
 80060ca:	4770      	bx	lr

080060cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	bc80      	pop	{r7}
 80060dc:	4770      	bx	lr

080060de <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80060de:	b480      	push	{r7}
 80060e0:	b087      	sub	sp, #28
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	60f8      	str	r0, [r7, #12]
 80060e6:	60b9      	str	r1, [r7, #8]
 80060e8:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	f003 030f 	and.w	r3, r3, #15
 80060f0:	2204      	movs	r2, #4
 80060f2:	fa02 f303 	lsl.w	r3, r2, r3
 80060f6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6a1a      	ldr	r2, [r3, #32]
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	43db      	mvns	r3, r3
 8006100:	401a      	ands	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6a1a      	ldr	r2, [r3, #32]
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	f003 030f 	and.w	r3, r3, #15
 8006110:	6879      	ldr	r1, [r7, #4]
 8006112:	fa01 f303 	lsl.w	r3, r1, r3
 8006116:	431a      	orrs	r2, r3
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	621a      	str	r2, [r3, #32]
}
 800611c:	bf00      	nop
 800611e:	371c      	adds	r7, #28
 8006120:	46bd      	mov	sp, r7
 8006122:	bc80      	pop	{r7}
 8006124:	4770      	bx	lr

08006126 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006126:	b480      	push	{r7}
 8006128:	b085      	sub	sp, #20
 800612a:	af00      	add	r7, sp, #0
 800612c:	60f8      	str	r0, [r7, #12]
 800612e:	4638      	mov	r0, r7
 8006130:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3714      	adds	r7, #20
 800613a:	46bd      	mov	sp, r7
 800613c:	bc80      	pop	{r7}
 800613e:	4770      	bx	lr

08006140 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006150:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8006154:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	b29a      	uxth	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	bc80      	pop	{r7}
 800616a:	4770      	bx	lr

0800616c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800616c:	b480      	push	{r7}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006174:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8006178:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006180:	b29a      	uxth	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	b29b      	uxth	r3, r3
 8006186:	43db      	mvns	r3, r3
 8006188:	b29b      	uxth	r3, r3
 800618a:	4013      	ands	r3, r2
 800618c:	b29a      	uxth	r2, r3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006194:	2300      	movs	r3, #0
}
 8006196:	4618      	mov	r0, r3
 8006198:	3714      	adds	r7, #20
 800619a:	46bd      	mov	sp, r7
 800619c:	bc80      	pop	{r7}
 800619e:	4770      	bx	lr

080061a0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	460b      	mov	r3, r1
 80061aa:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80061ac:	2300      	movs	r3, #0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	370c      	adds	r7, #12
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bc80      	pop	{r7}
 80061b6:	4770      	bx	lr

080061b8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	4638      	mov	r0, r7
 80061c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2200      	movs	r2, #0
 80061da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bc80      	pop	{r7}
 80061f0:	4770      	bx	lr
	...

080061f4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b09d      	sub	sp, #116	@ 0x74
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80061fe:	2300      	movs	r3, #0
 8006200:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	881b      	ldrh	r3, [r3, #0]
 8006210:	b29b      	uxth	r3, r3
 8006212:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800621a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	78db      	ldrb	r3, [r3, #3]
 8006222:	2b03      	cmp	r3, #3
 8006224:	d81f      	bhi.n	8006266 <USB_ActivateEndpoint+0x72>
 8006226:	a201      	add	r2, pc, #4	@ (adr r2, 800622c <USB_ActivateEndpoint+0x38>)
 8006228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800622c:	0800623d 	.word	0x0800623d
 8006230:	08006259 	.word	0x08006259
 8006234:	0800626f 	.word	0x0800626f
 8006238:	0800624b 	.word	0x0800624b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800623c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006240:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006244:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006248:	e012      	b.n	8006270 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800624a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800624e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006252:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006256:	e00b      	b.n	8006270 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006258:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800625c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006260:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006264:	e004      	b.n	8006270 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800626c:	e000      	b.n	8006270 <USB_ActivateEndpoint+0x7c>
      break;
 800626e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	441a      	add	r2, r3
 800627a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800627e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006282:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800628a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800628e:	b29b      	uxth	r3, r3
 8006290:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	4413      	add	r3, r2
 800629c:	881b      	ldrh	r3, [r3, #0]
 800629e:	b29b      	uxth	r3, r3
 80062a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	683a      	ldr	r2, [r7, #0]
 80062ac:	7812      	ldrb	r2, [r2, #0]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	781b      	ldrb	r3, [r3, #0]
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	441a      	add	r2, r3
 80062be:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80062c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	7b1b      	ldrb	r3, [r3, #12]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f040 8178 	bne.w	80065d0 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	785b      	ldrb	r3, [r3, #1]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f000 8084 	beq.w	80063f2 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	61bb      	str	r3, [r7, #24]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	461a      	mov	r2, r3
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	4413      	add	r3, r2
 80062fc:	61bb      	str	r3, [r7, #24]
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	011a      	lsls	r2, r3, #4
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	4413      	add	r3, r2
 8006308:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800630c:	617b      	str	r3, [r7, #20]
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	88db      	ldrh	r3, [r3, #6]
 8006312:	085b      	lsrs	r3, r3, #1
 8006314:	b29b      	uxth	r3, r3
 8006316:	005b      	lsls	r3, r3, #1
 8006318:	b29a      	uxth	r2, r3
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	781b      	ldrb	r3, [r3, #0]
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	4413      	add	r3, r2
 8006328:	881b      	ldrh	r3, [r3, #0]
 800632a:	827b      	strh	r3, [r7, #18]
 800632c:	8a7b      	ldrh	r3, [r7, #18]
 800632e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006332:	2b00      	cmp	r3, #0
 8006334:	d01b      	beq.n	800636e <USB_ActivateEndpoint+0x17a>
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	4413      	add	r3, r2
 8006340:	881b      	ldrh	r3, [r3, #0]
 8006342:	b29b      	uxth	r3, r3
 8006344:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006348:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800634c:	823b      	strh	r3, [r7, #16]
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	781b      	ldrb	r3, [r3, #0]
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	441a      	add	r2, r3
 8006358:	8a3b      	ldrh	r3, [r7, #16]
 800635a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800635e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006362:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006366:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800636a:	b29b      	uxth	r3, r3
 800636c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	78db      	ldrb	r3, [r3, #3]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d020      	beq.n	80063b8 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	781b      	ldrb	r3, [r3, #0]
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	4413      	add	r3, r2
 8006380:	881b      	ldrh	r3, [r3, #0]
 8006382:	b29b      	uxth	r3, r3
 8006384:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800638c:	81bb      	strh	r3, [r7, #12]
 800638e:	89bb      	ldrh	r3, [r7, #12]
 8006390:	f083 0320 	eor.w	r3, r3, #32
 8006394:	81bb      	strh	r3, [r7, #12]
 8006396:	687a      	ldr	r2, [r7, #4]
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	441a      	add	r2, r3
 80063a0:	89bb      	ldrh	r3, [r7, #12]
 80063a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	8013      	strh	r3, [r2, #0]
 80063b6:	e2d5      	b.n	8006964 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	781b      	ldrb	r3, [r3, #0]
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	881b      	ldrh	r3, [r3, #0]
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063ce:	81fb      	strh	r3, [r7, #14]
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	441a      	add	r2, r3
 80063da:	89fb      	ldrh	r3, [r7, #14]
 80063dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	8013      	strh	r3, [r2, #0]
 80063f0:	e2b8      	b.n	8006964 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	461a      	mov	r2, r3
 8006400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006402:	4413      	add	r3, r2
 8006404:	633b      	str	r3, [r7, #48]	@ 0x30
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	011a      	lsls	r2, r3, #4
 800640c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800640e:	4413      	add	r3, r2
 8006410:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006414:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	88db      	ldrh	r3, [r3, #6]
 800641a:	085b      	lsrs	r3, r3, #1
 800641c:	b29b      	uxth	r3, r3
 800641e:	005b      	lsls	r3, r3, #1
 8006420:	b29a      	uxth	r2, r3
 8006422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006424:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	62bb      	str	r3, [r7, #40]	@ 0x28
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006430:	b29b      	uxth	r3, r3
 8006432:	461a      	mov	r2, r3
 8006434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006436:	4413      	add	r3, r2
 8006438:	62bb      	str	r3, [r7, #40]	@ 0x28
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	781b      	ldrb	r3, [r3, #0]
 800643e:	011a      	lsls	r2, r3, #4
 8006440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006442:	4413      	add	r3, r2
 8006444:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006448:	627b      	str	r3, [r7, #36]	@ 0x24
 800644a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644c:	881b      	ldrh	r3, [r3, #0]
 800644e:	b29b      	uxth	r3, r3
 8006450:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006454:	b29a      	uxth	r2, r3
 8006456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006458:	801a      	strh	r2, [r3, #0]
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006460:	d91d      	bls.n	800649e <USB_ActivateEndpoint+0x2aa>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	095b      	lsrs	r3, r3, #5
 8006468:	66bb      	str	r3, [r7, #104]	@ 0x68
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	f003 031f 	and.w	r3, r3, #31
 8006472:	2b00      	cmp	r3, #0
 8006474:	d102      	bne.n	800647c <USB_ActivateEndpoint+0x288>
 8006476:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006478:	3b01      	subs	r3, #1
 800647a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800647c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647e:	881b      	ldrh	r3, [r3, #0]
 8006480:	b29a      	uxth	r2, r3
 8006482:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006484:	b29b      	uxth	r3, r3
 8006486:	029b      	lsls	r3, r3, #10
 8006488:	b29b      	uxth	r3, r3
 800648a:	4313      	orrs	r3, r2
 800648c:	b29b      	uxth	r3, r3
 800648e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006492:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006496:	b29a      	uxth	r2, r3
 8006498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649a:	801a      	strh	r2, [r3, #0]
 800649c:	e026      	b.n	80064ec <USB_ActivateEndpoint+0x2f8>
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10a      	bne.n	80064bc <USB_ActivateEndpoint+0x2c8>
 80064a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a8:	881b      	ldrh	r3, [r3, #0]
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064b4:	b29a      	uxth	r2, r3
 80064b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b8:	801a      	strh	r2, [r3, #0]
 80064ba:	e017      	b.n	80064ec <USB_ActivateEndpoint+0x2f8>
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	085b      	lsrs	r3, r3, #1
 80064c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	691b      	ldr	r3, [r3, #16]
 80064c8:	f003 0301 	and.w	r3, r3, #1
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d002      	beq.n	80064d6 <USB_ActivateEndpoint+0x2e2>
 80064d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064d2:	3301      	adds	r3, #1
 80064d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d8:	881b      	ldrh	r3, [r3, #0]
 80064da:	b29a      	uxth	r2, r3
 80064dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064de:	b29b      	uxth	r3, r3
 80064e0:	029b      	lsls	r3, r3, #10
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	4313      	orrs	r3, r2
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ea:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	4413      	add	r3, r2
 80064f6:	881b      	ldrh	r3, [r3, #0]
 80064f8:	847b      	strh	r3, [r7, #34]	@ 0x22
 80064fa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80064fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006500:	2b00      	cmp	r3, #0
 8006502:	d01b      	beq.n	800653c <USB_ActivateEndpoint+0x348>
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4413      	add	r3, r2
 800650e:	881b      	ldrh	r3, [r3, #0]
 8006510:	b29b      	uxth	r3, r3
 8006512:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800651a:	843b      	strh	r3, [r7, #32]
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	009b      	lsls	r3, r3, #2
 8006524:	441a      	add	r2, r3
 8006526:	8c3b      	ldrh	r3, [r7, #32]
 8006528:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800652c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006530:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006534:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006538:	b29b      	uxth	r3, r3
 800653a:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d124      	bne.n	800658e <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	4413      	add	r3, r2
 800654e:	881b      	ldrh	r3, [r3, #0]
 8006550:	b29b      	uxth	r3, r3
 8006552:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800655a:	83bb      	strh	r3, [r7, #28]
 800655c:	8bbb      	ldrh	r3, [r7, #28]
 800655e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006562:	83bb      	strh	r3, [r7, #28]
 8006564:	8bbb      	ldrh	r3, [r7, #28]
 8006566:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800656a:	83bb      	strh	r3, [r7, #28]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	441a      	add	r2, r3
 8006576:	8bbb      	ldrh	r3, [r7, #28]
 8006578:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800657c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006580:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006584:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006588:	b29b      	uxth	r3, r3
 800658a:	8013      	strh	r3, [r2, #0]
 800658c:	e1ea      	b.n	8006964 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	4413      	add	r3, r2
 8006598:	881b      	ldrh	r3, [r3, #0]
 800659a:	b29b      	uxth	r3, r3
 800659c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065a4:	83fb      	strh	r3, [r7, #30]
 80065a6:	8bfb      	ldrh	r3, [r7, #30]
 80065a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80065ac:	83fb      	strh	r3, [r7, #30]
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	781b      	ldrb	r3, [r3, #0]
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	441a      	add	r2, r3
 80065b8:	8bfb      	ldrh	r3, [r7, #30]
 80065ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	8013      	strh	r3, [r2, #0]
 80065ce:	e1c9      	b.n	8006964 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	78db      	ldrb	r3, [r3, #3]
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d11e      	bne.n	8006616 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	4413      	add	r3, r2
 80065e2:	881b      	ldrh	r3, [r3, #0]
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ee:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	441a      	add	r2, r3
 80065fc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006600:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006604:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006608:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800660c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006610:	b29b      	uxth	r3, r3
 8006612:	8013      	strh	r3, [r2, #0]
 8006614:	e01d      	b.n	8006652 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	009b      	lsls	r3, r3, #2
 800661e:	4413      	add	r3, r2
 8006620:	881b      	ldrh	r3, [r3, #0]
 8006622:	b29b      	uxth	r3, r3
 8006624:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006628:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800662c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	009b      	lsls	r3, r3, #2
 8006638:	441a      	add	r2, r3
 800663a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800663e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006642:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006646:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800664a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800664e:	b29b      	uxth	r3, r3
 8006650:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800665c:	b29b      	uxth	r3, r3
 800665e:	461a      	mov	r2, r3
 8006660:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006662:	4413      	add	r3, r2
 8006664:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	011a      	lsls	r2, r3, #4
 800666c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800666e:	4413      	add	r3, r2
 8006670:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006674:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	891b      	ldrh	r3, [r3, #8]
 800667a:	085b      	lsrs	r3, r3, #1
 800667c:	b29b      	uxth	r3, r3
 800667e:	005b      	lsls	r3, r3, #1
 8006680:	b29a      	uxth	r2, r3
 8006682:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006684:	801a      	strh	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	657b      	str	r3, [r7, #84]	@ 0x54
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006690:	b29b      	uxth	r3, r3
 8006692:	461a      	mov	r2, r3
 8006694:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006696:	4413      	add	r3, r2
 8006698:	657b      	str	r3, [r7, #84]	@ 0x54
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	011a      	lsls	r2, r3, #4
 80066a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80066a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	895b      	ldrh	r3, [r3, #10]
 80066ae:	085b      	lsrs	r3, r3, #1
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	005b      	lsls	r3, r3, #1
 80066b4:	b29a      	uxth	r2, r3
 80066b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066b8:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	785b      	ldrb	r3, [r3, #1]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f040 8093 	bne.w	80067ea <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	009b      	lsls	r3, r3, #2
 80066cc:	4413      	add	r3, r2
 80066ce:	881b      	ldrh	r3, [r3, #0]
 80066d0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80066d4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80066d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d01b      	beq.n	8006718 <USB_ActivateEndpoint+0x524>
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	881b      	ldrh	r3, [r3, #0]
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066f6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	781b      	ldrb	r3, [r3, #0]
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	441a      	add	r2, r3
 8006702:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006704:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006708:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800670c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006714:	b29b      	uxth	r3, r3
 8006716:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	781b      	ldrb	r3, [r3, #0]
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	4413      	add	r3, r2
 8006722:	881b      	ldrh	r3, [r3, #0]
 8006724:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006726:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800672c:	2b00      	cmp	r3, #0
 800672e:	d01b      	beq.n	8006768 <USB_ActivateEndpoint+0x574>
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	781b      	ldrb	r3, [r3, #0]
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	4413      	add	r3, r2
 800673a:	881b      	ldrh	r3, [r3, #0]
 800673c:	b29b      	uxth	r3, r3
 800673e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006746:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	441a      	add	r2, r3
 8006752:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006754:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006758:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800675c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006760:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006764:	b29b      	uxth	r3, r3
 8006766:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	4413      	add	r3, r2
 8006772:	881b      	ldrh	r3, [r3, #0]
 8006774:	b29b      	uxth	r3, r3
 8006776:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800677a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800677e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006780:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006782:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006786:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006788:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800678a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800678e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	441a      	add	r2, r3
 800679a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800679c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	4413      	add	r3, r2
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	b29b      	uxth	r3, r3
 80067be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	441a      	add	r2, r3
 80067d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80067d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	8013      	strh	r3, [r2, #0]
 80067e8:	e0bc      	b.n	8006964 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	4413      	add	r3, r2
 80067f4:	881b      	ldrh	r3, [r3, #0]
 80067f6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80067fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80067fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d01d      	beq.n	8006842 <USB_ActivateEndpoint+0x64e>
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	009b      	lsls	r3, r3, #2
 800680e:	4413      	add	r3, r2
 8006810:	881b      	ldrh	r3, [r3, #0]
 8006812:	b29b      	uxth	r3, r3
 8006814:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800681c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	781b      	ldrb	r3, [r3, #0]
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	441a      	add	r2, r3
 800682a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800682e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006832:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006836:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800683a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800683e:	b29b      	uxth	r3, r3
 8006840:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006842:	687a      	ldr	r2, [r7, #4]
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	4413      	add	r3, r2
 800684c:	881b      	ldrh	r3, [r3, #0]
 800684e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8006852:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800685a:	2b00      	cmp	r3, #0
 800685c:	d01d      	beq.n	800689a <USB_ActivateEndpoint+0x6a6>
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	4413      	add	r3, r2
 8006868:	881b      	ldrh	r3, [r3, #0]
 800686a:	b29b      	uxth	r3, r3
 800686c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006874:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	441a      	add	r2, r3
 8006882:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8006886:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800688a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800688e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006892:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006896:	b29b      	uxth	r3, r3
 8006898:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	78db      	ldrb	r3, [r3, #3]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d024      	beq.n	80068ec <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	4413      	add	r3, r2
 80068ac:	881b      	ldrh	r3, [r3, #0]
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068b8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80068bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80068c0:	f083 0320 	eor.w	r3, r3, #32
 80068c4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	441a      	add	r2, r3
 80068d2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80068d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	8013      	strh	r3, [r2, #0]
 80068ea:	e01d      	b.n	8006928 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	4413      	add	r3, r2
 80068f6:	881b      	ldrh	r3, [r3, #0]
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006902:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	441a      	add	r2, r3
 8006910:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006914:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006918:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800691c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006924:	b29b      	uxth	r3, r3
 8006926:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	781b      	ldrb	r3, [r3, #0]
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	4413      	add	r3, r2
 8006932:	881b      	ldrh	r3, [r3, #0]
 8006934:	b29b      	uxth	r3, r3
 8006936:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800693a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800693e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	441a      	add	r2, r3
 800694c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006950:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006954:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006958:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800695c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006960:	b29b      	uxth	r3, r3
 8006962:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006964:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8006968:	4618      	mov	r0, r3
 800696a:	3774      	adds	r7, #116	@ 0x74
 800696c:	46bd      	mov	sp, r7
 800696e:	bc80      	pop	{r7}
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop

08006974 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006974:	b480      	push	{r7}
 8006976:	b08d      	sub	sp, #52	@ 0x34
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	7b1b      	ldrb	r3, [r3, #12]
 8006982:	2b00      	cmp	r3, #0
 8006984:	f040 808e 	bne.w	8006aa4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	785b      	ldrb	r3, [r3, #1]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d044      	beq.n	8006a1a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	4413      	add	r3, r2
 800699a:	881b      	ldrh	r3, [r3, #0]
 800699c:	81bb      	strh	r3, [r7, #12]
 800699e:	89bb      	ldrh	r3, [r7, #12]
 80069a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d01b      	beq.n	80069e0 <USB_DeactivateEndpoint+0x6c>
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	4413      	add	r3, r2
 80069b2:	881b      	ldrh	r3, [r3, #0]
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069be:	817b      	strh	r3, [r7, #10]
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	781b      	ldrb	r3, [r3, #0]
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	441a      	add	r2, r3
 80069ca:	897b      	ldrh	r3, [r7, #10]
 80069cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069d8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80069dc:	b29b      	uxth	r3, r3
 80069de:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	4413      	add	r3, r2
 80069ea:	881b      	ldrh	r3, [r3, #0]
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069f6:	813b      	strh	r3, [r7, #8]
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	441a      	add	r2, r3
 8006a02:	893b      	ldrh	r3, [r7, #8]
 8006a04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	8013      	strh	r3, [r2, #0]
 8006a18:	e192      	b.n	8006d40 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	4413      	add	r3, r2
 8006a24:	881b      	ldrh	r3, [r3, #0]
 8006a26:	827b      	strh	r3, [r7, #18]
 8006a28:	8a7b      	ldrh	r3, [r7, #18]
 8006a2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d01b      	beq.n	8006a6a <USB_DeactivateEndpoint+0xf6>
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	881b      	ldrh	r3, [r3, #0]
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a48:	823b      	strh	r3, [r7, #16]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	441a      	add	r2, r3
 8006a54:	8a3b      	ldrh	r3, [r7, #16]
 8006a56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	4413      	add	r3, r2
 8006a74:	881b      	ldrh	r3, [r3, #0]
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a80:	81fb      	strh	r3, [r7, #14]
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	441a      	add	r2, r3
 8006a8c:	89fb      	ldrh	r3, [r7, #14]
 8006a8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	8013      	strh	r3, [r2, #0]
 8006aa2:	e14d      	b.n	8006d40 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	785b      	ldrb	r3, [r3, #1]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	f040 80a5 	bne.w	8006bf8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4413      	add	r3, r2
 8006ab8:	881b      	ldrh	r3, [r3, #0]
 8006aba:	843b      	strh	r3, [r7, #32]
 8006abc:	8c3b      	ldrh	r3, [r7, #32]
 8006abe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d01b      	beq.n	8006afe <USB_DeactivateEndpoint+0x18a>
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	881b      	ldrh	r3, [r3, #0]
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006adc:	83fb      	strh	r3, [r7, #30]
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	441a      	add	r2, r3
 8006ae8:	8bfb      	ldrh	r3, [r7, #30]
 8006aea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006aee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006af2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006af6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	4413      	add	r3, r2
 8006b08:	881b      	ldrh	r3, [r3, #0]
 8006b0a:	83bb      	strh	r3, [r7, #28]
 8006b0c:	8bbb      	ldrh	r3, [r7, #28]
 8006b0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d01b      	beq.n	8006b4e <USB_DeactivateEndpoint+0x1da>
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	4413      	add	r3, r2
 8006b20:	881b      	ldrh	r3, [r3, #0]
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b2c:	837b      	strh	r3, [r7, #26]
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	441a      	add	r2, r3
 8006b38:	8b7b      	ldrh	r3, [r7, #26]
 8006b3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b46:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	4413      	add	r3, r2
 8006b58:	881b      	ldrh	r3, [r3, #0]
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b64:	833b      	strh	r3, [r7, #24]
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	441a      	add	r2, r3
 8006b70:	8b3b      	ldrh	r3, [r7, #24]
 8006b72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b7e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	4413      	add	r3, r2
 8006b90:	881b      	ldrh	r3, [r3, #0]
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b9c:	82fb      	strh	r3, [r7, #22]
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	441a      	add	r2, r3
 8006ba8:	8afb      	ldrh	r3, [r7, #22]
 8006baa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	4413      	add	r3, r2
 8006bc8:	881b      	ldrh	r3, [r3, #0]
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bd4:	82bb      	strh	r3, [r7, #20]
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	441a      	add	r2, r3
 8006be0:	8abb      	ldrh	r3, [r7, #20]
 8006be2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006be6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	8013      	strh	r3, [r2, #0]
 8006bf6:	e0a3      	b.n	8006d40 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	4413      	add	r3, r2
 8006c02:	881b      	ldrh	r3, [r3, #0]
 8006c04:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006c06:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006c08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d01b      	beq.n	8006c48 <USB_DeactivateEndpoint+0x2d4>
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	4413      	add	r3, r2
 8006c1a:	881b      	ldrh	r3, [r3, #0]
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c26:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	009b      	lsls	r3, r3, #2
 8006c30:	441a      	add	r2, r3
 8006c32:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006c34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c3c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c48:	687a      	ldr	r2, [r7, #4]
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	781b      	ldrb	r3, [r3, #0]
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	4413      	add	r3, r2
 8006c52:	881b      	ldrh	r3, [r3, #0]
 8006c54:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006c56:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d01b      	beq.n	8006c98 <USB_DeactivateEndpoint+0x324>
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	4413      	add	r3, r2
 8006c6a:	881b      	ldrh	r3, [r3, #0]
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c76:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	781b      	ldrb	r3, [r3, #0]
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	441a      	add	r2, r3
 8006c82:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006c84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c90:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	4413      	add	r3, r2
 8006ca2:	881b      	ldrh	r3, [r3, #0]
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cae:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	441a      	add	r2, r3
 8006cba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006cbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cc4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006cc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	781b      	ldrb	r3, [r3, #0]
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	4413      	add	r3, r2
 8006cda:	881b      	ldrh	r3, [r3, #0]
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ce2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ce6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	441a      	add	r2, r3
 8006cf2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006cf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4413      	add	r3, r2
 8006d12:	881b      	ldrh	r3, [r3, #0]
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d1e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	441a      	add	r2, r3
 8006d2a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006d2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006d40:	2300      	movs	r3, #0
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3734      	adds	r7, #52	@ 0x34
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bc80      	pop	{r7}
 8006d4a:	4770      	bx	lr

08006d4c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b0c2      	sub	sp, #264	@ 0x108
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d5a:	6018      	str	r0, [r3, #0]
 8006d5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d64:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	785b      	ldrb	r3, [r3, #1]
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	f040 86b7 	bne.w	8007ae6 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006d78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	699a      	ldr	r2, [r3, #24]
 8006d84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	691b      	ldr	r3, [r3, #16]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d908      	bls.n	8006da6 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8006d94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	691b      	ldr	r3, [r3, #16]
 8006da0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006da4:	e007      	b.n	8006db6 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8006da6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006daa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	699b      	ldr	r3, [r3, #24]
 8006db2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006db6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	7b1b      	ldrb	r3, [r3, #12]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d13a      	bne.n	8006e3c <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006dc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	6959      	ldr	r1, [r3, #20]
 8006dd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	88da      	ldrh	r2, [r3, #6]
 8006dde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006de8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006dec:	6800      	ldr	r0, [r0, #0]
 8006dee:	f001 fc9c 	bl	800872a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006df2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006df6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	613b      	str	r3, [r7, #16]
 8006dfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	461a      	mov	r2, r3
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	4413      	add	r3, r2
 8006e14:	613b      	str	r3, [r7, #16]
 8006e16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	011a      	lsls	r2, r3, #4
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	4413      	add	r3, r2
 8006e28:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006e2c:	60fb      	str	r3, [r7, #12]
 8006e2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	801a      	strh	r2, [r3, #0]
 8006e38:	f000 be1f 	b.w	8007a7a <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006e3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	78db      	ldrb	r3, [r3, #3]
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	f040 8462 	bne.w	8007712 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006e4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	6a1a      	ldr	r2, [r3, #32]
 8006e5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	f240 83df 	bls.w	800762a <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006e6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e70:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	781b      	ldrb	r3, [r3, #0]
 8006e82:	009b      	lsls	r3, r3, #2
 8006e84:	4413      	add	r3, r2
 8006e86:	881b      	ldrh	r3, [r3, #0]
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e92:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006e96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ea4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	441a      	add	r2, r3
 8006eb0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006eb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006eb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ebc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006ec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006ec8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ecc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6a1a      	ldr	r2, [r3, #32]
 8006ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ed8:	1ad2      	subs	r2, r2, r3
 8006eda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ede:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006ee6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006eea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ef4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	4413      	add	r3, r2
 8006f00:	881b      	ldrh	r3, [r3, #0]
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f000 81c7 	beq.w	800729c <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006f0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	785b      	ldrb	r3, [r3, #1]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d177      	bne.n	800701a <USB_EPStartXfer+0x2ce>
 8006f2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	461a      	mov	r2, r3
 8006f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4a:	4413      	add	r3, r2
 8006f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	011a      	lsls	r2, r3, #4
 8006f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f5e:	4413      	add	r3, r2
 8006f60:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f68:	881b      	ldrh	r3, [r3, #0]
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f74:	801a      	strh	r2, [r3, #0]
 8006f76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f7a:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f7c:	d921      	bls.n	8006fc2 <USB_EPStartXfer+0x276>
 8006f7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f82:	095b      	lsrs	r3, r3, #5
 8006f84:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f8c:	f003 031f 	and.w	r3, r3, #31
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d104      	bne.n	8006f9e <USB_EPStartXfer+0x252>
 8006f94:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa0:	881b      	ldrh	r3, [r3, #0]
 8006fa2:	b29a      	uxth	r2, r3
 8006fa4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	029b      	lsls	r3, r3, #10
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fba:	b29a      	uxth	r2, r3
 8006fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fbe:	801a      	strh	r2, [r3, #0]
 8006fc0:	e050      	b.n	8007064 <USB_EPStartXfer+0x318>
 8006fc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d10a      	bne.n	8006fe0 <USB_EPStartXfer+0x294>
 8006fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fcc:	881b      	ldrh	r3, [r3, #0]
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fd8:	b29a      	uxth	r2, r3
 8006fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fdc:	801a      	strh	r2, [r3, #0]
 8006fde:	e041      	b.n	8007064 <USB_EPStartXfer+0x318>
 8006fe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fe4:	085b      	lsrs	r3, r3, #1
 8006fe6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006fea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fee:	f003 0301 	and.w	r3, r3, #1
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d004      	beq.n	8007000 <USB_EPStartXfer+0x2b4>
 8006ff6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007002:	881b      	ldrh	r3, [r3, #0]
 8007004:	b29a      	uxth	r2, r3
 8007006:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800700a:	b29b      	uxth	r3, r3
 800700c:	029b      	lsls	r3, r3, #10
 800700e:	b29b      	uxth	r3, r3
 8007010:	4313      	orrs	r3, r2
 8007012:	b29a      	uxth	r2, r3
 8007014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007016:	801a      	strh	r2, [r3, #0]
 8007018:	e024      	b.n	8007064 <USB_EPStartXfer+0x318>
 800701a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800701e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	785b      	ldrb	r3, [r3, #1]
 8007026:	2b01      	cmp	r3, #1
 8007028:	d11c      	bne.n	8007064 <USB_EPStartXfer+0x318>
 800702a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800702e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007038:	b29b      	uxth	r3, r3
 800703a:	461a      	mov	r2, r3
 800703c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800703e:	4413      	add	r3, r2
 8007040:	633b      	str	r3, [r7, #48]	@ 0x30
 8007042:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007046:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	011a      	lsls	r2, r3, #4
 8007050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007052:	4413      	add	r3, r2
 8007054:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007058:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800705a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800705e:	b29a      	uxth	r2, r3
 8007060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007062:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007064:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007068:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	895b      	ldrh	r3, [r3, #10]
 8007070:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007074:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007078:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	6959      	ldr	r1, [r3, #20]
 8007080:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007084:	b29b      	uxth	r3, r3
 8007086:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800708a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800708e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007092:	6800      	ldr	r0, [r0, #0]
 8007094:	f001 fb49 	bl	800872a <USB_WritePMA>
            ep->xfer_buff += len;
 8007098:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800709c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	695a      	ldr	r2, [r3, #20]
 80070a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070a8:	441a      	add	r2, r3
 80070aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80070b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	6a1a      	ldr	r2, [r3, #32]
 80070c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d90f      	bls.n	80070f2 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80070d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	6a1a      	ldr	r2, [r3, #32]
 80070de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070e2:	1ad2      	subs	r2, r2, r3
 80070e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	621a      	str	r2, [r3, #32]
 80070f0:	e00e      	b.n	8007110 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80070f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8007102:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007106:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2200      	movs	r2, #0
 800710e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007110:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007114:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	785b      	ldrb	r3, [r3, #1]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d177      	bne.n	8007210 <USB_EPStartXfer+0x4c4>
 8007120:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007124:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	61bb      	str	r3, [r7, #24]
 800712c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007130:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800713a:	b29b      	uxth	r3, r3
 800713c:	461a      	mov	r2, r3
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	4413      	add	r3, r2
 8007142:	61bb      	str	r3, [r7, #24]
 8007144:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007148:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	011a      	lsls	r2, r3, #4
 8007152:	69bb      	ldr	r3, [r7, #24]
 8007154:	4413      	add	r3, r2
 8007156:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	881b      	ldrh	r3, [r3, #0]
 8007160:	b29b      	uxth	r3, r3
 8007162:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007166:	b29a      	uxth	r2, r3
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	801a      	strh	r2, [r3, #0]
 800716c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007170:	2b3e      	cmp	r3, #62	@ 0x3e
 8007172:	d921      	bls.n	80071b8 <USB_EPStartXfer+0x46c>
 8007174:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007178:	095b      	lsrs	r3, r3, #5
 800717a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800717e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007182:	f003 031f 	and.w	r3, r3, #31
 8007186:	2b00      	cmp	r3, #0
 8007188:	d104      	bne.n	8007194 <USB_EPStartXfer+0x448>
 800718a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800718e:	3b01      	subs	r3, #1
 8007190:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	881b      	ldrh	r3, [r3, #0]
 8007198:	b29a      	uxth	r2, r3
 800719a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800719e:	b29b      	uxth	r3, r3
 80071a0:	029b      	lsls	r3, r3, #10
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	4313      	orrs	r3, r2
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071b0:	b29a      	uxth	r2, r3
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	801a      	strh	r2, [r3, #0]
 80071b6:	e056      	b.n	8007266 <USB_EPStartXfer+0x51a>
 80071b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10a      	bne.n	80071d6 <USB_EPStartXfer+0x48a>
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	881b      	ldrh	r3, [r3, #0]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071ce:	b29a      	uxth	r2, r3
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	801a      	strh	r2, [r3, #0]
 80071d4:	e047      	b.n	8007266 <USB_EPStartXfer+0x51a>
 80071d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071da:	085b      	lsrs	r3, r3, #1
 80071dc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80071e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071e4:	f003 0301 	and.w	r3, r3, #1
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d004      	beq.n	80071f6 <USB_EPStartXfer+0x4aa>
 80071ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071f0:	3301      	adds	r3, #1
 80071f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	881b      	ldrh	r3, [r3, #0]
 80071fa:	b29a      	uxth	r2, r3
 80071fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007200:	b29b      	uxth	r3, r3
 8007202:	029b      	lsls	r3, r3, #10
 8007204:	b29b      	uxth	r3, r3
 8007206:	4313      	orrs	r3, r2
 8007208:	b29a      	uxth	r2, r3
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	801a      	strh	r2, [r3, #0]
 800720e:	e02a      	b.n	8007266 <USB_EPStartXfer+0x51a>
 8007210:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007214:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	785b      	ldrb	r3, [r3, #1]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d122      	bne.n	8007266 <USB_EPStartXfer+0x51a>
 8007220:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007224:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	623b      	str	r3, [r7, #32]
 800722c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007230:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800723a:	b29b      	uxth	r3, r3
 800723c:	461a      	mov	r2, r3
 800723e:	6a3b      	ldr	r3, [r7, #32]
 8007240:	4413      	add	r3, r2
 8007242:	623b      	str	r3, [r7, #32]
 8007244:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007248:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	011a      	lsls	r2, r3, #4
 8007252:	6a3b      	ldr	r3, [r7, #32]
 8007254:	4413      	add	r3, r2
 8007256:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800725a:	61fb      	str	r3, [r7, #28]
 800725c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007260:	b29a      	uxth	r2, r3
 8007262:	69fb      	ldr	r3, [r7, #28]
 8007264:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007266:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800726a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	891b      	ldrh	r3, [r3, #8]
 8007272:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007276:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800727a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	6959      	ldr	r1, [r3, #20]
 8007282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007286:	b29b      	uxth	r3, r3
 8007288:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800728c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007290:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007294:	6800      	ldr	r0, [r0, #0]
 8007296:	f001 fa48 	bl	800872a <USB_WritePMA>
 800729a:	e3ee      	b.n	8007a7a <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800729c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	785b      	ldrb	r3, [r3, #1]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d177      	bne.n	800739c <USB_EPStartXfer+0x650>
 80072ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	461a      	mov	r2, r3
 80072ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072cc:	4413      	add	r3, r2
 80072ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	011a      	lsls	r2, r3, #4
 80072de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072e0:	4413      	add	r3, r2
 80072e2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80072e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80072e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ea:	881b      	ldrh	r3, [r3, #0]
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072f2:	b29a      	uxth	r2, r3
 80072f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072f6:	801a      	strh	r2, [r3, #0]
 80072f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072fc:	2b3e      	cmp	r3, #62	@ 0x3e
 80072fe:	d921      	bls.n	8007344 <USB_EPStartXfer+0x5f8>
 8007300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007304:	095b      	lsrs	r3, r3, #5
 8007306:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800730a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800730e:	f003 031f 	and.w	r3, r3, #31
 8007312:	2b00      	cmp	r3, #0
 8007314:	d104      	bne.n	8007320 <USB_EPStartXfer+0x5d4>
 8007316:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800731a:	3b01      	subs	r3, #1
 800731c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007320:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007322:	881b      	ldrh	r3, [r3, #0]
 8007324:	b29a      	uxth	r2, r3
 8007326:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800732a:	b29b      	uxth	r3, r3
 800732c:	029b      	lsls	r3, r3, #10
 800732e:	b29b      	uxth	r3, r3
 8007330:	4313      	orrs	r3, r2
 8007332:	b29b      	uxth	r3, r3
 8007334:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007338:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800733c:	b29a      	uxth	r2, r3
 800733e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007340:	801a      	strh	r2, [r3, #0]
 8007342:	e056      	b.n	80073f2 <USB_EPStartXfer+0x6a6>
 8007344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007348:	2b00      	cmp	r3, #0
 800734a:	d10a      	bne.n	8007362 <USB_EPStartXfer+0x616>
 800734c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800734e:	881b      	ldrh	r3, [r3, #0]
 8007350:	b29b      	uxth	r3, r3
 8007352:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007356:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800735a:	b29a      	uxth	r2, r3
 800735c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800735e:	801a      	strh	r2, [r3, #0]
 8007360:	e047      	b.n	80073f2 <USB_EPStartXfer+0x6a6>
 8007362:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007366:	085b      	lsrs	r3, r3, #1
 8007368:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800736c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007370:	f003 0301 	and.w	r3, r3, #1
 8007374:	2b00      	cmp	r3, #0
 8007376:	d004      	beq.n	8007382 <USB_EPStartXfer+0x636>
 8007378:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800737c:	3301      	adds	r3, #1
 800737e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007384:	881b      	ldrh	r3, [r3, #0]
 8007386:	b29a      	uxth	r2, r3
 8007388:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800738c:	b29b      	uxth	r3, r3
 800738e:	029b      	lsls	r3, r3, #10
 8007390:	b29b      	uxth	r3, r3
 8007392:	4313      	orrs	r3, r2
 8007394:	b29a      	uxth	r2, r3
 8007396:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007398:	801a      	strh	r2, [r3, #0]
 800739a:	e02a      	b.n	80073f2 <USB_EPStartXfer+0x6a6>
 800739c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	785b      	ldrb	r3, [r3, #1]
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d122      	bne.n	80073f2 <USB_EPStartXfer+0x6a6>
 80073ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80073b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	461a      	mov	r2, r3
 80073ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073cc:	4413      	add	r3, r2
 80073ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80073d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	011a      	lsls	r2, r3, #4
 80073de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073e0:	4413      	add	r3, r2
 80073e2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80073e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ec:	b29a      	uxth	r2, r3
 80073ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073f0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80073f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	891b      	ldrh	r3, [r3, #8]
 80073fe:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007402:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007406:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6959      	ldr	r1, [r3, #20]
 800740e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007412:	b29b      	uxth	r3, r3
 8007414:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007418:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800741c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007420:	6800      	ldr	r0, [r0, #0]
 8007422:	f001 f982 	bl	800872a <USB_WritePMA>
            ep->xfer_buff += len;
 8007426:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800742a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	695a      	ldr	r2, [r3, #20]
 8007432:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007436:	441a      	add	r2, r3
 8007438:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800743c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007444:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007448:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	6a1a      	ldr	r2, [r3, #32]
 8007450:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007454:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	691b      	ldr	r3, [r3, #16]
 800745c:	429a      	cmp	r2, r3
 800745e:	d90f      	bls.n	8007480 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8007460:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007464:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	6a1a      	ldr	r2, [r3, #32]
 800746c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007470:	1ad2      	subs	r2, r2, r3
 8007472:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007476:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	621a      	str	r2, [r3, #32]
 800747e:	e00e      	b.n	800749e <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8007480:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007484:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	6a1b      	ldr	r3, [r3, #32]
 800748c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8007490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007494:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2200      	movs	r2, #0
 800749c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800749e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80074aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	785b      	ldrb	r3, [r3, #1]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d177      	bne.n	80075aa <USB_EPStartXfer+0x85e>
 80074ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80074c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	461a      	mov	r2, r3
 80074d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074da:	4413      	add	r3, r2
 80074dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80074de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	781b      	ldrb	r3, [r3, #0]
 80074ea:	011a      	lsls	r2, r3, #4
 80074ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ee:	4413      	add	r3, r2
 80074f0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80074f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80074f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074f8:	881b      	ldrh	r3, [r3, #0]
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007500:	b29a      	uxth	r2, r3
 8007502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007504:	801a      	strh	r2, [r3, #0]
 8007506:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800750a:	2b3e      	cmp	r3, #62	@ 0x3e
 800750c:	d921      	bls.n	8007552 <USB_EPStartXfer+0x806>
 800750e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007512:	095b      	lsrs	r3, r3, #5
 8007514:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800751c:	f003 031f 	and.w	r3, r3, #31
 8007520:	2b00      	cmp	r3, #0
 8007522:	d104      	bne.n	800752e <USB_EPStartXfer+0x7e2>
 8007524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007528:	3b01      	subs	r3, #1
 800752a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800752e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007530:	881b      	ldrh	r3, [r3, #0]
 8007532:	b29a      	uxth	r2, r3
 8007534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007538:	b29b      	uxth	r3, r3
 800753a:	029b      	lsls	r3, r3, #10
 800753c:	b29b      	uxth	r3, r3
 800753e:	4313      	orrs	r3, r2
 8007540:	b29b      	uxth	r3, r3
 8007542:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007546:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800754a:	b29a      	uxth	r2, r3
 800754c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800754e:	801a      	strh	r2, [r3, #0]
 8007550:	e050      	b.n	80075f4 <USB_EPStartXfer+0x8a8>
 8007552:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10a      	bne.n	8007570 <USB_EPStartXfer+0x824>
 800755a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800755c:	881b      	ldrh	r3, [r3, #0]
 800755e:	b29b      	uxth	r3, r3
 8007560:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007564:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007568:	b29a      	uxth	r2, r3
 800756a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800756c:	801a      	strh	r2, [r3, #0]
 800756e:	e041      	b.n	80075f4 <USB_EPStartXfer+0x8a8>
 8007570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007574:	085b      	lsrs	r3, r3, #1
 8007576:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800757a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800757e:	f003 0301 	and.w	r3, r3, #1
 8007582:	2b00      	cmp	r3, #0
 8007584:	d004      	beq.n	8007590 <USB_EPStartXfer+0x844>
 8007586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800758a:	3301      	adds	r3, #1
 800758c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007592:	881b      	ldrh	r3, [r3, #0]
 8007594:	b29a      	uxth	r2, r3
 8007596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800759a:	b29b      	uxth	r3, r3
 800759c:	029b      	lsls	r3, r3, #10
 800759e:	b29b      	uxth	r3, r3
 80075a0:	4313      	orrs	r3, r2
 80075a2:	b29a      	uxth	r2, r3
 80075a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075a6:	801a      	strh	r2, [r3, #0]
 80075a8:	e024      	b.n	80075f4 <USB_EPStartXfer+0x8a8>
 80075aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	785b      	ldrb	r3, [r3, #1]
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d11c      	bne.n	80075f4 <USB_EPStartXfer+0x8a8>
 80075ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	461a      	mov	r2, r3
 80075cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075ce:	4413      	add	r3, r2
 80075d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80075d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	011a      	lsls	r2, r3, #4
 80075e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075e2:	4413      	add	r3, r2
 80075e4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80075e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ee:	b29a      	uxth	r2, r3
 80075f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80075f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	895b      	ldrh	r3, [r3, #10]
 8007600:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007604:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007608:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	6959      	ldr	r1, [r3, #20]
 8007610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007614:	b29b      	uxth	r3, r3
 8007616:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800761a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800761e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007622:	6800      	ldr	r0, [r0, #0]
 8007624:	f001 f881 	bl	800872a <USB_WritePMA>
 8007628:	e227      	b.n	8007a7a <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800762a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800762e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	6a1b      	ldr	r3, [r3, #32]
 8007636:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800763a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800763e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007648:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	4413      	add	r3, r2
 8007654:	881b      	ldrh	r3, [r3, #0]
 8007656:	b29b      	uxth	r3, r3
 8007658:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800765c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007660:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007664:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007668:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007672:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	441a      	add	r2, r3
 800767e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007682:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007686:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800768a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800768e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007692:	b29b      	uxth	r3, r3
 8007694:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007696:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800769a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	461a      	mov	r2, r3
 80076b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076b6:	4413      	add	r3, r2
 80076b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	781b      	ldrb	r3, [r3, #0]
 80076c6:	011a      	lsls	r2, r3, #4
 80076c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076ca:	4413      	add	r3, r2
 80076cc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80076d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076d6:	b29a      	uxth	r2, r3
 80076d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076da:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80076dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	891b      	ldrh	r3, [r3, #8]
 80076e8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	6959      	ldr	r1, [r3, #20]
 80076f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007702:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007706:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800770a:	6800      	ldr	r0, [r0, #0]
 800770c:	f001 f80d 	bl	800872a <USB_WritePMA>
 8007710:	e1b3      	b.n	8007a7a <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007712:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007716:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	6a1a      	ldr	r2, [r3, #32]
 800771e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007722:	1ad2      	subs	r2, r2, r3
 8007724:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007728:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007730:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007734:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800773e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	4413      	add	r3, r2
 800774a:	881b      	ldrh	r3, [r3, #0]
 800774c:	b29b      	uxth	r3, r3
 800774e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 80c6 	beq.w	80078e4 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007758:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800775c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	673b      	str	r3, [r7, #112]	@ 0x70
 8007764:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007768:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	785b      	ldrb	r3, [r3, #1]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d177      	bne.n	8007864 <USB_EPStartXfer+0xb18>
 8007774:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007778:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007780:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007784:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800778e:	b29b      	uxth	r3, r3
 8007790:	461a      	mov	r2, r3
 8007792:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007794:	4413      	add	r3, r2
 8007796:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007798:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800779c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	011a      	lsls	r2, r3, #4
 80077a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80077a8:	4413      	add	r3, r2
 80077aa:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80077ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80077b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077b2:	881b      	ldrh	r3, [r3, #0]
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077ba:	b29a      	uxth	r2, r3
 80077bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077be:	801a      	strh	r2, [r3, #0]
 80077c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80077c6:	d921      	bls.n	800780c <USB_EPStartXfer+0xac0>
 80077c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077cc:	095b      	lsrs	r3, r3, #5
 80077ce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80077d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d6:	f003 031f 	and.w	r3, r3, #31
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d104      	bne.n	80077e8 <USB_EPStartXfer+0xa9c>
 80077de:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80077e2:	3b01      	subs	r3, #1
 80077e4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80077e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077ea:	881b      	ldrh	r3, [r3, #0]
 80077ec:	b29a      	uxth	r2, r3
 80077ee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	029b      	lsls	r3, r3, #10
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	4313      	orrs	r3, r2
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007800:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007804:	b29a      	uxth	r2, r3
 8007806:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007808:	801a      	strh	r2, [r3, #0]
 800780a:	e050      	b.n	80078ae <USB_EPStartXfer+0xb62>
 800780c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10a      	bne.n	800782a <USB_EPStartXfer+0xade>
 8007814:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007816:	881b      	ldrh	r3, [r3, #0]
 8007818:	b29b      	uxth	r3, r3
 800781a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800781e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007822:	b29a      	uxth	r2, r3
 8007824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007826:	801a      	strh	r2, [r3, #0]
 8007828:	e041      	b.n	80078ae <USB_EPStartXfer+0xb62>
 800782a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800782e:	085b      	lsrs	r3, r3, #1
 8007830:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007834:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007838:	f003 0301 	and.w	r3, r3, #1
 800783c:	2b00      	cmp	r3, #0
 800783e:	d004      	beq.n	800784a <USB_EPStartXfer+0xafe>
 8007840:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007844:	3301      	adds	r3, #1
 8007846:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800784a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800784c:	881b      	ldrh	r3, [r3, #0]
 800784e:	b29a      	uxth	r2, r3
 8007850:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007854:	b29b      	uxth	r3, r3
 8007856:	029b      	lsls	r3, r3, #10
 8007858:	b29b      	uxth	r3, r3
 800785a:	4313      	orrs	r3, r2
 800785c:	b29a      	uxth	r2, r3
 800785e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007860:	801a      	strh	r2, [r3, #0]
 8007862:	e024      	b.n	80078ae <USB_EPStartXfer+0xb62>
 8007864:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007868:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	785b      	ldrb	r3, [r3, #1]
 8007870:	2b01      	cmp	r3, #1
 8007872:	d11c      	bne.n	80078ae <USB_EPStartXfer+0xb62>
 8007874:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007878:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007882:	b29b      	uxth	r3, r3
 8007884:	461a      	mov	r2, r3
 8007886:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007888:	4413      	add	r3, r2
 800788a:	673b      	str	r3, [r7, #112]	@ 0x70
 800788c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007890:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	011a      	lsls	r2, r3, #4
 800789a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800789c:	4413      	add	r3, r2
 800789e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80078a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80078a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078ac:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80078ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	895b      	ldrh	r3, [r3, #10]
 80078ba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80078be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	6959      	ldr	r1, [r3, #20]
 80078ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80078d4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80078d8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80078dc:	6800      	ldr	r0, [r0, #0]
 80078de:	f000 ff24 	bl	800872a <USB_WritePMA>
 80078e2:	e0ca      	b.n	8007a7a <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80078e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	785b      	ldrb	r3, [r3, #1]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d177      	bne.n	80079e4 <USB_EPStartXfer+0xc98>
 80078f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007900:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007904:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800790e:	b29b      	uxth	r3, r3
 8007910:	461a      	mov	r2, r3
 8007912:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007914:	4413      	add	r3, r2
 8007916:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007918:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800791c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	011a      	lsls	r2, r3, #4
 8007926:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007928:	4413      	add	r3, r2
 800792a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800792e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007930:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007932:	881b      	ldrh	r3, [r3, #0]
 8007934:	b29b      	uxth	r3, r3
 8007936:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800793a:	b29a      	uxth	r2, r3
 800793c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800793e:	801a      	strh	r2, [r3, #0]
 8007940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007944:	2b3e      	cmp	r3, #62	@ 0x3e
 8007946:	d921      	bls.n	800798c <USB_EPStartXfer+0xc40>
 8007948:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800794c:	095b      	lsrs	r3, r3, #5
 800794e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007952:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007956:	f003 031f 	and.w	r3, r3, #31
 800795a:	2b00      	cmp	r3, #0
 800795c:	d104      	bne.n	8007968 <USB_EPStartXfer+0xc1c>
 800795e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007962:	3b01      	subs	r3, #1
 8007964:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007968:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800796a:	881b      	ldrh	r3, [r3, #0]
 800796c:	b29a      	uxth	r2, r3
 800796e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007972:	b29b      	uxth	r3, r3
 8007974:	029b      	lsls	r3, r3, #10
 8007976:	b29b      	uxth	r3, r3
 8007978:	4313      	orrs	r3, r2
 800797a:	b29b      	uxth	r3, r3
 800797c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007980:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007984:	b29a      	uxth	r2, r3
 8007986:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007988:	801a      	strh	r2, [r3, #0]
 800798a:	e05c      	b.n	8007a46 <USB_EPStartXfer+0xcfa>
 800798c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007990:	2b00      	cmp	r3, #0
 8007992:	d10a      	bne.n	80079aa <USB_EPStartXfer+0xc5e>
 8007994:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007996:	881b      	ldrh	r3, [r3, #0]
 8007998:	b29b      	uxth	r3, r3
 800799a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800799e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079a2:	b29a      	uxth	r2, r3
 80079a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079a6:	801a      	strh	r2, [r3, #0]
 80079a8:	e04d      	b.n	8007a46 <USB_EPStartXfer+0xcfa>
 80079aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ae:	085b      	lsrs	r3, r3, #1
 80079b0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80079b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079b8:	f003 0301 	and.w	r3, r3, #1
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d004      	beq.n	80079ca <USB_EPStartXfer+0xc7e>
 80079c0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80079c4:	3301      	adds	r3, #1
 80079c6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80079ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079cc:	881b      	ldrh	r3, [r3, #0]
 80079ce:	b29a      	uxth	r2, r3
 80079d0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	029b      	lsls	r3, r3, #10
 80079d8:	b29b      	uxth	r3, r3
 80079da:	4313      	orrs	r3, r2
 80079dc:	b29a      	uxth	r2, r3
 80079de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079e0:	801a      	strh	r2, [r3, #0]
 80079e2:	e030      	b.n	8007a46 <USB_EPStartXfer+0xcfa>
 80079e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	785b      	ldrb	r3, [r3, #1]
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d128      	bne.n	8007a46 <USB_EPStartXfer+0xcfa>
 80079f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	461a      	mov	r2, r3
 8007a14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a18:	4413      	add	r3, r2
 8007a1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	011a      	lsls	r2, r3, #4
 8007a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a30:	4413      	add	r3, r2
 8007a32:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007a36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a3e:	b29a      	uxth	r2, r3
 8007a40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007a44:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007a46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	891b      	ldrh	r3, [r3, #8]
 8007a52:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	6959      	ldr	r1, [r3, #20]
 8007a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007a6c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007a70:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007a74:	6800      	ldr	r0, [r0, #0]
 8007a76:	f000 fe58 	bl	800872a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007a7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	4413      	add	r3, r2
 8007a94:	881b      	ldrh	r3, [r3, #0]
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007aa0:	817b      	strh	r3, [r7, #10]
 8007aa2:	897b      	ldrh	r3, [r7, #10]
 8007aa4:	f083 0310 	eor.w	r3, r3, #16
 8007aa8:	817b      	strh	r3, [r7, #10]
 8007aaa:	897b      	ldrh	r3, [r7, #10]
 8007aac:	f083 0320 	eor.w	r3, r3, #32
 8007ab0:	817b      	strh	r3, [r7, #10]
 8007ab2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ab6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ac0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	441a      	add	r2, r3
 8007acc:	897b      	ldrh	r3, [r7, #10]
 8007ace:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ad2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ad6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ada:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	8013      	strh	r3, [r2, #0]
 8007ae2:	f000 bcde 	b.w	80084a2 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007ae6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007aea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	7b1b      	ldrb	r3, [r3, #12]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	f040 80bb 	bne.w	8007c6e <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007af8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007afc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	699a      	ldr	r2, [r3, #24]
 8007b04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d917      	bls.n	8007b44 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007b14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	691b      	ldr	r3, [r3, #16]
 8007b20:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8007b24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	699a      	ldr	r2, [r3, #24]
 8007b30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b34:	1ad2      	subs	r2, r2, r3
 8007b36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	619a      	str	r2, [r3, #24]
 8007b42:	e00e      	b.n	8007b62 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007b44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	699b      	ldr	r3, [r3, #24]
 8007b50:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8007b54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007b62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	461a      	mov	r2, r3
 8007b82:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007b86:	4413      	add	r3, r2
 8007b88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	781b      	ldrb	r3, [r3, #0]
 8007b98:	011a      	lsls	r2, r3, #4
 8007b9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007b9e:	4413      	add	r3, r2
 8007ba0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007ba4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007ba8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bac:	881b      	ldrh	r3, [r3, #0]
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007bb4:	b29a      	uxth	r2, r3
 8007bb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bba:	801a      	strh	r2, [r3, #0]
 8007bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bc0:	2b3e      	cmp	r3, #62	@ 0x3e
 8007bc2:	d924      	bls.n	8007c0e <USB_EPStartXfer+0xec2>
 8007bc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bc8:	095b      	lsrs	r3, r3, #5
 8007bca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd2:	f003 031f 	and.w	r3, r3, #31
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d104      	bne.n	8007be4 <USB_EPStartXfer+0xe98>
 8007bda:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007bde:	3b01      	subs	r3, #1
 8007be0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007be4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007be8:	881b      	ldrh	r3, [r3, #0]
 8007bea:	b29a      	uxth	r2, r3
 8007bec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	029b      	lsls	r3, r3, #10
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bfe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c02:	b29a      	uxth	r2, r3
 8007c04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c08:	801a      	strh	r2, [r3, #0]
 8007c0a:	f000 bc10 	b.w	800842e <USB_EPStartXfer+0x16e2>
 8007c0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d10c      	bne.n	8007c30 <USB_EPStartXfer+0xee4>
 8007c16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c1a:	881b      	ldrh	r3, [r3, #0]
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c26:	b29a      	uxth	r2, r3
 8007c28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c2c:	801a      	strh	r2, [r3, #0]
 8007c2e:	e3fe      	b.n	800842e <USB_EPStartXfer+0x16e2>
 8007c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c34:	085b      	lsrs	r3, r3, #1
 8007c36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007c3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d004      	beq.n	8007c50 <USB_EPStartXfer+0xf04>
 8007c46:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007c50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c54:	881b      	ldrh	r3, [r3, #0]
 8007c56:	b29a      	uxth	r2, r3
 8007c58:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	029b      	lsls	r3, r3, #10
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	4313      	orrs	r3, r2
 8007c64:	b29a      	uxth	r2, r3
 8007c66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c6a:	801a      	strh	r2, [r3, #0]
 8007c6c:	e3df      	b.n	800842e <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007c6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	78db      	ldrb	r3, [r3, #3]
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	f040 8218 	bne.w	80080b0 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007c80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	785b      	ldrb	r3, [r3, #1]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f040 809d 	bne.w	8007dcc <USB_EPStartXfer+0x1080>
 8007c92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ca0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ca4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cb6:	4413      	add	r3, r2
 8007cb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	011a      	lsls	r2, r3, #4
 8007cca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cce:	4413      	add	r3, r2
 8007cd0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007cd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007cd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007cdc:	881b      	ldrh	r3, [r3, #0]
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ce4:	b29a      	uxth	r2, r3
 8007ce6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007cea:	801a      	strh	r2, [r3, #0]
 8007cec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cf0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	691b      	ldr	r3, [r3, #16]
 8007cf8:	2b3e      	cmp	r3, #62	@ 0x3e
 8007cfa:	d92b      	bls.n	8007d54 <USB_EPStartXfer+0x1008>
 8007cfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	691b      	ldr	r3, [r3, #16]
 8007d08:	095b      	lsrs	r3, r3, #5
 8007d0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007d0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	f003 031f 	and.w	r3, r3, #31
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d104      	bne.n	8007d2c <USB_EPStartXfer+0xfe0>
 8007d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d26:	3b01      	subs	r3, #1
 8007d28:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007d2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007d30:	881b      	ldrh	r3, [r3, #0]
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	029b      	lsls	r3, r3, #10
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d4a:	b29a      	uxth	r2, r3
 8007d4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007d50:	801a      	strh	r2, [r3, #0]
 8007d52:	e070      	b.n	8007e36 <USB_EPStartXfer+0x10ea>
 8007d54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	691b      	ldr	r3, [r3, #16]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d10c      	bne.n	8007d7e <USB_EPStartXfer+0x1032>
 8007d64:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007d68:	881b      	ldrh	r3, [r3, #0]
 8007d6a:	b29b      	uxth	r3, r3
 8007d6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d74:	b29a      	uxth	r2, r3
 8007d76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007d7a:	801a      	strh	r2, [r3, #0]
 8007d7c:	e05b      	b.n	8007e36 <USB_EPStartXfer+0x10ea>
 8007d7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	691b      	ldr	r3, [r3, #16]
 8007d8a:	085b      	lsrs	r3, r3, #1
 8007d8c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007d90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	691b      	ldr	r3, [r3, #16]
 8007d9c:	f003 0301 	and.w	r3, r3, #1
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d004      	beq.n	8007dae <USB_EPStartXfer+0x1062>
 8007da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007da8:	3301      	adds	r3, #1
 8007daa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007dae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007db2:	881b      	ldrh	r3, [r3, #0]
 8007db4:	b29a      	uxth	r2, r3
 8007db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	029b      	lsls	r3, r3, #10
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	b29a      	uxth	r2, r3
 8007dc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007dc8:	801a      	strh	r2, [r3, #0]
 8007dca:	e034      	b.n	8007e36 <USB_EPStartXfer+0x10ea>
 8007dcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	785b      	ldrb	r3, [r3, #1]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d12c      	bne.n	8007e36 <USB_EPStartXfer+0x10ea>
 8007ddc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007de0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007dea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007df8:	b29b      	uxth	r3, r3
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007e00:	4413      	add	r3, r2
 8007e02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	011a      	lsls	r2, r3, #4
 8007e14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007e18:	4413      	add	r3, r2
 8007e1a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007e1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	b29a      	uxth	r2, r3
 8007e30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007e34:	801a      	strh	r2, [r3, #0]
 8007e36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007e44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	785b      	ldrb	r3, [r3, #1]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f040 809d 	bne.w	8007f90 <USB_EPStartXfer+0x1244>
 8007e56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e72:	b29b      	uxth	r3, r3
 8007e74:	461a      	mov	r2, r3
 8007e76:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e7a:	4413      	add	r3, r2
 8007e7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	011a      	lsls	r2, r3, #4
 8007e8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e92:	4413      	add	r3, r2
 8007e94:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007e98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007e9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ea0:	881b      	ldrh	r3, [r3, #0]
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ea8:	b29a      	uxth	r2, r3
 8007eaa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007eae:	801a      	strh	r2, [r3, #0]
 8007eb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007eb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	691b      	ldr	r3, [r3, #16]
 8007ebc:	2b3e      	cmp	r3, #62	@ 0x3e
 8007ebe:	d92b      	bls.n	8007f18 <USB_EPStartXfer+0x11cc>
 8007ec0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ec4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	095b      	lsrs	r3, r3, #5
 8007ece:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ed2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ed6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	691b      	ldr	r3, [r3, #16]
 8007ede:	f003 031f 	and.w	r3, r3, #31
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d104      	bne.n	8007ef0 <USB_EPStartXfer+0x11a4>
 8007ee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007eea:	3b01      	subs	r3, #1
 8007eec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ef0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ef4:	881b      	ldrh	r3, [r3, #0]
 8007ef6:	b29a      	uxth	r2, r3
 8007ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	029b      	lsls	r3, r3, #10
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	4313      	orrs	r3, r2
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f0e:	b29a      	uxth	r2, r3
 8007f10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f14:	801a      	strh	r2, [r3, #0]
 8007f16:	e069      	b.n	8007fec <USB_EPStartXfer+0x12a0>
 8007f18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	691b      	ldr	r3, [r3, #16]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10c      	bne.n	8007f42 <USB_EPStartXfer+0x11f6>
 8007f28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f2c:	881b      	ldrh	r3, [r3, #0]
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f38:	b29a      	uxth	r2, r3
 8007f3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f3e:	801a      	strh	r2, [r3, #0]
 8007f40:	e054      	b.n	8007fec <USB_EPStartXfer+0x12a0>
 8007f42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	691b      	ldr	r3, [r3, #16]
 8007f4e:	085b      	lsrs	r3, r3, #1
 8007f50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007f54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	691b      	ldr	r3, [r3, #16]
 8007f60:	f003 0301 	and.w	r3, r3, #1
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d004      	beq.n	8007f72 <USB_EPStartXfer+0x1226>
 8007f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007f72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f76:	881b      	ldrh	r3, [r3, #0]
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	029b      	lsls	r3, r3, #10
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	4313      	orrs	r3, r2
 8007f86:	b29a      	uxth	r2, r3
 8007f88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f8c:	801a      	strh	r2, [r3, #0]
 8007f8e:	e02d      	b.n	8007fec <USB_EPStartXfer+0x12a0>
 8007f90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	785b      	ldrb	r3, [r3, #1]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d125      	bne.n	8007fec <USB_EPStartXfer+0x12a0>
 8007fa0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fa4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007fb6:	4413      	add	r3, r2
 8007fb8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007fbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	011a      	lsls	r2, r3, #4
 8007fca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007fce:	4413      	add	r3, r2
 8007fd0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007fd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007fd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	691b      	ldr	r3, [r3, #16]
 8007fe4:	b29a      	uxth	r2, r3
 8007fe6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007fea:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007fec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ff0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	69db      	ldr	r3, [r3, #28]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f000 8218 	beq.w	800842e <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007ffe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008002:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800800c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	4413      	add	r3, r2
 8008018:	881b      	ldrh	r3, [r3, #0]
 800801a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800801e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008022:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008026:	2b00      	cmp	r3, #0
 8008028:	d005      	beq.n	8008036 <USB_EPStartXfer+0x12ea>
 800802a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800802e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008032:	2b00      	cmp	r3, #0
 8008034:	d10d      	bne.n	8008052 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008036:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800803a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800803e:	2b00      	cmp	r3, #0
 8008040:	f040 81f5 	bne.w	800842e <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008044:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800804c:	2b00      	cmp	r3, #0
 800804e:	f040 81ee 	bne.w	800842e <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008052:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008056:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008060:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	4413      	add	r3, r2
 800806c:	881b      	ldrh	r3, [r3, #0]
 800806e:	b29b      	uxth	r3, r3
 8008070:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008074:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008078:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800807c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008080:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800808a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	441a      	add	r2, r3
 8008096:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800809a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800809e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	8013      	strh	r3, [r2, #0]
 80080ae:	e1be      	b.n	800842e <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80080b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	78db      	ldrb	r3, [r3, #3]
 80080bc:	2b01      	cmp	r3, #1
 80080be:	f040 81b4 	bne.w	800842a <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80080c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	699a      	ldr	r2, [r3, #24]
 80080ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	691b      	ldr	r3, [r3, #16]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d917      	bls.n	800810e <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80080de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	691b      	ldr	r3, [r3, #16]
 80080ea:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80080ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	699a      	ldr	r2, [r3, #24]
 80080fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080fe:	1ad2      	subs	r2, r2, r3
 8008100:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008104:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	619a      	str	r2, [r3, #24]
 800810c:	e00e      	b.n	800812c <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800810e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008112:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	699b      	ldr	r3, [r3, #24]
 800811a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800811e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008122:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2200      	movs	r2, #0
 800812a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800812c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008130:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	785b      	ldrb	r3, [r3, #1]
 8008138:	2b00      	cmp	r3, #0
 800813a:	f040 8085 	bne.w	8008248 <USB_EPStartXfer+0x14fc>
 800813e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008142:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800814c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008150:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800815a:	b29b      	uxth	r3, r3
 800815c:	461a      	mov	r2, r3
 800815e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008162:	4413      	add	r3, r2
 8008164:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008168:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800816c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	011a      	lsls	r2, r3, #4
 8008176:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800817a:	4413      	add	r3, r2
 800817c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008180:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008184:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008188:	881b      	ldrh	r3, [r3, #0]
 800818a:	b29b      	uxth	r3, r3
 800818c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008190:	b29a      	uxth	r2, r3
 8008192:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008196:	801a      	strh	r2, [r3, #0]
 8008198:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800819c:	2b3e      	cmp	r3, #62	@ 0x3e
 800819e:	d923      	bls.n	80081e8 <USB_EPStartXfer+0x149c>
 80081a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a4:	095b      	lsrs	r3, r3, #5
 80081a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80081aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ae:	f003 031f 	and.w	r3, r3, #31
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d104      	bne.n	80081c0 <USB_EPStartXfer+0x1474>
 80081b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081ba:	3b01      	subs	r3, #1
 80081bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80081c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80081c4:	881b      	ldrh	r3, [r3, #0]
 80081c6:	b29a      	uxth	r2, r3
 80081c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	029b      	lsls	r3, r3, #10
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	4313      	orrs	r3, r2
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081de:	b29a      	uxth	r2, r3
 80081e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80081e4:	801a      	strh	r2, [r3, #0]
 80081e6:	e060      	b.n	80082aa <USB_EPStartXfer+0x155e>
 80081e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d10c      	bne.n	800820a <USB_EPStartXfer+0x14be>
 80081f0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80081f4:	881b      	ldrh	r3, [r3, #0]
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008200:	b29a      	uxth	r2, r3
 8008202:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008206:	801a      	strh	r2, [r3, #0]
 8008208:	e04f      	b.n	80082aa <USB_EPStartXfer+0x155e>
 800820a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800820e:	085b      	lsrs	r3, r3, #1
 8008210:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008218:	f003 0301 	and.w	r3, r3, #1
 800821c:	2b00      	cmp	r3, #0
 800821e:	d004      	beq.n	800822a <USB_EPStartXfer+0x14de>
 8008220:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008224:	3301      	adds	r3, #1
 8008226:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800822a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800822e:	881b      	ldrh	r3, [r3, #0]
 8008230:	b29a      	uxth	r2, r3
 8008232:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008236:	b29b      	uxth	r3, r3
 8008238:	029b      	lsls	r3, r3, #10
 800823a:	b29b      	uxth	r3, r3
 800823c:	4313      	orrs	r3, r2
 800823e:	b29a      	uxth	r2, r3
 8008240:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008244:	801a      	strh	r2, [r3, #0]
 8008246:	e030      	b.n	80082aa <USB_EPStartXfer+0x155e>
 8008248:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800824c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	785b      	ldrb	r3, [r3, #1]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d128      	bne.n	80082aa <USB_EPStartXfer+0x155e>
 8008258:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800825c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008266:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800826a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008274:	b29b      	uxth	r3, r3
 8008276:	461a      	mov	r2, r3
 8008278:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800827c:	4413      	add	r3, r2
 800827e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008282:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008286:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	011a      	lsls	r2, r3, #4
 8008290:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008294:	4413      	add	r3, r2
 8008296:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800829a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800829e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082a2:	b29a      	uxth	r2, r3
 80082a4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80082a8:	801a      	strh	r2, [r3, #0]
 80082aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80082b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	785b      	ldrb	r3, [r3, #1]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	f040 8085 	bne.w	80083d4 <USB_EPStartXfer+0x1688>
 80082ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80082d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	461a      	mov	r2, r3
 80082ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80082ee:	4413      	add	r3, r2
 80082f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80082f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	011a      	lsls	r2, r3, #4
 8008302:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008306:	4413      	add	r3, r2
 8008308:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800830c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008310:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008314:	881b      	ldrh	r3, [r3, #0]
 8008316:	b29b      	uxth	r3, r3
 8008318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800831c:	b29a      	uxth	r2, r3
 800831e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008322:	801a      	strh	r2, [r3, #0]
 8008324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008328:	2b3e      	cmp	r3, #62	@ 0x3e
 800832a:	d923      	bls.n	8008374 <USB_EPStartXfer+0x1628>
 800832c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008330:	095b      	lsrs	r3, r3, #5
 8008332:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008336:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800833a:	f003 031f 	and.w	r3, r3, #31
 800833e:	2b00      	cmp	r3, #0
 8008340:	d104      	bne.n	800834c <USB_EPStartXfer+0x1600>
 8008342:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008346:	3b01      	subs	r3, #1
 8008348:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800834c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008350:	881b      	ldrh	r3, [r3, #0]
 8008352:	b29a      	uxth	r2, r3
 8008354:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008358:	b29b      	uxth	r3, r3
 800835a:	029b      	lsls	r3, r3, #10
 800835c:	b29b      	uxth	r3, r3
 800835e:	4313      	orrs	r3, r2
 8008360:	b29b      	uxth	r3, r3
 8008362:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008366:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800836a:	b29a      	uxth	r2, r3
 800836c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008370:	801a      	strh	r2, [r3, #0]
 8008372:	e05c      	b.n	800842e <USB_EPStartXfer+0x16e2>
 8008374:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008378:	2b00      	cmp	r3, #0
 800837a:	d10c      	bne.n	8008396 <USB_EPStartXfer+0x164a>
 800837c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008380:	881b      	ldrh	r3, [r3, #0]
 8008382:	b29b      	uxth	r3, r3
 8008384:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008388:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800838c:	b29a      	uxth	r2, r3
 800838e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008392:	801a      	strh	r2, [r3, #0]
 8008394:	e04b      	b.n	800842e <USB_EPStartXfer+0x16e2>
 8008396:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800839a:	085b      	lsrs	r3, r3, #1
 800839c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80083a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083a4:	f003 0301 	and.w	r3, r3, #1
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d004      	beq.n	80083b6 <USB_EPStartXfer+0x166a>
 80083ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80083b0:	3301      	adds	r3, #1
 80083b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80083b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80083ba:	881b      	ldrh	r3, [r3, #0]
 80083bc:	b29a      	uxth	r2, r3
 80083be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	029b      	lsls	r3, r3, #10
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	4313      	orrs	r3, r2
 80083ca:	b29a      	uxth	r2, r3
 80083cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80083d0:	801a      	strh	r2, [r3, #0]
 80083d2:	e02c      	b.n	800842e <USB_EPStartXfer+0x16e2>
 80083d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	785b      	ldrb	r3, [r3, #1]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d124      	bne.n	800842e <USB_EPStartXfer+0x16e2>
 80083e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	461a      	mov	r2, r3
 80083f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80083fa:	4413      	add	r3, r2
 80083fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008400:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008404:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	781b      	ldrb	r3, [r3, #0]
 800840c:	011a      	lsls	r2, r3, #4
 800840e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008412:	4413      	add	r3, r2
 8008414:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008418:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800841c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008420:	b29a      	uxth	r2, r3
 8008422:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008426:	801a      	strh	r2, [r3, #0]
 8008428:	e001      	b.n	800842e <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800842a:	2301      	movs	r3, #1
 800842c:	e03a      	b.n	80084a4 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800842e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008432:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800843c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	781b      	ldrb	r3, [r3, #0]
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	4413      	add	r3, r2
 8008448:	881b      	ldrh	r3, [r3, #0]
 800844a:	b29b      	uxth	r3, r3
 800844c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008450:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008454:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008458:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800845c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008460:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008464:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008468:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800846c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008470:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008474:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800847e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	441a      	add	r2, r3
 800848a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800848e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008492:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008496:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800849a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800849e:	b29b      	uxth	r3, r3
 80084a0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}

080084ae <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80084ae:	b480      	push	{r7}
 80084b0:	b085      	sub	sp, #20
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	6078      	str	r0, [r7, #4]
 80084b6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	785b      	ldrb	r3, [r3, #1]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d020      	beq.n	8008502 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	881b      	ldrh	r3, [r3, #0]
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084d6:	81bb      	strh	r3, [r7, #12]
 80084d8:	89bb      	ldrh	r3, [r7, #12]
 80084da:	f083 0310 	eor.w	r3, r3, #16
 80084de:	81bb      	strh	r3, [r7, #12]
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	009b      	lsls	r3, r3, #2
 80084e8:	441a      	add	r2, r3
 80084ea:	89bb      	ldrh	r3, [r7, #12]
 80084ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	8013      	strh	r3, [r2, #0]
 8008500:	e01f      	b.n	8008542 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	781b      	ldrb	r3, [r3, #0]
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	4413      	add	r3, r2
 800850c:	881b      	ldrh	r3, [r3, #0]
 800850e:	b29b      	uxth	r3, r3
 8008510:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008514:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008518:	81fb      	strh	r3, [r7, #14]
 800851a:	89fb      	ldrh	r3, [r7, #14]
 800851c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008520:	81fb      	strh	r3, [r7, #14]
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	781b      	ldrb	r3, [r3, #0]
 8008528:	009b      	lsls	r3, r3, #2
 800852a:	441a      	add	r2, r3
 800852c:	89fb      	ldrh	r3, [r7, #14]
 800852e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008532:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008536:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800853a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800853e:	b29b      	uxth	r3, r3
 8008540:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008542:	2300      	movs	r3, #0
}
 8008544:	4618      	mov	r0, r3
 8008546:	3714      	adds	r7, #20
 8008548:	46bd      	mov	sp, r7
 800854a:	bc80      	pop	{r7}
 800854c:	4770      	bx	lr

0800854e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800854e:	b480      	push	{r7}
 8008550:	b087      	sub	sp, #28
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
 8008556:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	7b1b      	ldrb	r3, [r3, #12]
 800855c:	2b00      	cmp	r3, #0
 800855e:	f040 809d 	bne.w	800869c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	785b      	ldrb	r3, [r3, #1]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d04c      	beq.n	8008604 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	009b      	lsls	r3, r3, #2
 8008572:	4413      	add	r3, r2
 8008574:	881b      	ldrh	r3, [r3, #0]
 8008576:	823b      	strh	r3, [r7, #16]
 8008578:	8a3b      	ldrh	r3, [r7, #16]
 800857a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800857e:	2b00      	cmp	r3, #0
 8008580:	d01b      	beq.n	80085ba <USB_EPClearStall+0x6c>
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	781b      	ldrb	r3, [r3, #0]
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	4413      	add	r3, r2
 800858c:	881b      	ldrh	r3, [r3, #0]
 800858e:	b29b      	uxth	r3, r3
 8008590:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008598:	81fb      	strh	r3, [r7, #14]
 800859a:	687a      	ldr	r2, [r7, #4]
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	441a      	add	r2, r3
 80085a4:	89fb      	ldrh	r3, [r7, #14]
 80085a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	78db      	ldrb	r3, [r3, #3]
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d06c      	beq.n	800869c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	4413      	add	r3, r2
 80085cc:	881b      	ldrh	r3, [r3, #0]
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085d8:	81bb      	strh	r3, [r7, #12]
 80085da:	89bb      	ldrh	r3, [r7, #12]
 80085dc:	f083 0320 	eor.w	r3, r3, #32
 80085e0:	81bb      	strh	r3, [r7, #12]
 80085e2:	687a      	ldr	r2, [r7, #4]
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	781b      	ldrb	r3, [r3, #0]
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	441a      	add	r2, r3
 80085ec:	89bb      	ldrh	r3, [r7, #12]
 80085ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085fe:	b29b      	uxth	r3, r3
 8008600:	8013      	strh	r3, [r2, #0]
 8008602:	e04b      	b.n	800869c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	4413      	add	r3, r2
 800860e:	881b      	ldrh	r3, [r3, #0]
 8008610:	82fb      	strh	r3, [r7, #22]
 8008612:	8afb      	ldrh	r3, [r7, #22]
 8008614:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d01b      	beq.n	8008654 <USB_EPClearStall+0x106>
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4413      	add	r3, r2
 8008626:	881b      	ldrh	r3, [r3, #0]
 8008628:	b29b      	uxth	r3, r3
 800862a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800862e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008632:	82bb      	strh	r3, [r7, #20]
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	781b      	ldrb	r3, [r3, #0]
 800863a:	009b      	lsls	r3, r3, #2
 800863c:	441a      	add	r2, r3
 800863e:	8abb      	ldrh	r3, [r7, #20]
 8008640:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008644:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008648:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800864c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008650:	b29b      	uxth	r3, r3
 8008652:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	4413      	add	r3, r2
 800865e:	881b      	ldrh	r3, [r3, #0]
 8008660:	b29b      	uxth	r3, r3
 8008662:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800866a:	827b      	strh	r3, [r7, #18]
 800866c:	8a7b      	ldrh	r3, [r7, #18]
 800866e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008672:	827b      	strh	r3, [r7, #18]
 8008674:	8a7b      	ldrh	r3, [r7, #18]
 8008676:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800867a:	827b      	strh	r3, [r7, #18]
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	441a      	add	r2, r3
 8008686:	8a7b      	ldrh	r3, [r7, #18]
 8008688:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800868c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008690:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008698:	b29b      	uxth	r3, r3
 800869a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800869c:	2300      	movs	r3, #0
}
 800869e:	4618      	mov	r0, r3
 80086a0:	371c      	adds	r7, #28
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bc80      	pop	{r7}
 80086a6:	4770      	bx	lr

080086a8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	460b      	mov	r3, r1
 80086b2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80086b4:	78fb      	ldrb	r3, [r7, #3]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d103      	bne.n	80086c2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2280      	movs	r2, #128	@ 0x80
 80086be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80086c2:	2300      	movs	r3, #0
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bc80      	pop	{r7}
 80086cc:	4770      	bx	lr

080086ce <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80086ce:	b480      	push	{r7}
 80086d0:	b083      	sub	sp, #12
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80086d6:	2300      	movs	r3, #0
}
 80086d8:	4618      	mov	r0, r3
 80086da:	370c      	adds	r7, #12
 80086dc:	46bd      	mov	sp, r7
 80086de:	bc80      	pop	{r7}
 80086e0:	4770      	bx	lr

080086e2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80086e2:	b480      	push	{r7}
 80086e4:	b083      	sub	sp, #12
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80086ea:	2300      	movs	r3, #0
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	370c      	adds	r7, #12
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bc80      	pop	{r7}
 80086f4:	4770      	bx	lr

080086f6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80086f6:	b480      	push	{r7}
 80086f8:	b085      	sub	sp, #20
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008704:	b29b      	uxth	r3, r3
 8008706:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008708:	68fb      	ldr	r3, [r7, #12]
}
 800870a:	4618      	mov	r0, r3
 800870c:	3714      	adds	r7, #20
 800870e:	46bd      	mov	sp, r7
 8008710:	bc80      	pop	{r7}
 8008712:	4770      	bx	lr

08008714 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	bc80      	pop	{r7}
 8008728:	4770      	bx	lr

0800872a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800872a:	b480      	push	{r7}
 800872c:	b08b      	sub	sp, #44	@ 0x2c
 800872e:	af00      	add	r7, sp, #0
 8008730:	60f8      	str	r0, [r7, #12]
 8008732:	60b9      	str	r1, [r7, #8]
 8008734:	4611      	mov	r1, r2
 8008736:	461a      	mov	r2, r3
 8008738:	460b      	mov	r3, r1
 800873a:	80fb      	strh	r3, [r7, #6]
 800873c:	4613      	mov	r3, r2
 800873e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008740:	88bb      	ldrh	r3, [r7, #4]
 8008742:	3301      	adds	r3, #1
 8008744:	085b      	lsrs	r3, r3, #1
 8008746:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008750:	88fb      	ldrh	r3, [r7, #6]
 8008752:	005a      	lsls	r2, r3, #1
 8008754:	697b      	ldr	r3, [r7, #20]
 8008756:	4413      	add	r3, r2
 8008758:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800875c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800875e:	69bb      	ldr	r3, [r7, #24]
 8008760:	627b      	str	r3, [r7, #36]	@ 0x24
 8008762:	e01e      	b.n	80087a2 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8008764:	69fb      	ldr	r3, [r7, #28]
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800876a:	69fb      	ldr	r3, [r7, #28]
 800876c:	3301      	adds	r3, #1
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	021b      	lsls	r3, r3, #8
 8008772:	b21a      	sxth	r2, r3
 8008774:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008778:	4313      	orrs	r3, r2
 800877a:	b21b      	sxth	r3, r3
 800877c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800877e:	6a3b      	ldr	r3, [r7, #32]
 8008780:	8a7a      	ldrh	r2, [r7, #18]
 8008782:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008784:	6a3b      	ldr	r3, [r7, #32]
 8008786:	3302      	adds	r3, #2
 8008788:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800878a:	6a3b      	ldr	r3, [r7, #32]
 800878c:	3302      	adds	r3, #2
 800878e:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	3301      	adds	r3, #1
 8008794:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	3301      	adds	r3, #1
 800879a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800879c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879e:	3b01      	subs	r3, #1
 80087a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80087a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d1dd      	bne.n	8008764 <USB_WritePMA+0x3a>
  }
}
 80087a8:	bf00      	nop
 80087aa:	bf00      	nop
 80087ac:	372c      	adds	r7, #44	@ 0x2c
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bc80      	pop	{r7}
 80087b2:	4770      	bx	lr

080087b4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80087b4:	b480      	push	{r7}
 80087b6:	b08b      	sub	sp, #44	@ 0x2c
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	60f8      	str	r0, [r7, #12]
 80087bc:	60b9      	str	r1, [r7, #8]
 80087be:	4611      	mov	r1, r2
 80087c0:	461a      	mov	r2, r3
 80087c2:	460b      	mov	r3, r1
 80087c4:	80fb      	strh	r3, [r7, #6]
 80087c6:	4613      	mov	r3, r2
 80087c8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80087ca:	88bb      	ldrh	r3, [r7, #4]
 80087cc:	085b      	lsrs	r3, r3, #1
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80087da:	88fb      	ldrh	r3, [r7, #6]
 80087dc:	005a      	lsls	r2, r3, #1
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	4413      	add	r3, r2
 80087e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087e6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80087ec:	e01b      	b.n	8008826 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80087ee:	6a3b      	ldr	r3, [r7, #32]
 80087f0:	881b      	ldrh	r3, [r3, #0]
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80087f6:	6a3b      	ldr	r3, [r7, #32]
 80087f8:	3302      	adds	r3, #2
 80087fa:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	b2da      	uxtb	r2, r3
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	3301      	adds	r3, #1
 8008808:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	0a1b      	lsrs	r3, r3, #8
 800880e:	b2da      	uxtb	r2, r3
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	3301      	adds	r3, #1
 8008818:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800881a:	6a3b      	ldr	r3, [r7, #32]
 800881c:	3302      	adds	r3, #2
 800881e:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8008820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008822:	3b01      	subs	r3, #1
 8008824:	627b      	str	r3, [r7, #36]	@ 0x24
 8008826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1e0      	bne.n	80087ee <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800882c:	88bb      	ldrh	r3, [r7, #4]
 800882e:	f003 0301 	and.w	r3, r3, #1
 8008832:	b29b      	uxth	r3, r3
 8008834:	2b00      	cmp	r3, #0
 8008836:	d007      	beq.n	8008848 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8008838:	6a3b      	ldr	r3, [r7, #32]
 800883a:	881b      	ldrh	r3, [r3, #0]
 800883c:	b29b      	uxth	r3, r3
 800883e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	b2da      	uxtb	r2, r3
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	701a      	strb	r2, [r3, #0]
  }
}
 8008848:	bf00      	nop
 800884a:	372c      	adds	r7, #44	@ 0x2c
 800884c:	46bd      	mov	sp, r7
 800884e:	bc80      	pop	{r7}
 8008850:	4770      	bx	lr

08008852 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b084      	sub	sp, #16
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
 800885a:	460b      	mov	r3, r1
 800885c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800885e:	2300      	movs	r3, #0
 8008860:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	7c1b      	ldrb	r3, [r3, #16]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d115      	bne.n	8008896 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800886a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800886e:	2202      	movs	r2, #2
 8008870:	2181      	movs	r1, #129	@ 0x81
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f001 fe2b 	bl	800a4ce <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800887e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008882:	2202      	movs	r2, #2
 8008884:	2101      	movs	r1, #1
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f001 fe21 	bl	800a4ce <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8008894:	e012      	b.n	80088bc <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008896:	2340      	movs	r3, #64	@ 0x40
 8008898:	2202      	movs	r2, #2
 800889a:	2181      	movs	r1, #129	@ 0x81
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f001 fe16 	bl	800a4ce <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2201      	movs	r2, #1
 80088a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80088a8:	2340      	movs	r3, #64	@ 0x40
 80088aa:	2202      	movs	r2, #2
 80088ac:	2101      	movs	r1, #1
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f001 fe0d 	bl	800a4ce <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80088bc:	2308      	movs	r3, #8
 80088be:	2203      	movs	r2, #3
 80088c0:	2182      	movs	r1, #130	@ 0x82
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f001 fe03 	bl	800a4ce <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2201      	movs	r2, #1
 80088cc:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80088ce:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80088d2:	f001 ff23 	bl	800a71c <USBD_static_malloc>
 80088d6:	4602      	mov	r2, r0
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d102      	bne.n	80088ee <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80088e8:	2301      	movs	r3, #1
 80088ea:	73fb      	strb	r3, [r7, #15]
 80088ec:	e026      	b.n	800893c <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088f4:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	2200      	movs	r2, #0
 8008904:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	2200      	movs	r2, #0
 800890c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	7c1b      	ldrb	r3, [r3, #16]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d109      	bne.n	800892c <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800891e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008922:	2101      	movs	r1, #1
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f001 fec2 	bl	800a6ae <USBD_LL_PrepareReceive>
 800892a:	e007      	b.n	800893c <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008932:	2340      	movs	r3, #64	@ 0x40
 8008934:	2101      	movs	r1, #1
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f001 feb9 	bl	800a6ae <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800893c:	7bfb      	ldrb	r3, [r7, #15]
}
 800893e:	4618      	mov	r0, r3
 8008940:	3710      	adds	r7, #16
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b084      	sub	sp, #16
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
 800894e:	460b      	mov	r3, r1
 8008950:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008952:	2300      	movs	r3, #0
 8008954:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008956:	2181      	movs	r1, #129	@ 0x81
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f001 fdde 	bl	800a51a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008964:	2101      	movs	r1, #1
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f001 fdd7 	bl	800a51a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008974:	2182      	movs	r1, #130	@ 0x82
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f001 fdcf 	bl	800a51a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008988:	2b00      	cmp	r3, #0
 800898a:	d00e      	beq.n	80089aa <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800899c:	4618      	mov	r0, r3
 800899e:	f001 fec9 	bl	800a734 <USBD_static_free>
    pdev->pClassData = NULL;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 80089aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3710      	adds	r7, #16
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b086      	sub	sp, #24
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089c4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80089c6:	2300      	movs	r3, #0
 80089c8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80089ca:	2300      	movs	r3, #0
 80089cc:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80089ce:	2300      	movs	r3, #0
 80089d0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d039      	beq.n	8008a52 <USBD_CDC_Setup+0x9e>
 80089de:	2b20      	cmp	r3, #32
 80089e0:	d17f      	bne.n	8008ae2 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	88db      	ldrh	r3, [r3, #6]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d029      	beq.n	8008a3e <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	781b      	ldrb	r3, [r3, #0]
 80089ee:	b25b      	sxtb	r3, r3
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	da11      	bge.n	8008a18 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	683a      	ldr	r2, [r7, #0]
 80089fe:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008a00:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008a02:	683a      	ldr	r2, [r7, #0]
 8008a04:	88d2      	ldrh	r2, [r2, #6]
 8008a06:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008a08:	6939      	ldr	r1, [r7, #16]
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	88db      	ldrh	r3, [r3, #6]
 8008a0e:	461a      	mov	r2, r3
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f001 f9d5 	bl	8009dc0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008a16:	e06b      	b.n	8008af0 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	785a      	ldrb	r2, [r3, #1]
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	88db      	ldrh	r3, [r3, #6]
 8008a26:	b2da      	uxtb	r2, r3
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008a2e:	6939      	ldr	r1, [r7, #16]
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	88db      	ldrh	r3, [r3, #6]
 8008a34:	461a      	mov	r2, r3
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f001 f9f0 	bl	8009e1c <USBD_CtlPrepareRx>
      break;
 8008a3c:	e058      	b.n	8008af0 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	683a      	ldr	r2, [r7, #0]
 8008a48:	7850      	ldrb	r0, [r2, #1]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	6839      	ldr	r1, [r7, #0]
 8008a4e:	4798      	blx	r3
      break;
 8008a50:	e04e      	b.n	8008af0 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	785b      	ldrb	r3, [r3, #1]
 8008a56:	2b0b      	cmp	r3, #11
 8008a58:	d02e      	beq.n	8008ab8 <USBD_CDC_Setup+0x104>
 8008a5a:	2b0b      	cmp	r3, #11
 8008a5c:	dc38      	bgt.n	8008ad0 <USBD_CDC_Setup+0x11c>
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d002      	beq.n	8008a68 <USBD_CDC_Setup+0xb4>
 8008a62:	2b0a      	cmp	r3, #10
 8008a64:	d014      	beq.n	8008a90 <USBD_CDC_Setup+0xdc>
 8008a66:	e033      	b.n	8008ad0 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a6e:	2b03      	cmp	r3, #3
 8008a70:	d107      	bne.n	8008a82 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008a72:	f107 030c 	add.w	r3, r7, #12
 8008a76:	2202      	movs	r2, #2
 8008a78:	4619      	mov	r1, r3
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f001 f9a0 	bl	8009dc0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a80:	e02e      	b.n	8008ae0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008a82:	6839      	ldr	r1, [r7, #0]
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f001 f931 	bl	8009cec <USBD_CtlError>
            ret = USBD_FAIL;
 8008a8a:	2302      	movs	r3, #2
 8008a8c:	75fb      	strb	r3, [r7, #23]
          break;
 8008a8e:	e027      	b.n	8008ae0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a96:	2b03      	cmp	r3, #3
 8008a98:	d107      	bne.n	8008aaa <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008a9a:	f107 030f 	add.w	r3, r7, #15
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f001 f98c 	bl	8009dc0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008aa8:	e01a      	b.n	8008ae0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008aaa:	6839      	ldr	r1, [r7, #0]
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f001 f91d 	bl	8009cec <USBD_CtlError>
            ret = USBD_FAIL;
 8008ab2:	2302      	movs	r3, #2
 8008ab4:	75fb      	strb	r3, [r7, #23]
          break;
 8008ab6:	e013      	b.n	8008ae0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008abe:	2b03      	cmp	r3, #3
 8008ac0:	d00d      	beq.n	8008ade <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008ac2:	6839      	ldr	r1, [r7, #0]
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f001 f911 	bl	8009cec <USBD_CtlError>
            ret = USBD_FAIL;
 8008aca:	2302      	movs	r3, #2
 8008acc:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008ace:	e006      	b.n	8008ade <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008ad0:	6839      	ldr	r1, [r7, #0]
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f001 f90a 	bl	8009cec <USBD_CtlError>
          ret = USBD_FAIL;
 8008ad8:	2302      	movs	r3, #2
 8008ada:	75fb      	strb	r3, [r7, #23]
          break;
 8008adc:	e000      	b.n	8008ae0 <USBD_CDC_Setup+0x12c>
          break;
 8008ade:	bf00      	nop
      }
      break;
 8008ae0:	e006      	b.n	8008af0 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008ae2:	6839      	ldr	r1, [r7, #0]
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f001 f901 	bl	8009cec <USBD_CtlError>
      ret = USBD_FAIL;
 8008aea:	2302      	movs	r3, #2
 8008aec:	75fb      	strb	r3, [r7, #23]
      break;
 8008aee:	bf00      	nop
  }

  return ret;
 8008af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3718      	adds	r7, #24
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b084      	sub	sp, #16
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
 8008b02:	460b      	mov	r3, r1
 8008b04:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b0c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b14:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d03a      	beq.n	8008b96 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008b20:	78fa      	ldrb	r2, [r7, #3]
 8008b22:	6879      	ldr	r1, [r7, #4]
 8008b24:	4613      	mov	r3, r2
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	4413      	add	r3, r2
 8008b2a:	009b      	lsls	r3, r3, #2
 8008b2c:	440b      	add	r3, r1
 8008b2e:	331c      	adds	r3, #28
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d029      	beq.n	8008b8a <USBD_CDC_DataIn+0x90>
 8008b36:	78fa      	ldrb	r2, [r7, #3]
 8008b38:	6879      	ldr	r1, [r7, #4]
 8008b3a:	4613      	mov	r3, r2
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	4413      	add	r3, r2
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	440b      	add	r3, r1
 8008b44:	331c      	adds	r3, #28
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	78f9      	ldrb	r1, [r7, #3]
 8008b4a:	68b8      	ldr	r0, [r7, #8]
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	009b      	lsls	r3, r3, #2
 8008b50:	440b      	add	r3, r1
 8008b52:	00db      	lsls	r3, r3, #3
 8008b54:	4403      	add	r3, r0
 8008b56:	3320      	adds	r3, #32
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	fbb2 f1f3 	udiv	r1, r2, r3
 8008b5e:	fb01 f303 	mul.w	r3, r1, r3
 8008b62:	1ad3      	subs	r3, r2, r3
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d110      	bne.n	8008b8a <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008b68:	78fa      	ldrb	r2, [r7, #3]
 8008b6a:	6879      	ldr	r1, [r7, #4]
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	440b      	add	r3, r1
 8008b76:	331c      	adds	r3, #28
 8008b78:	2200      	movs	r2, #0
 8008b7a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008b7c:	78f9      	ldrb	r1, [r7, #3]
 8008b7e:	2300      	movs	r3, #0
 8008b80:	2200      	movs	r2, #0
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f001 fd70 	bl	800a668 <USBD_LL_Transmit>
 8008b88:	e003      	b.n	8008b92 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8008b92:	2300      	movs	r3, #0
 8008b94:	e000      	b.n	8008b98 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008b96:	2302      	movs	r3, #2
  }
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3710      	adds	r7, #16
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}

08008ba0 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	460b      	mov	r3, r1
 8008baa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bb2:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008bb4:	78fb      	ldrb	r3, [r7, #3]
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f001 fd9b 	bl	800a6f4 <USBD_LL_GetRxDataSize>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d00d      	beq.n	8008bec <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	68fa      	ldr	r2, [r7, #12]
 8008bda:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008bde:	68fa      	ldr	r2, [r7, #12]
 8008be0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008be4:	4611      	mov	r1, r2
 8008be6:	4798      	blx	r3

    return USBD_OK;
 8008be8:	2300      	movs	r3, #0
 8008bea:	e000      	b.n	8008bee <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008bec:	2302      	movs	r3, #2
  }
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}

08008bf6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b084      	sub	sp, #16
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c04:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d014      	beq.n	8008c3a <USBD_CDC_EP0_RxReady+0x44>
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008c16:	2bff      	cmp	r3, #255	@ 0xff
 8008c18:	d00f      	beq.n	8008c3a <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	68fa      	ldr	r2, [r7, #12]
 8008c24:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008c28:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008c2a:	68fa      	ldr	r2, [r7, #12]
 8008c2c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008c30:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	22ff      	movs	r2, #255	@ 0xff
 8008c36:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3710      	adds	r7, #16
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008c44:	b480      	push	{r7}
 8008c46:	b083      	sub	sp, #12
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2243      	movs	r2, #67	@ 0x43
 8008c50:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008c52:	4b03      	ldr	r3, [pc, #12]	@ (8008c60 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bc80      	pop	{r7}
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	20000110 	.word	0x20000110

08008c64 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b083      	sub	sp, #12
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2243      	movs	r2, #67	@ 0x43
 8008c70:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008c72:	4b03      	ldr	r3, [pc, #12]	@ (8008c80 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	370c      	adds	r7, #12
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bc80      	pop	{r7}
 8008c7c:	4770      	bx	lr
 8008c7e:	bf00      	nop
 8008c80:	200000cc 	.word	0x200000cc

08008c84 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b083      	sub	sp, #12
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2243      	movs	r2, #67	@ 0x43
 8008c90:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008c92:	4b03      	ldr	r3, [pc, #12]	@ (8008ca0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	370c      	adds	r7, #12
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bc80      	pop	{r7}
 8008c9c:	4770      	bx	lr
 8008c9e:	bf00      	nop
 8008ca0:	20000154 	.word	0x20000154

08008ca4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b083      	sub	sp, #12
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	220a      	movs	r2, #10
 8008cb0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008cb2:	4b03      	ldr	r3, [pc, #12]	@ (8008cc0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bc80      	pop	{r7}
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop
 8008cc0:	20000088 	.word	0x20000088

08008cc4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b085      	sub	sp, #20
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008cce:	2302      	movs	r3, #2
 8008cd0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d005      	beq.n	8008ce4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	683a      	ldr	r2, [r7, #0]
 8008cdc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3714      	adds	r7, #20
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bc80      	pop	{r7}
 8008cee:	4770      	bx	lr

08008cf0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b087      	sub	sp, #28
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	60f8      	str	r0, [r7, #12]
 8008cf8:	60b9      	str	r1, [r7, #8]
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d04:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	68ba      	ldr	r2, [r7, #8]
 8008d0a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008d0e:	88fa      	ldrh	r2, [r7, #6]
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8008d16:	2300      	movs	r3, #0
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	371c      	adds	r7, #28
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bc80      	pop	{r7}
 8008d20:	4770      	bx	lr

08008d22 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008d22:	b480      	push	{r7}
 8008d24:	b085      	sub	sp, #20
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d32:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	683a      	ldr	r2, [r7, #0]
 8008d38:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8008d3c:	2300      	movs	r3, #0
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3714      	adds	r7, #20
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bc80      	pop	{r7}
 8008d46:	4770      	bx	lr

08008d48 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d56:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d017      	beq.n	8008d92 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	7c1b      	ldrb	r3, [r3, #16]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d109      	bne.n	8008d7e <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d74:	2101      	movs	r1, #1
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f001 fc99 	bl	800a6ae <USBD_LL_PrepareReceive>
 8008d7c:	e007      	b.n	8008d8e <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d84:	2340      	movs	r3, #64	@ 0x40
 8008d86:	2101      	movs	r1, #1
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f001 fc90 	bl	800a6ae <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	e000      	b.n	8008d94 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008d92:	2302      	movs	r3, #2
  }
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3710      	adds	r7, #16
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b084      	sub	sp, #16
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	60f8      	str	r0, [r7, #12]
 8008da4:	60b9      	str	r1, [r7, #8]
 8008da6:	4613      	mov	r3, r2
 8008da8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d101      	bne.n	8008db4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008db0:	2302      	movs	r3, #2
 8008db2:	e01a      	b.n	8008dea <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d003      	beq.n	8008dc6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d003      	beq.n	8008dd4 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	68ba      	ldr	r2, [r7, #8]
 8008dd0:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	79fa      	ldrb	r2, [r7, #7]
 8008de0:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008de2:	68f8      	ldr	r0, [r7, #12]
 8008de4:	f001 fafe 	bl	800a3e4 <USBD_LL_Init>

  return USBD_OK;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}

08008df2 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008df2:	b480      	push	{r7}
 8008df4:	b085      	sub	sp, #20
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]
 8008dfa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d006      	beq.n	8008e14 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	683a      	ldr	r2, [r7, #0]
 8008e0a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	73fb      	strb	r3, [r7, #15]
 8008e12:	e001      	b.n	8008e18 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008e14:	2302      	movs	r3, #2
 8008e16:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3714      	adds	r7, #20
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bc80      	pop	{r7}
 8008e22:	4770      	bx	lr

08008e24 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b082      	sub	sp, #8
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f001 fb33 	bl	800a498 <USBD_LL_Start>

  return USBD_OK;
 8008e32:	2300      	movs	r3, #0
}
 8008e34:	4618      	mov	r0, r3
 8008e36:	3708      	adds	r7, #8
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	bd80      	pop	{r7, pc}

08008e3c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b083      	sub	sp, #12
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008e44:	2300      	movs	r3, #0
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	370c      	adds	r7, #12
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bc80      	pop	{r7}
 8008e4e:	4770      	bx	lr

08008e50 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	460b      	mov	r3, r1
 8008e5a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008e5c:	2302      	movs	r3, #2
 8008e5e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d00c      	beq.n	8008e84 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	78fa      	ldrb	r2, [r7, #3]
 8008e74:	4611      	mov	r1, r2
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	4798      	blx	r3
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d101      	bne.n	8008e84 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008e80:	2300      	movs	r3, #0
 8008e82:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3710      	adds	r7, #16
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b082      	sub	sp, #8
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
 8008e96:	460b      	mov	r3, r1
 8008e98:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ea0:	685b      	ldr	r3, [r3, #4]
 8008ea2:	78fa      	ldrb	r2, [r7, #3]
 8008ea4:	4611      	mov	r1, r2
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	4798      	blx	r3

  return USBD_OK;
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3708      	adds	r7, #8
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008ec4:	6839      	ldr	r1, [r7, #0]
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f000 fed7 	bl	8009c7a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008eda:	461a      	mov	r2, r3
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008ee8:	f003 031f 	and.w	r3, r3, #31
 8008eec:	2b02      	cmp	r3, #2
 8008eee:	d016      	beq.n	8008f1e <USBD_LL_SetupStage+0x6a>
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d81c      	bhi.n	8008f2e <USBD_LL_SetupStage+0x7a>
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d002      	beq.n	8008efe <USBD_LL_SetupStage+0x4a>
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d008      	beq.n	8008f0e <USBD_LL_SetupStage+0x5a>
 8008efc:	e017      	b.n	8008f2e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008f04:	4619      	mov	r1, r3
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 f9ca 	bl	80092a0 <USBD_StdDevReq>
      break;
 8008f0c:	e01a      	b.n	8008f44 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008f14:	4619      	mov	r1, r3
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 fa2c 	bl	8009374 <USBD_StdItfReq>
      break;
 8008f1c:	e012      	b.n	8008f44 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008f24:	4619      	mov	r1, r3
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 fa6c 	bl	8009404 <USBD_StdEPReq>
      break;
 8008f2c:	e00a      	b.n	8008f44 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008f34:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f001 fb0b 	bl	800a558 <USBD_LL_StallEP>
      break;
 8008f42:	bf00      	nop
  }

  return USBD_OK;
 8008f44:	2300      	movs	r3, #0
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3708      	adds	r7, #8
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}

08008f4e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008f4e:	b580      	push	{r7, lr}
 8008f50:	b086      	sub	sp, #24
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	60f8      	str	r0, [r7, #12]
 8008f56:	460b      	mov	r3, r1
 8008f58:	607a      	str	r2, [r7, #4]
 8008f5a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008f5c:	7afb      	ldrb	r3, [r7, #11]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d14b      	bne.n	8008ffa <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008f68:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f70:	2b03      	cmp	r3, #3
 8008f72:	d134      	bne.n	8008fde <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	68da      	ldr	r2, [r3, #12]
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	691b      	ldr	r3, [r3, #16]
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d919      	bls.n	8008fb4 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	68da      	ldr	r2, [r3, #12]
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	691b      	ldr	r3, [r3, #16]
 8008f88:	1ad2      	subs	r2, r2, r3
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	68da      	ldr	r2, [r3, #12]
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d203      	bcs.n	8008fa2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	e002      	b.n	8008fa8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	461a      	mov	r2, r3
 8008faa:	6879      	ldr	r1, [r7, #4]
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f000 ff53 	bl	8009e58 <USBD_CtlContinueRx>
 8008fb2:	e038      	b.n	8009026 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fba:	691b      	ldr	r3, [r3, #16]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d00a      	beq.n	8008fd6 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008fc6:	2b03      	cmp	r3, #3
 8008fc8:	d105      	bne.n	8008fd6 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fd0:	691b      	ldr	r3, [r3, #16]
 8008fd2:	68f8      	ldr	r0, [r7, #12]
 8008fd4:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008fd6:	68f8      	ldr	r0, [r7, #12]
 8008fd8:	f000 ff50 	bl	8009e7c <USBD_CtlSendStatus>
 8008fdc:	e023      	b.n	8009026 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008fe4:	2b05      	cmp	r3, #5
 8008fe6:	d11e      	bne.n	8009026 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2200      	movs	r2, #0
 8008fec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008ff0:	2100      	movs	r1, #0
 8008ff2:	68f8      	ldr	r0, [r7, #12]
 8008ff4:	f001 fab0 	bl	800a558 <USBD_LL_StallEP>
 8008ff8:	e015      	b.n	8009026 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009000:	699b      	ldr	r3, [r3, #24]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d00d      	beq.n	8009022 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800900c:	2b03      	cmp	r3, #3
 800900e:	d108      	bne.n	8009022 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009016:	699b      	ldr	r3, [r3, #24]
 8009018:	7afa      	ldrb	r2, [r7, #11]
 800901a:	4611      	mov	r1, r2
 800901c:	68f8      	ldr	r0, [r7, #12]
 800901e:	4798      	blx	r3
 8009020:	e001      	b.n	8009026 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009022:	2302      	movs	r3, #2
 8009024:	e000      	b.n	8009028 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009026:	2300      	movs	r3, #0
}
 8009028:	4618      	mov	r0, r3
 800902a:	3718      	adds	r7, #24
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b086      	sub	sp, #24
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	460b      	mov	r3, r1
 800903a:	607a      	str	r2, [r7, #4]
 800903c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800903e:	7afb      	ldrb	r3, [r7, #11]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d17f      	bne.n	8009144 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	3314      	adds	r3, #20
 8009048:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009050:	2b02      	cmp	r3, #2
 8009052:	d15c      	bne.n	800910e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	68da      	ldr	r2, [r3, #12]
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	691b      	ldr	r3, [r3, #16]
 800905c:	429a      	cmp	r2, r3
 800905e:	d915      	bls.n	800908c <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	68da      	ldr	r2, [r3, #12]
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	691b      	ldr	r3, [r3, #16]
 8009068:	1ad2      	subs	r2, r2, r3
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	b29b      	uxth	r3, r3
 8009074:	461a      	mov	r2, r3
 8009076:	6879      	ldr	r1, [r7, #4]
 8009078:	68f8      	ldr	r0, [r7, #12]
 800907a:	f000 febd 	bl	8009df8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800907e:	2300      	movs	r3, #0
 8009080:	2200      	movs	r2, #0
 8009082:	2100      	movs	r1, #0
 8009084:	68f8      	ldr	r0, [r7, #12]
 8009086:	f001 fb12 	bl	800a6ae <USBD_LL_PrepareReceive>
 800908a:	e04e      	b.n	800912a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	697a      	ldr	r2, [r7, #20]
 8009092:	6912      	ldr	r2, [r2, #16]
 8009094:	fbb3 f1f2 	udiv	r1, r3, r2
 8009098:	fb01 f202 	mul.w	r2, r1, r2
 800909c:	1a9b      	subs	r3, r3, r2
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d11c      	bne.n	80090dc <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	689a      	ldr	r2, [r3, #8]
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d316      	bcc.n	80090dc <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	689a      	ldr	r2, [r3, #8]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d20f      	bcs.n	80090dc <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80090bc:	2200      	movs	r2, #0
 80090be:	2100      	movs	r1, #0
 80090c0:	68f8      	ldr	r0, [r7, #12]
 80090c2:	f000 fe99 	bl	8009df8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80090ce:	2300      	movs	r3, #0
 80090d0:	2200      	movs	r2, #0
 80090d2:	2100      	movs	r1, #0
 80090d4:	68f8      	ldr	r0, [r7, #12]
 80090d6:	f001 faea 	bl	800a6ae <USBD_LL_PrepareReceive>
 80090da:	e026      	b.n	800912a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d00a      	beq.n	80090fe <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80090ee:	2b03      	cmp	r3, #3
 80090f0:	d105      	bne.n	80090fe <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80090fe:	2180      	movs	r1, #128	@ 0x80
 8009100:	68f8      	ldr	r0, [r7, #12]
 8009102:	f001 fa29 	bl	800a558 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009106:	68f8      	ldr	r0, [r7, #12]
 8009108:	f000 fecb 	bl	8009ea2 <USBD_CtlReceiveStatus>
 800910c:	e00d      	b.n	800912a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009114:	2b04      	cmp	r3, #4
 8009116:	d004      	beq.n	8009122 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800911e:	2b00      	cmp	r3, #0
 8009120:	d103      	bne.n	800912a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009122:	2180      	movs	r1, #128	@ 0x80
 8009124:	68f8      	ldr	r0, [r7, #12]
 8009126:	f001 fa17 	bl	800a558 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009130:	2b01      	cmp	r3, #1
 8009132:	d11d      	bne.n	8009170 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009134:	68f8      	ldr	r0, [r7, #12]
 8009136:	f7ff fe81 	bl	8008e3c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	2200      	movs	r2, #0
 800913e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009142:	e015      	b.n	8009170 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800914a:	695b      	ldr	r3, [r3, #20]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d00d      	beq.n	800916c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009156:	2b03      	cmp	r3, #3
 8009158:	d108      	bne.n	800916c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009160:	695b      	ldr	r3, [r3, #20]
 8009162:	7afa      	ldrb	r2, [r7, #11]
 8009164:	4611      	mov	r1, r2
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	4798      	blx	r3
 800916a:	e001      	b.n	8009170 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800916c:	2302      	movs	r3, #2
 800916e:	e000      	b.n	8009172 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	3718      	adds	r7, #24
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}

0800917a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800917a:	b580      	push	{r7, lr}
 800917c:	b082      	sub	sp, #8
 800917e:	af00      	add	r7, sp, #0
 8009180:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009182:	2340      	movs	r3, #64	@ 0x40
 8009184:	2200      	movs	r2, #0
 8009186:	2100      	movs	r1, #0
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f001 f9a0 	bl	800a4ce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2201      	movs	r2, #1
 8009192:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2240      	movs	r2, #64	@ 0x40
 800919a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800919e:	2340      	movs	r3, #64	@ 0x40
 80091a0:	2200      	movs	r2, #0
 80091a2:	2180      	movs	r1, #128	@ 0x80
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f001 f992 	bl	800a4ce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2201      	movs	r2, #1
 80091ae:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2240      	movs	r2, #64	@ 0x40
 80091b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2201      	movs	r2, #1
 80091ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2200      	movs	r2, #0
 80091c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2200      	movs	r2, #0
 80091ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d009      	beq.n	80091f2 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	687a      	ldr	r2, [r7, #4]
 80091e8:	6852      	ldr	r2, [r2, #4]
 80091ea:	b2d2      	uxtb	r2, r2
 80091ec:	4611      	mov	r1, r2
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	4798      	blx	r3
  }

  return USBD_OK;
 80091f2:	2300      	movs	r3, #0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b083      	sub	sp, #12
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	460b      	mov	r3, r1
 8009206:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	78fa      	ldrb	r2, [r7, #3]
 800920c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800920e:	2300      	movs	r3, #0
}
 8009210:	4618      	mov	r0, r3
 8009212:	370c      	adds	r7, #12
 8009214:	46bd      	mov	sp, r7
 8009216:	bc80      	pop	{r7}
 8009218:	4770      	bx	lr

0800921a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800921a:	b480      	push	{r7}
 800921c:	b083      	sub	sp, #12
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2204      	movs	r2, #4
 8009232:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009236:	2300      	movs	r3, #0
}
 8009238:	4618      	mov	r0, r3
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	bc80      	pop	{r7}
 8009240:	4770      	bx	lr

08009242 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009242:	b480      	push	{r7}
 8009244:	b083      	sub	sp, #12
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009250:	2b04      	cmp	r3, #4
 8009252:	d105      	bne.n	8009260 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009260:	2300      	movs	r3, #0
}
 8009262:	4618      	mov	r0, r3
 8009264:	370c      	adds	r7, #12
 8009266:	46bd      	mov	sp, r7
 8009268:	bc80      	pop	{r7}
 800926a:	4770      	bx	lr

0800926c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b082      	sub	sp, #8
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800927a:	2b03      	cmp	r3, #3
 800927c:	d10b      	bne.n	8009296 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009284:	69db      	ldr	r3, [r3, #28]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d005      	beq.n	8009296 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009290:	69db      	ldr	r3, [r3, #28]
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009296:	2300      	movs	r3, #0
}
 8009298:	4618      	mov	r0, r3
 800929a:	3708      	adds	r7, #8
 800929c:	46bd      	mov	sp, r7
 800929e:	bd80      	pop	{r7, pc}

080092a0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b084      	sub	sp, #16
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
 80092a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80092aa:	2300      	movs	r3, #0
 80092ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80092b6:	2b40      	cmp	r3, #64	@ 0x40
 80092b8:	d005      	beq.n	80092c6 <USBD_StdDevReq+0x26>
 80092ba:	2b40      	cmp	r3, #64	@ 0x40
 80092bc:	d84f      	bhi.n	800935e <USBD_StdDevReq+0xbe>
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d009      	beq.n	80092d6 <USBD_StdDevReq+0x36>
 80092c2:	2b20      	cmp	r3, #32
 80092c4:	d14b      	bne.n	800935e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	6839      	ldr	r1, [r7, #0]
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	4798      	blx	r3
      break;
 80092d4:	e048      	b.n	8009368 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	785b      	ldrb	r3, [r3, #1]
 80092da:	2b09      	cmp	r3, #9
 80092dc:	d839      	bhi.n	8009352 <USBD_StdDevReq+0xb2>
 80092de:	a201      	add	r2, pc, #4	@ (adr r2, 80092e4 <USBD_StdDevReq+0x44>)
 80092e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092e4:	08009335 	.word	0x08009335
 80092e8:	08009349 	.word	0x08009349
 80092ec:	08009353 	.word	0x08009353
 80092f0:	0800933f 	.word	0x0800933f
 80092f4:	08009353 	.word	0x08009353
 80092f8:	08009317 	.word	0x08009317
 80092fc:	0800930d 	.word	0x0800930d
 8009300:	08009353 	.word	0x08009353
 8009304:	0800932b 	.word	0x0800932b
 8009308:	08009321 	.word	0x08009321
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800930c:	6839      	ldr	r1, [r7, #0]
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 f9dc 	bl	80096cc <USBD_GetDescriptor>
          break;
 8009314:	e022      	b.n	800935c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009316:	6839      	ldr	r1, [r7, #0]
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 fb3f 	bl	800999c <USBD_SetAddress>
          break;
 800931e:	e01d      	b.n	800935c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009320:	6839      	ldr	r1, [r7, #0]
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 fb7e 	bl	8009a24 <USBD_SetConfig>
          break;
 8009328:	e018      	b.n	800935c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800932a:	6839      	ldr	r1, [r7, #0]
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 fc07 	bl	8009b40 <USBD_GetConfig>
          break;
 8009332:	e013      	b.n	800935c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009334:	6839      	ldr	r1, [r7, #0]
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 fc37 	bl	8009baa <USBD_GetStatus>
          break;
 800933c:	e00e      	b.n	800935c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800933e:	6839      	ldr	r1, [r7, #0]
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f000 fc65 	bl	8009c10 <USBD_SetFeature>
          break;
 8009346:	e009      	b.n	800935c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009348:	6839      	ldr	r1, [r7, #0]
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 fc74 	bl	8009c38 <USBD_ClrFeature>
          break;
 8009350:	e004      	b.n	800935c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009352:	6839      	ldr	r1, [r7, #0]
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 fcc9 	bl	8009cec <USBD_CtlError>
          break;
 800935a:	bf00      	nop
      }
      break;
 800935c:	e004      	b.n	8009368 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800935e:	6839      	ldr	r1, [r7, #0]
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 fcc3 	bl	8009cec <USBD_CtlError>
      break;
 8009366:	bf00      	nop
  }

  return ret;
 8009368:	7bfb      	ldrb	r3, [r7, #15]
}
 800936a:	4618      	mov	r0, r3
 800936c:	3710      	adds	r7, #16
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}
 8009372:	bf00      	nop

08009374 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800937e:	2300      	movs	r3, #0
 8009380:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	781b      	ldrb	r3, [r3, #0]
 8009386:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800938a:	2b40      	cmp	r3, #64	@ 0x40
 800938c:	d005      	beq.n	800939a <USBD_StdItfReq+0x26>
 800938e:	2b40      	cmp	r3, #64	@ 0x40
 8009390:	d82e      	bhi.n	80093f0 <USBD_StdItfReq+0x7c>
 8009392:	2b00      	cmp	r3, #0
 8009394:	d001      	beq.n	800939a <USBD_StdItfReq+0x26>
 8009396:	2b20      	cmp	r3, #32
 8009398:	d12a      	bne.n	80093f0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093a0:	3b01      	subs	r3, #1
 80093a2:	2b02      	cmp	r3, #2
 80093a4:	d81d      	bhi.n	80093e2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	889b      	ldrh	r3, [r3, #4]
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	2b01      	cmp	r3, #1
 80093ae:	d813      	bhi.n	80093d8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093b6:	689b      	ldr	r3, [r3, #8]
 80093b8:	6839      	ldr	r1, [r7, #0]
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	4798      	blx	r3
 80093be:	4603      	mov	r3, r0
 80093c0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	88db      	ldrh	r3, [r3, #6]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d110      	bne.n	80093ec <USBD_StdItfReq+0x78>
 80093ca:	7bfb      	ldrb	r3, [r7, #15]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d10d      	bne.n	80093ec <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 fd53 	bl	8009e7c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80093d6:	e009      	b.n	80093ec <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80093d8:	6839      	ldr	r1, [r7, #0]
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f000 fc86 	bl	8009cec <USBD_CtlError>
          break;
 80093e0:	e004      	b.n	80093ec <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80093e2:	6839      	ldr	r1, [r7, #0]
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f000 fc81 	bl	8009cec <USBD_CtlError>
          break;
 80093ea:	e000      	b.n	80093ee <USBD_StdItfReq+0x7a>
          break;
 80093ec:	bf00      	nop
      }
      break;
 80093ee:	e004      	b.n	80093fa <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80093f0:	6839      	ldr	r1, [r7, #0]
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f000 fc7a 	bl	8009cec <USBD_CtlError>
      break;
 80093f8:	bf00      	nop
  }

  return USBD_OK;
 80093fa:	2300      	movs	r3, #0
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3710      	adds	r7, #16
 8009400:	46bd      	mov	sp, r7
 8009402:	bd80      	pop	{r7, pc}

08009404 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800940e:	2300      	movs	r3, #0
 8009410:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	889b      	ldrh	r3, [r3, #4]
 8009416:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009420:	2b40      	cmp	r3, #64	@ 0x40
 8009422:	d007      	beq.n	8009434 <USBD_StdEPReq+0x30>
 8009424:	2b40      	cmp	r3, #64	@ 0x40
 8009426:	f200 8146 	bhi.w	80096b6 <USBD_StdEPReq+0x2b2>
 800942a:	2b00      	cmp	r3, #0
 800942c:	d00a      	beq.n	8009444 <USBD_StdEPReq+0x40>
 800942e:	2b20      	cmp	r3, #32
 8009430:	f040 8141 	bne.w	80096b6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	6839      	ldr	r1, [r7, #0]
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	4798      	blx	r3
      break;
 8009442:	e13d      	b.n	80096c0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800944c:	2b20      	cmp	r3, #32
 800944e:	d10a      	bne.n	8009466 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	6839      	ldr	r1, [r7, #0]
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	4798      	blx	r3
 800945e:	4603      	mov	r3, r0
 8009460:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009462:	7bfb      	ldrb	r3, [r7, #15]
 8009464:	e12d      	b.n	80096c2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	785b      	ldrb	r3, [r3, #1]
 800946a:	2b03      	cmp	r3, #3
 800946c:	d007      	beq.n	800947e <USBD_StdEPReq+0x7a>
 800946e:	2b03      	cmp	r3, #3
 8009470:	f300 811b 	bgt.w	80096aa <USBD_StdEPReq+0x2a6>
 8009474:	2b00      	cmp	r3, #0
 8009476:	d072      	beq.n	800955e <USBD_StdEPReq+0x15a>
 8009478:	2b01      	cmp	r3, #1
 800947a:	d03a      	beq.n	80094f2 <USBD_StdEPReq+0xee>
 800947c:	e115      	b.n	80096aa <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009484:	2b02      	cmp	r3, #2
 8009486:	d002      	beq.n	800948e <USBD_StdEPReq+0x8a>
 8009488:	2b03      	cmp	r3, #3
 800948a:	d015      	beq.n	80094b8 <USBD_StdEPReq+0xb4>
 800948c:	e02b      	b.n	80094e6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800948e:	7bbb      	ldrb	r3, [r7, #14]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d00c      	beq.n	80094ae <USBD_StdEPReq+0xaa>
 8009494:	7bbb      	ldrb	r3, [r7, #14]
 8009496:	2b80      	cmp	r3, #128	@ 0x80
 8009498:	d009      	beq.n	80094ae <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800949a:	7bbb      	ldrb	r3, [r7, #14]
 800949c:	4619      	mov	r1, r3
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f001 f85a 	bl	800a558 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80094a4:	2180      	movs	r1, #128	@ 0x80
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f001 f856 	bl	800a558 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80094ac:	e020      	b.n	80094f0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80094ae:	6839      	ldr	r1, [r7, #0]
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f000 fc1b 	bl	8009cec <USBD_CtlError>
              break;
 80094b6:	e01b      	b.n	80094f0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	885b      	ldrh	r3, [r3, #2]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d10e      	bne.n	80094de <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80094c0:	7bbb      	ldrb	r3, [r7, #14]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d00b      	beq.n	80094de <USBD_StdEPReq+0xda>
 80094c6:	7bbb      	ldrb	r3, [r7, #14]
 80094c8:	2b80      	cmp	r3, #128	@ 0x80
 80094ca:	d008      	beq.n	80094de <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	88db      	ldrh	r3, [r3, #6]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d104      	bne.n	80094de <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80094d4:	7bbb      	ldrb	r3, [r7, #14]
 80094d6:	4619      	mov	r1, r3
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f001 f83d 	bl	800a558 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 fccc 	bl	8009e7c <USBD_CtlSendStatus>

              break;
 80094e4:	e004      	b.n	80094f0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80094e6:	6839      	ldr	r1, [r7, #0]
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 fbff 	bl	8009cec <USBD_CtlError>
              break;
 80094ee:	bf00      	nop
          }
          break;
 80094f0:	e0e0      	b.n	80096b4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094f8:	2b02      	cmp	r3, #2
 80094fa:	d002      	beq.n	8009502 <USBD_StdEPReq+0xfe>
 80094fc:	2b03      	cmp	r3, #3
 80094fe:	d015      	beq.n	800952c <USBD_StdEPReq+0x128>
 8009500:	e026      	b.n	8009550 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009502:	7bbb      	ldrb	r3, [r7, #14]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d00c      	beq.n	8009522 <USBD_StdEPReq+0x11e>
 8009508:	7bbb      	ldrb	r3, [r7, #14]
 800950a:	2b80      	cmp	r3, #128	@ 0x80
 800950c:	d009      	beq.n	8009522 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800950e:	7bbb      	ldrb	r3, [r7, #14]
 8009510:	4619      	mov	r1, r3
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f001 f820 	bl	800a558 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009518:	2180      	movs	r1, #128	@ 0x80
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f001 f81c 	bl	800a558 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009520:	e01c      	b.n	800955c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009522:	6839      	ldr	r1, [r7, #0]
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f000 fbe1 	bl	8009cec <USBD_CtlError>
              break;
 800952a:	e017      	b.n	800955c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	885b      	ldrh	r3, [r3, #2]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d112      	bne.n	800955a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009534:	7bbb      	ldrb	r3, [r7, #14]
 8009536:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800953a:	2b00      	cmp	r3, #0
 800953c:	d004      	beq.n	8009548 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800953e:	7bbb      	ldrb	r3, [r7, #14]
 8009540:	4619      	mov	r1, r3
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f001 f827 	bl	800a596 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 fc97 	bl	8009e7c <USBD_CtlSendStatus>
              }
              break;
 800954e:	e004      	b.n	800955a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009550:	6839      	ldr	r1, [r7, #0]
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f000 fbca 	bl	8009cec <USBD_CtlError>
              break;
 8009558:	e000      	b.n	800955c <USBD_StdEPReq+0x158>
              break;
 800955a:	bf00      	nop
          }
          break;
 800955c:	e0aa      	b.n	80096b4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009564:	2b02      	cmp	r3, #2
 8009566:	d002      	beq.n	800956e <USBD_StdEPReq+0x16a>
 8009568:	2b03      	cmp	r3, #3
 800956a:	d032      	beq.n	80095d2 <USBD_StdEPReq+0x1ce>
 800956c:	e097      	b.n	800969e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800956e:	7bbb      	ldrb	r3, [r7, #14]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d007      	beq.n	8009584 <USBD_StdEPReq+0x180>
 8009574:	7bbb      	ldrb	r3, [r7, #14]
 8009576:	2b80      	cmp	r3, #128	@ 0x80
 8009578:	d004      	beq.n	8009584 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800957a:	6839      	ldr	r1, [r7, #0]
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 fbb5 	bl	8009cec <USBD_CtlError>
                break;
 8009582:	e091      	b.n	80096a8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009584:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009588:	2b00      	cmp	r3, #0
 800958a:	da0b      	bge.n	80095a4 <USBD_StdEPReq+0x1a0>
 800958c:	7bbb      	ldrb	r3, [r7, #14]
 800958e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009592:	4613      	mov	r3, r2
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	4413      	add	r3, r2
 8009598:	009b      	lsls	r3, r3, #2
 800959a:	3310      	adds	r3, #16
 800959c:	687a      	ldr	r2, [r7, #4]
 800959e:	4413      	add	r3, r2
 80095a0:	3304      	adds	r3, #4
 80095a2:	e00b      	b.n	80095bc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80095a4:	7bbb      	ldrb	r3, [r7, #14]
 80095a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80095aa:	4613      	mov	r3, r2
 80095ac:	009b      	lsls	r3, r3, #2
 80095ae:	4413      	add	r3, r2
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	4413      	add	r3, r2
 80095ba:	3304      	adds	r3, #4
 80095bc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	2200      	movs	r2, #0
 80095c2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	2202      	movs	r2, #2
 80095c8:	4619      	mov	r1, r3
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 fbf8 	bl	8009dc0 <USBD_CtlSendData>
              break;
 80095d0:	e06a      	b.n	80096a8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80095d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	da11      	bge.n	80095fe <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80095da:	7bbb      	ldrb	r3, [r7, #14]
 80095dc:	f003 020f 	and.w	r2, r3, #15
 80095e0:	6879      	ldr	r1, [r7, #4]
 80095e2:	4613      	mov	r3, r2
 80095e4:	009b      	lsls	r3, r3, #2
 80095e6:	4413      	add	r3, r2
 80095e8:	009b      	lsls	r3, r3, #2
 80095ea:	440b      	add	r3, r1
 80095ec:	3318      	adds	r3, #24
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d117      	bne.n	8009624 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80095f4:	6839      	ldr	r1, [r7, #0]
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f000 fb78 	bl	8009cec <USBD_CtlError>
                  break;
 80095fc:	e054      	b.n	80096a8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80095fe:	7bbb      	ldrb	r3, [r7, #14]
 8009600:	f003 020f 	and.w	r2, r3, #15
 8009604:	6879      	ldr	r1, [r7, #4]
 8009606:	4613      	mov	r3, r2
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	4413      	add	r3, r2
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	440b      	add	r3, r1
 8009610:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d104      	bne.n	8009624 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800961a:	6839      	ldr	r1, [r7, #0]
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 fb65 	bl	8009cec <USBD_CtlError>
                  break;
 8009622:	e041      	b.n	80096a8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009624:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009628:	2b00      	cmp	r3, #0
 800962a:	da0b      	bge.n	8009644 <USBD_StdEPReq+0x240>
 800962c:	7bbb      	ldrb	r3, [r7, #14]
 800962e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009632:	4613      	mov	r3, r2
 8009634:	009b      	lsls	r3, r3, #2
 8009636:	4413      	add	r3, r2
 8009638:	009b      	lsls	r3, r3, #2
 800963a:	3310      	adds	r3, #16
 800963c:	687a      	ldr	r2, [r7, #4]
 800963e:	4413      	add	r3, r2
 8009640:	3304      	adds	r3, #4
 8009642:	e00b      	b.n	800965c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009644:	7bbb      	ldrb	r3, [r7, #14]
 8009646:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800964a:	4613      	mov	r3, r2
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	4413      	add	r3, r2
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009656:	687a      	ldr	r2, [r7, #4]
 8009658:	4413      	add	r3, r2
 800965a:	3304      	adds	r3, #4
 800965c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800965e:	7bbb      	ldrb	r3, [r7, #14]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d002      	beq.n	800966a <USBD_StdEPReq+0x266>
 8009664:	7bbb      	ldrb	r3, [r7, #14]
 8009666:	2b80      	cmp	r3, #128	@ 0x80
 8009668:	d103      	bne.n	8009672 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	2200      	movs	r2, #0
 800966e:	601a      	str	r2, [r3, #0]
 8009670:	e00e      	b.n	8009690 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009672:	7bbb      	ldrb	r3, [r7, #14]
 8009674:	4619      	mov	r1, r3
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f000 ffac 	bl	800a5d4 <USBD_LL_IsStallEP>
 800967c:	4603      	mov	r3, r0
 800967e:	2b00      	cmp	r3, #0
 8009680:	d003      	beq.n	800968a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	2201      	movs	r2, #1
 8009686:	601a      	str	r2, [r3, #0]
 8009688:	e002      	b.n	8009690 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	2200      	movs	r2, #0
 800968e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	2202      	movs	r2, #2
 8009694:	4619      	mov	r1, r3
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 fb92 	bl	8009dc0 <USBD_CtlSendData>
              break;
 800969c:	e004      	b.n	80096a8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800969e:	6839      	ldr	r1, [r7, #0]
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 fb23 	bl	8009cec <USBD_CtlError>
              break;
 80096a6:	bf00      	nop
          }
          break;
 80096a8:	e004      	b.n	80096b4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80096aa:	6839      	ldr	r1, [r7, #0]
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f000 fb1d 	bl	8009cec <USBD_CtlError>
          break;
 80096b2:	bf00      	nop
      }
      break;
 80096b4:	e004      	b.n	80096c0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80096b6:	6839      	ldr	r1, [r7, #0]
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 fb17 	bl	8009cec <USBD_CtlError>
      break;
 80096be:	bf00      	nop
  }

  return ret;
 80096c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
	...

080096cc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b084      	sub	sp, #16
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80096d6:	2300      	movs	r3, #0
 80096d8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80096da:	2300      	movs	r3, #0
 80096dc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80096de:	2300      	movs	r3, #0
 80096e0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	885b      	ldrh	r3, [r3, #2]
 80096e6:	0a1b      	lsrs	r3, r3, #8
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	3b01      	subs	r3, #1
 80096ec:	2b06      	cmp	r3, #6
 80096ee:	f200 8128 	bhi.w	8009942 <USBD_GetDescriptor+0x276>
 80096f2:	a201      	add	r2, pc, #4	@ (adr r2, 80096f8 <USBD_GetDescriptor+0x2c>)
 80096f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f8:	08009715 	.word	0x08009715
 80096fc:	0800972d 	.word	0x0800972d
 8009700:	0800976d 	.word	0x0800976d
 8009704:	08009943 	.word	0x08009943
 8009708:	08009943 	.word	0x08009943
 800970c:	080098e3 	.word	0x080098e3
 8009710:	0800990f 	.word	0x0800990f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	7c12      	ldrb	r2, [r2, #16]
 8009720:	f107 0108 	add.w	r1, r7, #8
 8009724:	4610      	mov	r0, r2
 8009726:	4798      	blx	r3
 8009728:	60f8      	str	r0, [r7, #12]
      break;
 800972a:	e112      	b.n	8009952 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	7c1b      	ldrb	r3, [r3, #16]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10d      	bne.n	8009750 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800973a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800973c:	f107 0208 	add.w	r2, r7, #8
 8009740:	4610      	mov	r0, r2
 8009742:	4798      	blx	r3
 8009744:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	3301      	adds	r3, #1
 800974a:	2202      	movs	r2, #2
 800974c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800974e:	e100      	b.n	8009952 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009758:	f107 0208 	add.w	r2, r7, #8
 800975c:	4610      	mov	r0, r2
 800975e:	4798      	blx	r3
 8009760:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	3301      	adds	r3, #1
 8009766:	2202      	movs	r2, #2
 8009768:	701a      	strb	r2, [r3, #0]
      break;
 800976a:	e0f2      	b.n	8009952 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	885b      	ldrh	r3, [r3, #2]
 8009770:	b2db      	uxtb	r3, r3
 8009772:	2b05      	cmp	r3, #5
 8009774:	f200 80ac 	bhi.w	80098d0 <USBD_GetDescriptor+0x204>
 8009778:	a201      	add	r2, pc, #4	@ (adr r2, 8009780 <USBD_GetDescriptor+0xb4>)
 800977a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800977e:	bf00      	nop
 8009780:	08009799 	.word	0x08009799
 8009784:	080097cd 	.word	0x080097cd
 8009788:	08009801 	.word	0x08009801
 800978c:	08009835 	.word	0x08009835
 8009790:	08009869 	.word	0x08009869
 8009794:	0800989d 	.word	0x0800989d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d00b      	beq.n	80097bc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	7c12      	ldrb	r2, [r2, #16]
 80097b0:	f107 0108 	add.w	r1, r7, #8
 80097b4:	4610      	mov	r0, r2
 80097b6:	4798      	blx	r3
 80097b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097ba:	e091      	b.n	80098e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097bc:	6839      	ldr	r1, [r7, #0]
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 fa94 	bl	8009cec <USBD_CtlError>
            err++;
 80097c4:	7afb      	ldrb	r3, [r7, #11]
 80097c6:	3301      	adds	r3, #1
 80097c8:	72fb      	strb	r3, [r7, #11]
          break;
 80097ca:	e089      	b.n	80098e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d00b      	beq.n	80097f0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	7c12      	ldrb	r2, [r2, #16]
 80097e4:	f107 0108 	add.w	r1, r7, #8
 80097e8:	4610      	mov	r0, r2
 80097ea:	4798      	blx	r3
 80097ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097ee:	e077      	b.n	80098e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097f0:	6839      	ldr	r1, [r7, #0]
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 fa7a 	bl	8009cec <USBD_CtlError>
            err++;
 80097f8:	7afb      	ldrb	r3, [r7, #11]
 80097fa:	3301      	adds	r3, #1
 80097fc:	72fb      	strb	r3, [r7, #11]
          break;
 80097fe:	e06f      	b.n	80098e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d00b      	beq.n	8009824 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009812:	68db      	ldr	r3, [r3, #12]
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	7c12      	ldrb	r2, [r2, #16]
 8009818:	f107 0108 	add.w	r1, r7, #8
 800981c:	4610      	mov	r0, r2
 800981e:	4798      	blx	r3
 8009820:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009822:	e05d      	b.n	80098e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009824:	6839      	ldr	r1, [r7, #0]
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 fa60 	bl	8009cec <USBD_CtlError>
            err++;
 800982c:	7afb      	ldrb	r3, [r7, #11]
 800982e:	3301      	adds	r3, #1
 8009830:	72fb      	strb	r3, [r7, #11]
          break;
 8009832:	e055      	b.n	80098e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800983a:	691b      	ldr	r3, [r3, #16]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d00b      	beq.n	8009858 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009846:	691b      	ldr	r3, [r3, #16]
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	7c12      	ldrb	r2, [r2, #16]
 800984c:	f107 0108 	add.w	r1, r7, #8
 8009850:	4610      	mov	r0, r2
 8009852:	4798      	blx	r3
 8009854:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009856:	e043      	b.n	80098e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009858:	6839      	ldr	r1, [r7, #0]
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 fa46 	bl	8009cec <USBD_CtlError>
            err++;
 8009860:	7afb      	ldrb	r3, [r7, #11]
 8009862:	3301      	adds	r3, #1
 8009864:	72fb      	strb	r3, [r7, #11]
          break;
 8009866:	e03b      	b.n	80098e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800986e:	695b      	ldr	r3, [r3, #20]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d00b      	beq.n	800988c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800987a:	695b      	ldr	r3, [r3, #20]
 800987c:	687a      	ldr	r2, [r7, #4]
 800987e:	7c12      	ldrb	r2, [r2, #16]
 8009880:	f107 0108 	add.w	r1, r7, #8
 8009884:	4610      	mov	r0, r2
 8009886:	4798      	blx	r3
 8009888:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800988a:	e029      	b.n	80098e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800988c:	6839      	ldr	r1, [r7, #0]
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 fa2c 	bl	8009cec <USBD_CtlError>
            err++;
 8009894:	7afb      	ldrb	r3, [r7, #11]
 8009896:	3301      	adds	r3, #1
 8009898:	72fb      	strb	r3, [r7, #11]
          break;
 800989a:	e021      	b.n	80098e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80098a2:	699b      	ldr	r3, [r3, #24]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d00b      	beq.n	80098c0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80098ae:	699b      	ldr	r3, [r3, #24]
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	7c12      	ldrb	r2, [r2, #16]
 80098b4:	f107 0108 	add.w	r1, r7, #8
 80098b8:	4610      	mov	r0, r2
 80098ba:	4798      	blx	r3
 80098bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098be:	e00f      	b.n	80098e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098c0:	6839      	ldr	r1, [r7, #0]
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f000 fa12 	bl	8009cec <USBD_CtlError>
            err++;
 80098c8:	7afb      	ldrb	r3, [r7, #11]
 80098ca:	3301      	adds	r3, #1
 80098cc:	72fb      	strb	r3, [r7, #11]
          break;
 80098ce:	e007      	b.n	80098e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80098d0:	6839      	ldr	r1, [r7, #0]
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 fa0a 	bl	8009cec <USBD_CtlError>
          err++;
 80098d8:	7afb      	ldrb	r3, [r7, #11]
 80098da:	3301      	adds	r3, #1
 80098dc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80098de:	e038      	b.n	8009952 <USBD_GetDescriptor+0x286>
 80098e0:	e037      	b.n	8009952 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	7c1b      	ldrb	r3, [r3, #16]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d109      	bne.n	80098fe <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098f2:	f107 0208 	add.w	r2, r7, #8
 80098f6:	4610      	mov	r0, r2
 80098f8:	4798      	blx	r3
 80098fa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80098fc:	e029      	b.n	8009952 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80098fe:	6839      	ldr	r1, [r7, #0]
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 f9f3 	bl	8009cec <USBD_CtlError>
        err++;
 8009906:	7afb      	ldrb	r3, [r7, #11]
 8009908:	3301      	adds	r3, #1
 800990a:	72fb      	strb	r3, [r7, #11]
      break;
 800990c:	e021      	b.n	8009952 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	7c1b      	ldrb	r3, [r3, #16]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d10d      	bne.n	8009932 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800991c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800991e:	f107 0208 	add.w	r2, r7, #8
 8009922:	4610      	mov	r0, r2
 8009924:	4798      	blx	r3
 8009926:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	3301      	adds	r3, #1
 800992c:	2207      	movs	r2, #7
 800992e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009930:	e00f      	b.n	8009952 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009932:	6839      	ldr	r1, [r7, #0]
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f000 f9d9 	bl	8009cec <USBD_CtlError>
        err++;
 800993a:	7afb      	ldrb	r3, [r7, #11]
 800993c:	3301      	adds	r3, #1
 800993e:	72fb      	strb	r3, [r7, #11]
      break;
 8009940:	e007      	b.n	8009952 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009942:	6839      	ldr	r1, [r7, #0]
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 f9d1 	bl	8009cec <USBD_CtlError>
      err++;
 800994a:	7afb      	ldrb	r3, [r7, #11]
 800994c:	3301      	adds	r3, #1
 800994e:	72fb      	strb	r3, [r7, #11]
      break;
 8009950:	bf00      	nop
  }

  if (err != 0U)
 8009952:	7afb      	ldrb	r3, [r7, #11]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d11c      	bne.n	8009992 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009958:	893b      	ldrh	r3, [r7, #8]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d011      	beq.n	8009982 <USBD_GetDescriptor+0x2b6>
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	88db      	ldrh	r3, [r3, #6]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d00d      	beq.n	8009982 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	88da      	ldrh	r2, [r3, #6]
 800996a:	893b      	ldrh	r3, [r7, #8]
 800996c:	4293      	cmp	r3, r2
 800996e:	bf28      	it	cs
 8009970:	4613      	movcs	r3, r2
 8009972:	b29b      	uxth	r3, r3
 8009974:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009976:	893b      	ldrh	r3, [r7, #8]
 8009978:	461a      	mov	r2, r3
 800997a:	68f9      	ldr	r1, [r7, #12]
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 fa1f 	bl	8009dc0 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	88db      	ldrh	r3, [r3, #6]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d104      	bne.n	8009994 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f000 fa76 	bl	8009e7c <USBD_CtlSendStatus>
 8009990:	e000      	b.n	8009994 <USBD_GetDescriptor+0x2c8>
    return;
 8009992:	bf00      	nop
    }
  }
}
 8009994:	3710      	adds	r7, #16
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
 800999a:	bf00      	nop

0800999c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	889b      	ldrh	r3, [r3, #4]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d130      	bne.n	8009a10 <USBD_SetAddress+0x74>
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	88db      	ldrh	r3, [r3, #6]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d12c      	bne.n	8009a10 <USBD_SetAddress+0x74>
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	885b      	ldrh	r3, [r3, #2]
 80099ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80099bc:	d828      	bhi.n	8009a10 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	885b      	ldrh	r3, [r3, #2]
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099c8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099d0:	2b03      	cmp	r3, #3
 80099d2:	d104      	bne.n	80099de <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80099d4:	6839      	ldr	r1, [r7, #0]
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f000 f988 	bl	8009cec <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099dc:	e01d      	b.n	8009a1a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	7bfa      	ldrb	r2, [r7, #15]
 80099e2:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80099e6:	7bfb      	ldrb	r3, [r7, #15]
 80099e8:	4619      	mov	r1, r3
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f000 fe1d 	bl	800a62a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 fa43 	bl	8009e7c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80099f6:	7bfb      	ldrb	r3, [r7, #15]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d004      	beq.n	8009a06 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2202      	movs	r2, #2
 8009a00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a04:	e009      	b.n	8009a1a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2201      	movs	r2, #1
 8009a0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a0e:	e004      	b.n	8009a1a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009a10:	6839      	ldr	r1, [r7, #0]
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 f96a 	bl	8009cec <USBD_CtlError>
  }
}
 8009a18:	bf00      	nop
 8009a1a:	bf00      	nop
 8009a1c:	3710      	adds	r7, #16
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}
	...

08009a24 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	885b      	ldrh	r3, [r3, #2]
 8009a32:	b2da      	uxtb	r2, r3
 8009a34:	4b41      	ldr	r3, [pc, #260]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009a36:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009a38:	4b40      	ldr	r3, [pc, #256]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d904      	bls.n	8009a4a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009a40:	6839      	ldr	r1, [r7, #0]
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 f952 	bl	8009cec <USBD_CtlError>
 8009a48:	e075      	b.n	8009b36 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a50:	2b02      	cmp	r3, #2
 8009a52:	d002      	beq.n	8009a5a <USBD_SetConfig+0x36>
 8009a54:	2b03      	cmp	r3, #3
 8009a56:	d023      	beq.n	8009aa0 <USBD_SetConfig+0x7c>
 8009a58:	e062      	b.n	8009b20 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009a5a:	4b38      	ldr	r3, [pc, #224]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d01a      	beq.n	8009a98 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009a62:	4b36      	ldr	r3, [pc, #216]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	461a      	mov	r2, r3
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2203      	movs	r2, #3
 8009a70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009a74:	4b31      	ldr	r3, [pc, #196]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009a76:	781b      	ldrb	r3, [r3, #0]
 8009a78:	4619      	mov	r1, r3
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f7ff f9e8 	bl	8008e50 <USBD_SetClassConfig>
 8009a80:	4603      	mov	r3, r0
 8009a82:	2b02      	cmp	r3, #2
 8009a84:	d104      	bne.n	8009a90 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009a86:	6839      	ldr	r1, [r7, #0]
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 f92f 	bl	8009cec <USBD_CtlError>
            return;
 8009a8e:	e052      	b.n	8009b36 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f000 f9f3 	bl	8009e7c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009a96:	e04e      	b.n	8009b36 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f000 f9ef 	bl	8009e7c <USBD_CtlSendStatus>
        break;
 8009a9e:	e04a      	b.n	8009b36 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009aa0:	4b26      	ldr	r3, [pc, #152]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009aa2:	781b      	ldrb	r3, [r3, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d112      	bne.n	8009ace <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2202      	movs	r2, #2
 8009aac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8009ab0:	4b22      	ldr	r3, [pc, #136]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009aba:	4b20      	ldr	r3, [pc, #128]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	4619      	mov	r1, r3
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f7ff f9e4 	bl	8008e8e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 f9d8 	bl	8009e7c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009acc:	e033      	b.n	8009b36 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009ace:	4b1b      	ldr	r3, [pc, #108]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d01d      	beq.n	8009b18 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	4619      	mov	r1, r3
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f7ff f9d2 	bl	8008e8e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009aea:	4b14      	ldr	r3, [pc, #80]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009aec:	781b      	ldrb	r3, [r3, #0]
 8009aee:	461a      	mov	r2, r3
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009af4:	4b11      	ldr	r3, [pc, #68]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	4619      	mov	r1, r3
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f7ff f9a8 	bl	8008e50 <USBD_SetClassConfig>
 8009b00:	4603      	mov	r3, r0
 8009b02:	2b02      	cmp	r3, #2
 8009b04:	d104      	bne.n	8009b10 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009b06:	6839      	ldr	r1, [r7, #0]
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f000 f8ef 	bl	8009cec <USBD_CtlError>
            return;
 8009b0e:	e012      	b.n	8009b36 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f000 f9b3 	bl	8009e7c <USBD_CtlSendStatus>
        break;
 8009b16:	e00e      	b.n	8009b36 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 f9af 	bl	8009e7c <USBD_CtlSendStatus>
        break;
 8009b1e:	e00a      	b.n	8009b36 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009b20:	6839      	ldr	r1, [r7, #0]
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f000 f8e2 	bl	8009cec <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009b28:	4b04      	ldr	r3, [pc, #16]	@ (8009b3c <USBD_SetConfig+0x118>)
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	4619      	mov	r1, r3
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f7ff f9ad 	bl	8008e8e <USBD_ClrClassConfig>
        break;
 8009b34:	bf00      	nop
    }
  }
}
 8009b36:	3708      	adds	r7, #8
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}
 8009b3c:	20000354 	.word	0x20000354

08009b40 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	88db      	ldrh	r3, [r3, #6]
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d004      	beq.n	8009b5c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009b52:	6839      	ldr	r1, [r7, #0]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 f8c9 	bl	8009cec <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009b5a:	e022      	b.n	8009ba2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b62:	2b02      	cmp	r3, #2
 8009b64:	dc02      	bgt.n	8009b6c <USBD_GetConfig+0x2c>
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	dc03      	bgt.n	8009b72 <USBD_GetConfig+0x32>
 8009b6a:	e015      	b.n	8009b98 <USBD_GetConfig+0x58>
 8009b6c:	2b03      	cmp	r3, #3
 8009b6e:	d00b      	beq.n	8009b88 <USBD_GetConfig+0x48>
 8009b70:	e012      	b.n	8009b98 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2200      	movs	r2, #0
 8009b76:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	3308      	adds	r3, #8
 8009b7c:	2201      	movs	r2, #1
 8009b7e:	4619      	mov	r1, r3
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f000 f91d 	bl	8009dc0 <USBD_CtlSendData>
        break;
 8009b86:	e00c      	b.n	8009ba2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	3304      	adds	r3, #4
 8009b8c:	2201      	movs	r2, #1
 8009b8e:	4619      	mov	r1, r3
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 f915 	bl	8009dc0 <USBD_CtlSendData>
        break;
 8009b96:	e004      	b.n	8009ba2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009b98:	6839      	ldr	r1, [r7, #0]
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 f8a6 	bl	8009cec <USBD_CtlError>
        break;
 8009ba0:	bf00      	nop
}
 8009ba2:	bf00      	nop
 8009ba4:	3708      	adds	r7, #8
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b082      	sub	sp, #8
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
 8009bb2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bba:	3b01      	subs	r3, #1
 8009bbc:	2b02      	cmp	r3, #2
 8009bbe:	d81e      	bhi.n	8009bfe <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	88db      	ldrh	r3, [r3, #6]
 8009bc4:	2b02      	cmp	r3, #2
 8009bc6:	d004      	beq.n	8009bd2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009bc8:	6839      	ldr	r1, [r7, #0]
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 f88e 	bl	8009cec <USBD_CtlError>
        break;
 8009bd0:	e01a      	b.n	8009c08 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d005      	beq.n	8009bee <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	f043 0202 	orr.w	r2, r3, #2
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	330c      	adds	r3, #12
 8009bf2:	2202      	movs	r2, #2
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 f8e2 	bl	8009dc0 <USBD_CtlSendData>
      break;
 8009bfc:	e004      	b.n	8009c08 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009bfe:	6839      	ldr	r1, [r7, #0]
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 f873 	bl	8009cec <USBD_CtlError>
      break;
 8009c06:	bf00      	nop
  }
}
 8009c08:	bf00      	nop
 8009c0a:	3708      	adds	r7, #8
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}

08009c10 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b082      	sub	sp, #8
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
 8009c18:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	885b      	ldrh	r3, [r3, #2]
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	d106      	bne.n	8009c30 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2201      	movs	r2, #1
 8009c26:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 f926 	bl	8009e7c <USBD_CtlSendStatus>
  }
}
 8009c30:	bf00      	nop
 8009c32:	3708      	adds	r7, #8
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b082      	sub	sp, #8
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c48:	3b01      	subs	r3, #1
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d80b      	bhi.n	8009c66 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	885b      	ldrh	r3, [r3, #2]
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d10c      	bne.n	8009c70 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 f90c 	bl	8009e7c <USBD_CtlSendStatus>
      }
      break;
 8009c64:	e004      	b.n	8009c70 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009c66:	6839      	ldr	r1, [r7, #0]
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f000 f83f 	bl	8009cec <USBD_CtlError>
      break;
 8009c6e:	e000      	b.n	8009c72 <USBD_ClrFeature+0x3a>
      break;
 8009c70:	bf00      	nop
  }
}
 8009c72:	bf00      	nop
 8009c74:	3708      	adds	r7, #8
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}

08009c7a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009c7a:	b480      	push	{r7}
 8009c7c:	b083      	sub	sp, #12
 8009c7e:	af00      	add	r7, sp, #0
 8009c80:	6078      	str	r0, [r7, #4]
 8009c82:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	781a      	ldrb	r2, [r3, #0]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	785a      	ldrb	r2, [r3, #1]
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	3302      	adds	r3, #2
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	3303      	adds	r3, #3
 8009ca0:	781b      	ldrb	r3, [r3, #0]
 8009ca2:	021b      	lsls	r3, r3, #8
 8009ca4:	b29b      	uxth	r3, r3
 8009ca6:	4413      	add	r3, r2
 8009ca8:	b29a      	uxth	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	3304      	adds	r3, #4
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	3305      	adds	r3, #5
 8009cba:	781b      	ldrb	r3, [r3, #0]
 8009cbc:	021b      	lsls	r3, r3, #8
 8009cbe:	b29b      	uxth	r3, r3
 8009cc0:	4413      	add	r3, r2
 8009cc2:	b29a      	uxth	r2, r3
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	3306      	adds	r3, #6
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	461a      	mov	r2, r3
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	3307      	adds	r3, #7
 8009cd4:	781b      	ldrb	r3, [r3, #0]
 8009cd6:	021b      	lsls	r3, r3, #8
 8009cd8:	b29b      	uxth	r3, r3
 8009cda:	4413      	add	r3, r2
 8009cdc:	b29a      	uxth	r2, r3
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	80da      	strh	r2, [r3, #6]

}
 8009ce2:	bf00      	nop
 8009ce4:	370c      	adds	r7, #12
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bc80      	pop	{r7}
 8009cea:	4770      	bx	lr

08009cec <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b082      	sub	sp, #8
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
 8009cf4:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009cf6:	2180      	movs	r1, #128	@ 0x80
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f000 fc2d 	bl	800a558 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009cfe:	2100      	movs	r1, #0
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 fc29 	bl	800a558 <USBD_LL_StallEP>
}
 8009d06:	bf00      	nop
 8009d08:	3708      	adds	r7, #8
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}

08009d0e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009d0e:	b580      	push	{r7, lr}
 8009d10:	b086      	sub	sp, #24
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	60f8      	str	r0, [r7, #12]
 8009d16:	60b9      	str	r1, [r7, #8]
 8009d18:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d032      	beq.n	8009d8a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009d24:	68f8      	ldr	r0, [r7, #12]
 8009d26:	f000 f834 	bl	8009d92 <USBD_GetLen>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	b29b      	uxth	r3, r3
 8009d30:	005b      	lsls	r3, r3, #1
 8009d32:	b29a      	uxth	r2, r3
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009d38:	7dfb      	ldrb	r3, [r7, #23]
 8009d3a:	1c5a      	adds	r2, r3, #1
 8009d3c:	75fa      	strb	r2, [r7, #23]
 8009d3e:	461a      	mov	r2, r3
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	4413      	add	r3, r2
 8009d44:	687a      	ldr	r2, [r7, #4]
 8009d46:	7812      	ldrb	r2, [r2, #0]
 8009d48:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009d4a:	7dfb      	ldrb	r3, [r7, #23]
 8009d4c:	1c5a      	adds	r2, r3, #1
 8009d4e:	75fa      	strb	r2, [r7, #23]
 8009d50:	461a      	mov	r2, r3
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	4413      	add	r3, r2
 8009d56:	2203      	movs	r2, #3
 8009d58:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009d5a:	e012      	b.n	8009d82 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	1c5a      	adds	r2, r3, #1
 8009d60:	60fa      	str	r2, [r7, #12]
 8009d62:	7dfa      	ldrb	r2, [r7, #23]
 8009d64:	1c51      	adds	r1, r2, #1
 8009d66:	75f9      	strb	r1, [r7, #23]
 8009d68:	4611      	mov	r1, r2
 8009d6a:	68ba      	ldr	r2, [r7, #8]
 8009d6c:	440a      	add	r2, r1
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009d72:	7dfb      	ldrb	r3, [r7, #23]
 8009d74:	1c5a      	adds	r2, r3, #1
 8009d76:	75fa      	strb	r2, [r7, #23]
 8009d78:	461a      	mov	r2, r3
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	4413      	add	r3, r2
 8009d7e:	2200      	movs	r2, #0
 8009d80:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d1e8      	bne.n	8009d5c <USBD_GetString+0x4e>
    }
  }
}
 8009d8a:	bf00      	nop
 8009d8c:	3718      	adds	r7, #24
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}

08009d92 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009d92:	b480      	push	{r7}
 8009d94:	b085      	sub	sp, #20
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009d9e:	e005      	b.n	8009dac <USBD_GetLen+0x1a>
  {
    len++;
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
 8009da2:	3301      	adds	r3, #1
 8009da4:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	3301      	adds	r3, #1
 8009daa:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d1f5      	bne.n	8009da0 <USBD_GetLen+0xe>
  }

  return len;
 8009db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3714      	adds	r7, #20
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bc80      	pop	{r7}
 8009dbe:	4770      	bx	lr

08009dc0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b084      	sub	sp, #16
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	60f8      	str	r0, [r7, #12]
 8009dc8:	60b9      	str	r1, [r7, #8]
 8009dca:	4613      	mov	r3, r2
 8009dcc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2202      	movs	r2, #2
 8009dd2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009dd6:	88fa      	ldrh	r2, [r7, #6]
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009ddc:	88fa      	ldrh	r2, [r7, #6]
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009de2:	88fb      	ldrh	r3, [r7, #6]
 8009de4:	68ba      	ldr	r2, [r7, #8]
 8009de6:	2100      	movs	r1, #0
 8009de8:	68f8      	ldr	r0, [r7, #12]
 8009dea:	f000 fc3d 	bl	800a668 <USBD_LL_Transmit>

  return USBD_OK;
 8009dee:	2300      	movs	r3, #0
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3710      	adds	r7, #16
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	60f8      	str	r0, [r7, #12]
 8009e00:	60b9      	str	r1, [r7, #8]
 8009e02:	4613      	mov	r3, r2
 8009e04:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009e06:	88fb      	ldrh	r3, [r7, #6]
 8009e08:	68ba      	ldr	r2, [r7, #8]
 8009e0a:	2100      	movs	r1, #0
 8009e0c:	68f8      	ldr	r0, [r7, #12]
 8009e0e:	f000 fc2b 	bl	800a668 <USBD_LL_Transmit>

  return USBD_OK;
 8009e12:	2300      	movs	r3, #0
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	3710      	adds	r7, #16
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	60f8      	str	r0, [r7, #12]
 8009e24:	60b9      	str	r1, [r7, #8]
 8009e26:	4613      	mov	r3, r2
 8009e28:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	2203      	movs	r2, #3
 8009e2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009e32:	88fa      	ldrh	r2, [r7, #6]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009e3a:	88fa      	ldrh	r2, [r7, #6]
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009e42:	88fb      	ldrh	r3, [r7, #6]
 8009e44:	68ba      	ldr	r2, [r7, #8]
 8009e46:	2100      	movs	r1, #0
 8009e48:	68f8      	ldr	r0, [r7, #12]
 8009e4a:	f000 fc30 	bl	800a6ae <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e4e:	2300      	movs	r3, #0
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3710      	adds	r7, #16
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b084      	sub	sp, #16
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	60f8      	str	r0, [r7, #12]
 8009e60:	60b9      	str	r1, [r7, #8]
 8009e62:	4613      	mov	r3, r2
 8009e64:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009e66:	88fb      	ldrh	r3, [r7, #6]
 8009e68:	68ba      	ldr	r2, [r7, #8]
 8009e6a:	2100      	movs	r1, #0
 8009e6c:	68f8      	ldr	r0, [r7, #12]
 8009e6e:	f000 fc1e 	bl	800a6ae <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e72:	2300      	movs	r3, #0
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3710      	adds	r7, #16
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2204      	movs	r2, #4
 8009e88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	2200      	movs	r2, #0
 8009e90:	2100      	movs	r1, #0
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 fbe8 	bl	800a668 <USBD_LL_Transmit>

  return USBD_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3708      	adds	r7, #8
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}

08009ea2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b082      	sub	sp, #8
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2205      	movs	r2, #5
 8009eae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	2100      	movs	r1, #0
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fbf8 	bl	800a6ae <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3708      	adds	r7, #8
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009ecc:	2200      	movs	r2, #0
 8009ece:	4912      	ldr	r1, [pc, #72]	@ (8009f18 <MX_USB_DEVICE_Init+0x50>)
 8009ed0:	4812      	ldr	r0, [pc, #72]	@ (8009f1c <MX_USB_DEVICE_Init+0x54>)
 8009ed2:	f7fe ff63 	bl	8008d9c <USBD_Init>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d001      	beq.n	8009ee0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009edc:	f7f7 fc96 	bl	800180c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009ee0:	490f      	ldr	r1, [pc, #60]	@ (8009f20 <MX_USB_DEVICE_Init+0x58>)
 8009ee2:	480e      	ldr	r0, [pc, #56]	@ (8009f1c <MX_USB_DEVICE_Init+0x54>)
 8009ee4:	f7fe ff85 	bl	8008df2 <USBD_RegisterClass>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d001      	beq.n	8009ef2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009eee:	f7f7 fc8d 	bl	800180c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009ef2:	490c      	ldr	r1, [pc, #48]	@ (8009f24 <MX_USB_DEVICE_Init+0x5c>)
 8009ef4:	4809      	ldr	r0, [pc, #36]	@ (8009f1c <MX_USB_DEVICE_Init+0x54>)
 8009ef6:	f7fe fee5 	bl	8008cc4 <USBD_CDC_RegisterInterface>
 8009efa:	4603      	mov	r3, r0
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d001      	beq.n	8009f04 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009f00:	f7f7 fc84 	bl	800180c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009f04:	4805      	ldr	r0, [pc, #20]	@ (8009f1c <MX_USB_DEVICE_Init+0x54>)
 8009f06:	f7fe ff8d 	bl	8008e24 <USBD_Start>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d001      	beq.n	8009f14 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009f10:	f7f7 fc7c 	bl	800180c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009f14:	bf00      	nop
 8009f16:	bd80      	pop	{r7, pc}
 8009f18:	200001a8 	.word	0x200001a8
 8009f1c:	20000358 	.word	0x20000358
 8009f20:	20000094 	.word	0x20000094
 8009f24:	20000198 	.word	0x20000198

08009f28 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	4905      	ldr	r1, [pc, #20]	@ (8009f44 <CDC_Init_FS+0x1c>)
 8009f30:	4805      	ldr	r0, [pc, #20]	@ (8009f48 <CDC_Init_FS+0x20>)
 8009f32:	f7fe fedd 	bl	8008cf0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009f36:	4905      	ldr	r1, [pc, #20]	@ (8009f4c <CDC_Init_FS+0x24>)
 8009f38:	4803      	ldr	r0, [pc, #12]	@ (8009f48 <CDC_Init_FS+0x20>)
 8009f3a:	f7fe fef2 	bl	8008d22 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009f3e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	20000a1c 	.word	0x20000a1c
 8009f48:	20000358 	.word	0x20000358
 8009f4c:	2000061c 	.word	0x2000061c

08009f50 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009f50:	b480      	push	{r7}
 8009f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009f54:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009f56:	4618      	mov	r0, r3
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bc80      	pop	{r7}
 8009f5c:	4770      	bx	lr
	...

08009f60 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b083      	sub	sp, #12
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	4603      	mov	r3, r0
 8009f68:	6039      	str	r1, [r7, #0]
 8009f6a:	71fb      	strb	r3, [r7, #7]
 8009f6c:	4613      	mov	r3, r2
 8009f6e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009f70:	79fb      	ldrb	r3, [r7, #7]
 8009f72:	2b23      	cmp	r3, #35	@ 0x23
 8009f74:	d84a      	bhi.n	800a00c <CDC_Control_FS+0xac>
 8009f76:	a201      	add	r2, pc, #4	@ (adr r2, 8009f7c <CDC_Control_FS+0x1c>)
 8009f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f7c:	0800a00d 	.word	0x0800a00d
 8009f80:	0800a00d 	.word	0x0800a00d
 8009f84:	0800a00d 	.word	0x0800a00d
 8009f88:	0800a00d 	.word	0x0800a00d
 8009f8c:	0800a00d 	.word	0x0800a00d
 8009f90:	0800a00d 	.word	0x0800a00d
 8009f94:	0800a00d 	.word	0x0800a00d
 8009f98:	0800a00d 	.word	0x0800a00d
 8009f9c:	0800a00d 	.word	0x0800a00d
 8009fa0:	0800a00d 	.word	0x0800a00d
 8009fa4:	0800a00d 	.word	0x0800a00d
 8009fa8:	0800a00d 	.word	0x0800a00d
 8009fac:	0800a00d 	.word	0x0800a00d
 8009fb0:	0800a00d 	.word	0x0800a00d
 8009fb4:	0800a00d 	.word	0x0800a00d
 8009fb8:	0800a00d 	.word	0x0800a00d
 8009fbc:	0800a00d 	.word	0x0800a00d
 8009fc0:	0800a00d 	.word	0x0800a00d
 8009fc4:	0800a00d 	.word	0x0800a00d
 8009fc8:	0800a00d 	.word	0x0800a00d
 8009fcc:	0800a00d 	.word	0x0800a00d
 8009fd0:	0800a00d 	.word	0x0800a00d
 8009fd4:	0800a00d 	.word	0x0800a00d
 8009fd8:	0800a00d 	.word	0x0800a00d
 8009fdc:	0800a00d 	.word	0x0800a00d
 8009fe0:	0800a00d 	.word	0x0800a00d
 8009fe4:	0800a00d 	.word	0x0800a00d
 8009fe8:	0800a00d 	.word	0x0800a00d
 8009fec:	0800a00d 	.word	0x0800a00d
 8009ff0:	0800a00d 	.word	0x0800a00d
 8009ff4:	0800a00d 	.word	0x0800a00d
 8009ff8:	0800a00d 	.word	0x0800a00d
 8009ffc:	0800a00d 	.word	0x0800a00d
 800a000:	0800a00d 	.word	0x0800a00d
 800a004:	0800a00d 	.word	0x0800a00d
 800a008:	0800a00d 	.word	0x0800a00d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a00c:	bf00      	nop
  }

  return (USBD_OK);
 800a00e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a010:	4618      	mov	r0, r3
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	bc80      	pop	{r7}
 800a018:	4770      	bx	lr
 800a01a:	bf00      	nop

0800a01c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b082      	sub	sp, #8
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a026:	6879      	ldr	r1, [r7, #4]
 800a028:	4805      	ldr	r0, [pc, #20]	@ (800a040 <CDC_Receive_FS+0x24>)
 800a02a:	f7fe fe7a 	bl	8008d22 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a02e:	4804      	ldr	r0, [pc, #16]	@ (800a040 <CDC_Receive_FS+0x24>)
 800a030:	f7fe fe8a 	bl	8008d48 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a034:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a036:	4618      	mov	r0, r3
 800a038:	3708      	adds	r7, #8
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	20000358 	.word	0x20000358

0800a044 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a044:	b480      	push	{r7}
 800a046:	b083      	sub	sp, #12
 800a048:	af00      	add	r7, sp, #0
 800a04a:	4603      	mov	r3, r0
 800a04c:	6039      	str	r1, [r7, #0]
 800a04e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	2212      	movs	r2, #18
 800a054:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a056:	4b03      	ldr	r3, [pc, #12]	@ (800a064 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a058:	4618      	mov	r0, r3
 800a05a:	370c      	adds	r7, #12
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bc80      	pop	{r7}
 800a060:	4770      	bx	lr
 800a062:	bf00      	nop
 800a064:	200001c4 	.word	0x200001c4

0800a068 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	4603      	mov	r3, r0
 800a070:	6039      	str	r1, [r7, #0]
 800a072:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	2204      	movs	r2, #4
 800a078:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a07a:	4b03      	ldr	r3, [pc, #12]	@ (800a088 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	370c      	adds	r7, #12
 800a080:	46bd      	mov	sp, r7
 800a082:	bc80      	pop	{r7}
 800a084:	4770      	bx	lr
 800a086:	bf00      	nop
 800a088:	200001d8 	.word	0x200001d8

0800a08c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b082      	sub	sp, #8
 800a090:	af00      	add	r7, sp, #0
 800a092:	4603      	mov	r3, r0
 800a094:	6039      	str	r1, [r7, #0]
 800a096:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a098:	79fb      	ldrb	r3, [r7, #7]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d105      	bne.n	800a0aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a09e:	683a      	ldr	r2, [r7, #0]
 800a0a0:	4907      	ldr	r1, [pc, #28]	@ (800a0c0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a0a2:	4808      	ldr	r0, [pc, #32]	@ (800a0c4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a0a4:	f7ff fe33 	bl	8009d0e <USBD_GetString>
 800a0a8:	e004      	b.n	800a0b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a0aa:	683a      	ldr	r2, [r7, #0]
 800a0ac:	4904      	ldr	r1, [pc, #16]	@ (800a0c0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a0ae:	4805      	ldr	r0, [pc, #20]	@ (800a0c4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a0b0:	f7ff fe2d 	bl	8009d0e <USBD_GetString>
  }
  return USBD_StrDesc;
 800a0b4:	4b02      	ldr	r3, [pc, #8]	@ (800a0c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3708      	adds	r7, #8
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	20000e1c 	.word	0x20000e1c
 800a0c4:	0800a830 	.word	0x0800a830

0800a0c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	6039      	str	r1, [r7, #0]
 800a0d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a0d4:	683a      	ldr	r2, [r7, #0]
 800a0d6:	4904      	ldr	r1, [pc, #16]	@ (800a0e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a0d8:	4804      	ldr	r0, [pc, #16]	@ (800a0ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a0da:	f7ff fe18 	bl	8009d0e <USBD_GetString>
  return USBD_StrDesc;
 800a0de:	4b02      	ldr	r3, [pc, #8]	@ (800a0e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3708      	adds	r7, #8
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	20000e1c 	.word	0x20000e1c
 800a0ec:	0800a848 	.word	0x0800a848

0800a0f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b082      	sub	sp, #8
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	6039      	str	r1, [r7, #0]
 800a0fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	221a      	movs	r2, #26
 800a100:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a102:	f000 f843 	bl	800a18c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a106:	4b02      	ldr	r3, [pc, #8]	@ (800a110 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3708      	adds	r7, #8
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	200001dc 	.word	0x200001dc

0800a114 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b082      	sub	sp, #8
 800a118:	af00      	add	r7, sp, #0
 800a11a:	4603      	mov	r3, r0
 800a11c:	6039      	str	r1, [r7, #0]
 800a11e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a120:	79fb      	ldrb	r3, [r7, #7]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d105      	bne.n	800a132 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	4907      	ldr	r1, [pc, #28]	@ (800a148 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a12a:	4808      	ldr	r0, [pc, #32]	@ (800a14c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a12c:	f7ff fdef 	bl	8009d0e <USBD_GetString>
 800a130:	e004      	b.n	800a13c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a132:	683a      	ldr	r2, [r7, #0]
 800a134:	4904      	ldr	r1, [pc, #16]	@ (800a148 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a136:	4805      	ldr	r0, [pc, #20]	@ (800a14c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a138:	f7ff fde9 	bl	8009d0e <USBD_GetString>
  }
  return USBD_StrDesc;
 800a13c:	4b02      	ldr	r3, [pc, #8]	@ (800a148 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a13e:	4618      	mov	r0, r3
 800a140:	3708      	adds	r7, #8
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}
 800a146:	bf00      	nop
 800a148:	20000e1c 	.word	0x20000e1c
 800a14c:	0800a85c 	.word	0x0800a85c

0800a150 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	4603      	mov	r3, r0
 800a158:	6039      	str	r1, [r7, #0]
 800a15a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a15c:	79fb      	ldrb	r3, [r7, #7]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d105      	bne.n	800a16e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a162:	683a      	ldr	r2, [r7, #0]
 800a164:	4907      	ldr	r1, [pc, #28]	@ (800a184 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a166:	4808      	ldr	r0, [pc, #32]	@ (800a188 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a168:	f7ff fdd1 	bl	8009d0e <USBD_GetString>
 800a16c:	e004      	b.n	800a178 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a16e:	683a      	ldr	r2, [r7, #0]
 800a170:	4904      	ldr	r1, [pc, #16]	@ (800a184 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a172:	4805      	ldr	r0, [pc, #20]	@ (800a188 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a174:	f7ff fdcb 	bl	8009d0e <USBD_GetString>
  }
  return USBD_StrDesc;
 800a178:	4b02      	ldr	r3, [pc, #8]	@ (800a184 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3708      	adds	r7, #8
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
 800a182:	bf00      	nop
 800a184:	20000e1c 	.word	0x20000e1c
 800a188:	0800a868 	.word	0x0800a868

0800a18c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b084      	sub	sp, #16
 800a190:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a192:	4b0f      	ldr	r3, [pc, #60]	@ (800a1d0 <Get_SerialNum+0x44>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a198:	4b0e      	ldr	r3, [pc, #56]	@ (800a1d4 <Get_SerialNum+0x48>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a19e:	4b0e      	ldr	r3, [pc, #56]	@ (800a1d8 <Get_SerialNum+0x4c>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a1a4:	68fa      	ldr	r2, [r7, #12]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d009      	beq.n	800a1c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a1b2:	2208      	movs	r2, #8
 800a1b4:	4909      	ldr	r1, [pc, #36]	@ (800a1dc <Get_SerialNum+0x50>)
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	f000 f814 	bl	800a1e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a1bc:	2204      	movs	r2, #4
 800a1be:	4908      	ldr	r1, [pc, #32]	@ (800a1e0 <Get_SerialNum+0x54>)
 800a1c0:	68b8      	ldr	r0, [r7, #8]
 800a1c2:	f000 f80f 	bl	800a1e4 <IntToUnicode>
  }
}
 800a1c6:	bf00      	nop
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	1ffff7e8 	.word	0x1ffff7e8
 800a1d4:	1ffff7ec 	.word	0x1ffff7ec
 800a1d8:	1ffff7f0 	.word	0x1ffff7f0
 800a1dc:	200001de 	.word	0x200001de
 800a1e0:	200001ee 	.word	0x200001ee

0800a1e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b087      	sub	sp, #28
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	4613      	mov	r3, r2
 800a1f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	75fb      	strb	r3, [r7, #23]
 800a1fa:	e027      	b.n	800a24c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	0f1b      	lsrs	r3, r3, #28
 800a200:	2b09      	cmp	r3, #9
 800a202:	d80b      	bhi.n	800a21c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	0f1b      	lsrs	r3, r3, #28
 800a208:	b2da      	uxtb	r2, r3
 800a20a:	7dfb      	ldrb	r3, [r7, #23]
 800a20c:	005b      	lsls	r3, r3, #1
 800a20e:	4619      	mov	r1, r3
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	440b      	add	r3, r1
 800a214:	3230      	adds	r2, #48	@ 0x30
 800a216:	b2d2      	uxtb	r2, r2
 800a218:	701a      	strb	r2, [r3, #0]
 800a21a:	e00a      	b.n	800a232 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	0f1b      	lsrs	r3, r3, #28
 800a220:	b2da      	uxtb	r2, r3
 800a222:	7dfb      	ldrb	r3, [r7, #23]
 800a224:	005b      	lsls	r3, r3, #1
 800a226:	4619      	mov	r1, r3
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	440b      	add	r3, r1
 800a22c:	3237      	adds	r2, #55	@ 0x37
 800a22e:	b2d2      	uxtb	r2, r2
 800a230:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	011b      	lsls	r3, r3, #4
 800a236:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a238:	7dfb      	ldrb	r3, [r7, #23]
 800a23a:	005b      	lsls	r3, r3, #1
 800a23c:	3301      	adds	r3, #1
 800a23e:	68ba      	ldr	r2, [r7, #8]
 800a240:	4413      	add	r3, r2
 800a242:	2200      	movs	r2, #0
 800a244:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a246:	7dfb      	ldrb	r3, [r7, #23]
 800a248:	3301      	adds	r3, #1
 800a24a:	75fb      	strb	r3, [r7, #23]
 800a24c:	7dfa      	ldrb	r2, [r7, #23]
 800a24e:	79fb      	ldrb	r3, [r7, #7]
 800a250:	429a      	cmp	r2, r3
 800a252:	d3d3      	bcc.n	800a1fc <IntToUnicode+0x18>
  }
}
 800a254:	bf00      	nop
 800a256:	bf00      	nop
 800a258:	371c      	adds	r7, #28
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bc80      	pop	{r7}
 800a25e:	4770      	bx	lr

0800a260 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a0d      	ldr	r2, [pc, #52]	@ (800a2a4 <HAL_PCD_MspInit+0x44>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d113      	bne.n	800a29a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a272:	4b0d      	ldr	r3, [pc, #52]	@ (800a2a8 <HAL_PCD_MspInit+0x48>)
 800a274:	69db      	ldr	r3, [r3, #28]
 800a276:	4a0c      	ldr	r2, [pc, #48]	@ (800a2a8 <HAL_PCD_MspInit+0x48>)
 800a278:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a27c:	61d3      	str	r3, [r2, #28]
 800a27e:	4b0a      	ldr	r3, [pc, #40]	@ (800a2a8 <HAL_PCD_MspInit+0x48>)
 800a280:	69db      	ldr	r3, [r3, #28]
 800a282:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a286:	60fb      	str	r3, [r7, #12]
 800a288:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a28a:	2200      	movs	r2, #0
 800a28c:	2100      	movs	r1, #0
 800a28e:	2014      	movs	r0, #20
 800a290:	f7f8 f9fd 	bl	800268e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a294:	2014      	movs	r0, #20
 800a296:	f7f8 fa16 	bl	80026c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a29a:	bf00      	nop
 800a29c:	3710      	adds	r7, #16
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	40005c00 	.word	0x40005c00
 800a2a8:	40021000 	.word	0x40021000

0800a2ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	4610      	mov	r0, r2
 800a2c4:	f7fe fdf6 	bl	8008eb4 <USBD_LL_SetupStage>
}
 800a2c8:	bf00      	nop
 800a2ca:	3708      	adds	r7, #8
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}

0800a2d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b082      	sub	sp, #8
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	460b      	mov	r3, r1
 800a2da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a2e2:	78fa      	ldrb	r2, [r7, #3]
 800a2e4:	6879      	ldr	r1, [r7, #4]
 800a2e6:	4613      	mov	r3, r2
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	4413      	add	r3, r2
 800a2ec:	00db      	lsls	r3, r3, #3
 800a2ee:	440b      	add	r3, r1
 800a2f0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a2f4:	681a      	ldr	r2, [r3, #0]
 800a2f6:	78fb      	ldrb	r3, [r7, #3]
 800a2f8:	4619      	mov	r1, r3
 800a2fa:	f7fe fe28 	bl	8008f4e <USBD_LL_DataOutStage>
}
 800a2fe:	bf00      	nop
 800a300:	3708      	adds	r7, #8
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}

0800a306 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b082      	sub	sp, #8
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
 800a30e:	460b      	mov	r3, r1
 800a310:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a318:	78fa      	ldrb	r2, [r7, #3]
 800a31a:	6879      	ldr	r1, [r7, #4]
 800a31c:	4613      	mov	r3, r2
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	4413      	add	r3, r2
 800a322:	00db      	lsls	r3, r3, #3
 800a324:	440b      	add	r3, r1
 800a326:	3324      	adds	r3, #36	@ 0x24
 800a328:	681a      	ldr	r2, [r3, #0]
 800a32a:	78fb      	ldrb	r3, [r7, #3]
 800a32c:	4619      	mov	r1, r3
 800a32e:	f7fe fe7f 	bl	8009030 <USBD_LL_DataInStage>
}
 800a332:	bf00      	nop
 800a334:	3708      	adds	r7, #8
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}

0800a33a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a33a:	b580      	push	{r7, lr}
 800a33c:	b082      	sub	sp, #8
 800a33e:	af00      	add	r7, sp, #0
 800a340:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a348:	4618      	mov	r0, r3
 800a34a:	f7fe ff8f 	bl	800926c <USBD_LL_SOF>
}
 800a34e:	bf00      	nop
 800a350:	3708      	adds	r7, #8
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b084      	sub	sp, #16
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a35e:	2301      	movs	r3, #1
 800a360:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	799b      	ldrb	r3, [r3, #6]
 800a366:	2b02      	cmp	r3, #2
 800a368:	d001      	beq.n	800a36e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a36a:	f7f7 fa4f 	bl	800180c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a374:	7bfa      	ldrb	r2, [r7, #15]
 800a376:	4611      	mov	r1, r2
 800a378:	4618      	mov	r0, r3
 800a37a:	f7fe ff3f 	bl	80091fc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a384:	4618      	mov	r0, r3
 800a386:	f7fe fef8 	bl	800917a <USBD_LL_Reset>
}
 800a38a:	bf00      	nop
 800a38c:	3710      	adds	r7, #16
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}
	...

0800a394 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b082      	sub	sp, #8
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f7fe ff39 	bl	800921a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	7a9b      	ldrb	r3, [r3, #10]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d005      	beq.n	800a3bc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a3b0:	4b04      	ldr	r3, [pc, #16]	@ (800a3c4 <HAL_PCD_SuspendCallback+0x30>)
 800a3b2:	691b      	ldr	r3, [r3, #16]
 800a3b4:	4a03      	ldr	r2, [pc, #12]	@ (800a3c4 <HAL_PCD_SuspendCallback+0x30>)
 800a3b6:	f043 0306 	orr.w	r3, r3, #6
 800a3ba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a3bc:	bf00      	nop
 800a3be:	3708      	adds	r7, #8
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}
 800a3c4:	e000ed00 	.word	0xe000ed00

0800a3c8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	f7fe ff33 	bl	8009242 <USBD_LL_Resume>
}
 800a3dc:	bf00      	nop
 800a3de:	3708      	adds	r7, #8
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b082      	sub	sp, #8
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a3ec:	4a28      	ldr	r2, [pc, #160]	@ (800a490 <USBD_LL_Init+0xac>)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	4a26      	ldr	r2, [pc, #152]	@ (800a490 <USBD_LL_Init+0xac>)
 800a3f8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a3fc:	4b24      	ldr	r3, [pc, #144]	@ (800a490 <USBD_LL_Init+0xac>)
 800a3fe:	4a25      	ldr	r2, [pc, #148]	@ (800a494 <USBD_LL_Init+0xb0>)
 800a400:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a402:	4b23      	ldr	r3, [pc, #140]	@ (800a490 <USBD_LL_Init+0xac>)
 800a404:	2208      	movs	r2, #8
 800a406:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a408:	4b21      	ldr	r3, [pc, #132]	@ (800a490 <USBD_LL_Init+0xac>)
 800a40a:	2202      	movs	r2, #2
 800a40c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a40e:	4b20      	ldr	r3, [pc, #128]	@ (800a490 <USBD_LL_Init+0xac>)
 800a410:	2200      	movs	r2, #0
 800a412:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a414:	4b1e      	ldr	r3, [pc, #120]	@ (800a490 <USBD_LL_Init+0xac>)
 800a416:	2200      	movs	r2, #0
 800a418:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a41a:	4b1d      	ldr	r3, [pc, #116]	@ (800a490 <USBD_LL_Init+0xac>)
 800a41c:	2200      	movs	r2, #0
 800a41e:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a420:	481b      	ldr	r0, [pc, #108]	@ (800a490 <USBD_LL_Init+0xac>)
 800a422:	f7f8 fb20 	bl	8002a66 <HAL_PCD_Init>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d001      	beq.n	800a430 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a42c:	f7f7 f9ee 	bl	800180c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a436:	2318      	movs	r3, #24
 800a438:	2200      	movs	r2, #0
 800a43a:	2100      	movs	r1, #0
 800a43c:	f7fa f831 	bl	80044a2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a446:	2358      	movs	r3, #88	@ 0x58
 800a448:	2200      	movs	r2, #0
 800a44a:	2180      	movs	r1, #128	@ 0x80
 800a44c:	f7fa f829 	bl	80044a2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a456:	23c0      	movs	r3, #192	@ 0xc0
 800a458:	2200      	movs	r2, #0
 800a45a:	2181      	movs	r1, #129	@ 0x81
 800a45c:	f7fa f821 	bl	80044a2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a466:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800a46a:	2200      	movs	r2, #0
 800a46c:	2101      	movs	r1, #1
 800a46e:	f7fa f818 	bl	80044a2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a478:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a47c:	2200      	movs	r2, #0
 800a47e:	2182      	movs	r1, #130	@ 0x82
 800a480:	f7fa f80f 	bl	80044a2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3708      	adds	r7, #8
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	2000101c 	.word	0x2000101c
 800a494:	40005c00 	.word	0x40005c00

0800a498 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b084      	sub	sp, #16
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f7f8 fbcf 	bl	8002c52 <HAL_PCD_Start>
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4b8:	7bfb      	ldrb	r3, [r7, #15]
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	f000 f94e 	bl	800a75c <USBD_Get_USB_Status>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3710      	adds	r7, #16
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}

0800a4ce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a4ce:	b580      	push	{r7, lr}
 800a4d0:	b084      	sub	sp, #16
 800a4d2:	af00      	add	r7, sp, #0
 800a4d4:	6078      	str	r0, [r7, #4]
 800a4d6:	4608      	mov	r0, r1
 800a4d8:	4611      	mov	r1, r2
 800a4da:	461a      	mov	r2, r3
 800a4dc:	4603      	mov	r3, r0
 800a4de:	70fb      	strb	r3, [r7, #3]
 800a4e0:	460b      	mov	r3, r1
 800a4e2:	70bb      	strb	r3, [r7, #2]
 800a4e4:	4613      	mov	r3, r2
 800a4e6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a4f6:	78bb      	ldrb	r3, [r7, #2]
 800a4f8:	883a      	ldrh	r2, [r7, #0]
 800a4fa:	78f9      	ldrb	r1, [r7, #3]
 800a4fc:	f7f8 fd23 	bl	8002f46 <HAL_PCD_EP_Open>
 800a500:	4603      	mov	r3, r0
 800a502:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a504:	7bfb      	ldrb	r3, [r7, #15]
 800a506:	4618      	mov	r0, r3
 800a508:	f000 f928 	bl	800a75c <USBD_Get_USB_Status>
 800a50c:	4603      	mov	r3, r0
 800a50e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a510:	7bbb      	ldrb	r3, [r7, #14]
}
 800a512:	4618      	mov	r0, r3
 800a514:	3710      	adds	r7, #16
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}

0800a51a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a51a:	b580      	push	{r7, lr}
 800a51c:	b084      	sub	sp, #16
 800a51e:	af00      	add	r7, sp, #0
 800a520:	6078      	str	r0, [r7, #4]
 800a522:	460b      	mov	r3, r1
 800a524:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a526:	2300      	movs	r3, #0
 800a528:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a52a:	2300      	movs	r3, #0
 800a52c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a534:	78fa      	ldrb	r2, [r7, #3]
 800a536:	4611      	mov	r1, r2
 800a538:	4618      	mov	r0, r3
 800a53a:	f7f8 fd61 	bl	8003000 <HAL_PCD_EP_Close>
 800a53e:	4603      	mov	r3, r0
 800a540:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a542:	7bfb      	ldrb	r3, [r7, #15]
 800a544:	4618      	mov	r0, r3
 800a546:	f000 f909 	bl	800a75c <USBD_Get_USB_Status>
 800a54a:	4603      	mov	r3, r0
 800a54c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a54e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a550:	4618      	mov	r0, r3
 800a552:	3710      	adds	r7, #16
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}

0800a558 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	460b      	mov	r3, r1
 800a562:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a564:	2300      	movs	r3, #0
 800a566:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a568:	2300      	movs	r3, #0
 800a56a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a572:	78fa      	ldrb	r2, [r7, #3]
 800a574:	4611      	mov	r1, r2
 800a576:	4618      	mov	r0, r3
 800a578:	f7f8 fe09 	bl	800318e <HAL_PCD_EP_SetStall>
 800a57c:	4603      	mov	r3, r0
 800a57e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a580:	7bfb      	ldrb	r3, [r7, #15]
 800a582:	4618      	mov	r0, r3
 800a584:	f000 f8ea 	bl	800a75c <USBD_Get_USB_Status>
 800a588:	4603      	mov	r3, r0
 800a58a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a58c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3710      	adds	r7, #16
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}

0800a596 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a596:	b580      	push	{r7, lr}
 800a598:	b084      	sub	sp, #16
 800a59a:	af00      	add	r7, sp, #0
 800a59c:	6078      	str	r0, [r7, #4]
 800a59e:	460b      	mov	r3, r1
 800a5a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a5b0:	78fa      	ldrb	r2, [r7, #3]
 800a5b2:	4611      	mov	r1, r2
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f7f8 fe4a 	bl	800324e <HAL_PCD_EP_ClrStall>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5be:	7bfb      	ldrb	r3, [r7, #15]
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f000 f8cb 	bl	800a75c <USBD_Get_USB_Status>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3710      	adds	r7, #16
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b085      	sub	sp, #20
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	460b      	mov	r3, r1
 800a5de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a5e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a5e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	da0b      	bge.n	800a608 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a5f0:	78fb      	ldrb	r3, [r7, #3]
 800a5f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a5f6:	68f9      	ldr	r1, [r7, #12]
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	009b      	lsls	r3, r3, #2
 800a5fc:	4413      	add	r3, r2
 800a5fe:	00db      	lsls	r3, r3, #3
 800a600:	440b      	add	r3, r1
 800a602:	3312      	adds	r3, #18
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	e00b      	b.n	800a620 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a608:	78fb      	ldrb	r3, [r7, #3]
 800a60a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a60e:	68f9      	ldr	r1, [r7, #12]
 800a610:	4613      	mov	r3, r2
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	4413      	add	r3, r2
 800a616:	00db      	lsls	r3, r3, #3
 800a618:	440b      	add	r3, r1
 800a61a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a61e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a620:	4618      	mov	r0, r3
 800a622:	3714      	adds	r7, #20
 800a624:	46bd      	mov	sp, r7
 800a626:	bc80      	pop	{r7}
 800a628:	4770      	bx	lr

0800a62a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a62a:	b580      	push	{r7, lr}
 800a62c:	b084      	sub	sp, #16
 800a62e:	af00      	add	r7, sp, #0
 800a630:	6078      	str	r0, [r7, #4]
 800a632:	460b      	mov	r3, r1
 800a634:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a636:	2300      	movs	r3, #0
 800a638:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a63a:	2300      	movs	r3, #0
 800a63c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a644:	78fa      	ldrb	r2, [r7, #3]
 800a646:	4611      	mov	r1, r2
 800a648:	4618      	mov	r0, r3
 800a64a:	f7f8 fc58 	bl	8002efe <HAL_PCD_SetAddress>
 800a64e:	4603      	mov	r3, r0
 800a650:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a652:	7bfb      	ldrb	r3, [r7, #15]
 800a654:	4618      	mov	r0, r3
 800a656:	f000 f881 	bl	800a75c <USBD_Get_USB_Status>
 800a65a:	4603      	mov	r3, r0
 800a65c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a65e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a660:	4618      	mov	r0, r3
 800a662:	3710      	adds	r7, #16
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}

0800a668 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b086      	sub	sp, #24
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	60f8      	str	r0, [r7, #12]
 800a670:	607a      	str	r2, [r7, #4]
 800a672:	461a      	mov	r2, r3
 800a674:	460b      	mov	r3, r1
 800a676:	72fb      	strb	r3, [r7, #11]
 800a678:	4613      	mov	r3, r2
 800a67a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a67c:	2300      	movs	r3, #0
 800a67e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a680:	2300      	movs	r3, #0
 800a682:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a68a:	893b      	ldrh	r3, [r7, #8]
 800a68c:	7af9      	ldrb	r1, [r7, #11]
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	f7f8 fd46 	bl	8003120 <HAL_PCD_EP_Transmit>
 800a694:	4603      	mov	r3, r0
 800a696:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a698:	7dfb      	ldrb	r3, [r7, #23]
 800a69a:	4618      	mov	r0, r3
 800a69c:	f000 f85e 	bl	800a75c <USBD_Get_USB_Status>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a6a4:	7dbb      	ldrb	r3, [r7, #22]
}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	3718      	adds	r7, #24
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bd80      	pop	{r7, pc}

0800a6ae <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a6ae:	b580      	push	{r7, lr}
 800a6b0:	b086      	sub	sp, #24
 800a6b2:	af00      	add	r7, sp, #0
 800a6b4:	60f8      	str	r0, [r7, #12]
 800a6b6:	607a      	str	r2, [r7, #4]
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	460b      	mov	r3, r1
 800a6bc:	72fb      	strb	r3, [r7, #11]
 800a6be:	4613      	mov	r3, r2
 800a6c0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a6d0:	893b      	ldrh	r3, [r7, #8]
 800a6d2:	7af9      	ldrb	r1, [r7, #11]
 800a6d4:	687a      	ldr	r2, [r7, #4]
 800a6d6:	f7f8 fcdb 	bl	8003090 <HAL_PCD_EP_Receive>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6de:	7dfb      	ldrb	r3, [r7, #23]
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f000 f83b 	bl	800a75c <USBD_Get_USB_Status>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a6ea:	7dbb      	ldrb	r3, [r7, #22]
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3718      	adds	r7, #24
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}

0800a6f4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b082      	sub	sp, #8
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	460b      	mov	r3, r1
 800a6fe:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a706:	78fa      	ldrb	r2, [r7, #3]
 800a708:	4611      	mov	r1, r2
 800a70a:	4618      	mov	r0, r3
 800a70c:	f7f8 fcf1 	bl	80030f2 <HAL_PCD_EP_GetRxCount>
 800a710:	4603      	mov	r3, r0
}
 800a712:	4618      	mov	r0, r3
 800a714:	3708      	adds	r7, #8
 800a716:	46bd      	mov	sp, r7
 800a718:	bd80      	pop	{r7, pc}
	...

0800a71c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b083      	sub	sp, #12
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a724:	4b02      	ldr	r3, [pc, #8]	@ (800a730 <USBD_static_malloc+0x14>)
}
 800a726:	4618      	mov	r0, r3
 800a728:	370c      	adds	r7, #12
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bc80      	pop	{r7}
 800a72e:	4770      	bx	lr
 800a730:	200012f4 	.word	0x200012f4

0800a734 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a734:	b480      	push	{r7}
 800a736:	b083      	sub	sp, #12
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]

}
 800a73c:	bf00      	nop
 800a73e:	370c      	adds	r7, #12
 800a740:	46bd      	mov	sp, r7
 800a742:	bc80      	pop	{r7}
 800a744:	4770      	bx	lr

0800a746 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a746:	b480      	push	{r7}
 800a748:	b083      	sub	sp, #12
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	6078      	str	r0, [r7, #4]
 800a74e:	460b      	mov	r3, r1
 800a750:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a752:	bf00      	nop
 800a754:	370c      	adds	r7, #12
 800a756:	46bd      	mov	sp, r7
 800a758:	bc80      	pop	{r7}
 800a75a:	4770      	bx	lr

0800a75c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b085      	sub	sp, #20
 800a760:	af00      	add	r7, sp, #0
 800a762:	4603      	mov	r3, r0
 800a764:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a766:	2300      	movs	r3, #0
 800a768:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a76a:	79fb      	ldrb	r3, [r7, #7]
 800a76c:	2b03      	cmp	r3, #3
 800a76e:	d817      	bhi.n	800a7a0 <USBD_Get_USB_Status+0x44>
 800a770:	a201      	add	r2, pc, #4	@ (adr r2, 800a778 <USBD_Get_USB_Status+0x1c>)
 800a772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a776:	bf00      	nop
 800a778:	0800a789 	.word	0x0800a789
 800a77c:	0800a78f 	.word	0x0800a78f
 800a780:	0800a795 	.word	0x0800a795
 800a784:	0800a79b 	.word	0x0800a79b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a788:	2300      	movs	r3, #0
 800a78a:	73fb      	strb	r3, [r7, #15]
    break;
 800a78c:	e00b      	b.n	800a7a6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a78e:	2302      	movs	r3, #2
 800a790:	73fb      	strb	r3, [r7, #15]
    break;
 800a792:	e008      	b.n	800a7a6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a794:	2301      	movs	r3, #1
 800a796:	73fb      	strb	r3, [r7, #15]
    break;
 800a798:	e005      	b.n	800a7a6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a79a:	2302      	movs	r3, #2
 800a79c:	73fb      	strb	r3, [r7, #15]
    break;
 800a79e:	e002      	b.n	800a7a6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a7a0:	2302      	movs	r3, #2
 800a7a2:	73fb      	strb	r3, [r7, #15]
    break;
 800a7a4:	bf00      	nop
  }
  return usb_status;
 800a7a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	3714      	adds	r7, #20
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bc80      	pop	{r7}
 800a7b0:	4770      	bx	lr
 800a7b2:	bf00      	nop

0800a7b4 <memset>:
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	4402      	add	r2, r0
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	d100      	bne.n	800a7be <memset+0xa>
 800a7bc:	4770      	bx	lr
 800a7be:	f803 1b01 	strb.w	r1, [r3], #1
 800a7c2:	e7f9      	b.n	800a7b8 <memset+0x4>

0800a7c4 <__libc_init_array>:
 800a7c4:	b570      	push	{r4, r5, r6, lr}
 800a7c6:	2600      	movs	r6, #0
 800a7c8:	4d0c      	ldr	r5, [pc, #48]	@ (800a7fc <__libc_init_array+0x38>)
 800a7ca:	4c0d      	ldr	r4, [pc, #52]	@ (800a800 <__libc_init_array+0x3c>)
 800a7cc:	1b64      	subs	r4, r4, r5
 800a7ce:	10a4      	asrs	r4, r4, #2
 800a7d0:	42a6      	cmp	r6, r4
 800a7d2:	d109      	bne.n	800a7e8 <__libc_init_array+0x24>
 800a7d4:	f000 f81a 	bl	800a80c <_init>
 800a7d8:	2600      	movs	r6, #0
 800a7da:	4d0a      	ldr	r5, [pc, #40]	@ (800a804 <__libc_init_array+0x40>)
 800a7dc:	4c0a      	ldr	r4, [pc, #40]	@ (800a808 <__libc_init_array+0x44>)
 800a7de:	1b64      	subs	r4, r4, r5
 800a7e0:	10a4      	asrs	r4, r4, #2
 800a7e2:	42a6      	cmp	r6, r4
 800a7e4:	d105      	bne.n	800a7f2 <__libc_init_array+0x2e>
 800a7e6:	bd70      	pop	{r4, r5, r6, pc}
 800a7e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7ec:	4798      	blx	r3
 800a7ee:	3601      	adds	r6, #1
 800a7f0:	e7ee      	b.n	800a7d0 <__libc_init_array+0xc>
 800a7f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7f6:	4798      	blx	r3
 800a7f8:	3601      	adds	r6, #1
 800a7fa:	e7f2      	b.n	800a7e2 <__libc_init_array+0x1e>
 800a7fc:	0800a89c 	.word	0x0800a89c
 800a800:	0800a89c 	.word	0x0800a89c
 800a804:	0800a89c 	.word	0x0800a89c
 800a808:	0800a8a0 	.word	0x0800a8a0

0800a80c <_init>:
 800a80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80e:	bf00      	nop
 800a810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a812:	bc08      	pop	{r3}
 800a814:	469e      	mov	lr, r3
 800a816:	4770      	bx	lr

0800a818 <_fini>:
 800a818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a81a:	bf00      	nop
 800a81c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a81e:	bc08      	pop	{r3}
 800a820:	469e      	mov	lr, r3
 800a822:	4770      	bx	lr
