source /eda/scripts/init_questa_core_prime
cd sim 
vlib work 
vsim -do ./sim.do
