|NoC
clk => router:router_5.clk
clk => router:router_6.clk
reset => router:router_5.reset
reset => router:router_6.reset
input_5_local[0] => router:router_5.input_local[0]
input_5_local[1] => router:router_5.input_local[1]
input_5_local[2] => router:router_5.input_local[2]
input_5_local[3] => router:router_5.input_local[3]
input_5_local[4] => router:router_5.input_local[4]
input_5_local[5] => router:router_5.input_local[5]
input_5_local[6] => router:router_5.input_local[6]
input_5_local[7] => router:router_5.input_local[7]
input_5_local[8] => router:router_5.input_local[8]
input_5_local[9] => router:router_5.input_local[9]
input_5_local[10] => router:router_5.input_local[10]
input_5_local[11] => router:router_5.input_local[11]
input_5_north[0] => router:router_5.input_north[0]
input_5_north[1] => router:router_5.input_north[1]
input_5_north[2] => router:router_5.input_north[2]
input_5_north[3] => router:router_5.input_north[3]
input_5_north[4] => router:router_5.input_north[4]
input_5_north[5] => router:router_5.input_north[5]
input_5_north[6] => router:router_5.input_north[6]
input_5_north[7] => router:router_5.input_north[7]
input_5_north[8] => router:router_5.input_north[8]
input_5_north[9] => router:router_5.input_north[9]
input_5_north[10] => router:router_5.input_north[10]
input_5_north[11] => router:router_5.input_north[11]
input_5_south[0] => router:router_5.input_south[0]
input_5_south[1] => router:router_5.input_south[1]
input_5_south[2] => router:router_5.input_south[2]
input_5_south[3] => router:router_5.input_south[3]
input_5_south[4] => router:router_5.input_south[4]
input_5_south[5] => router:router_5.input_south[5]
input_5_south[6] => router:router_5.input_south[6]
input_5_south[7] => router:router_5.input_south[7]
input_5_south[8] => router:router_5.input_south[8]
input_5_south[9] => router:router_5.input_south[9]
input_5_south[10] => router:router_5.input_south[10]
input_5_south[11] => router:router_5.input_south[11]
input_5_west[0] => router:router_5.input_west[0]
input_5_west[1] => router:router_5.input_west[1]
input_5_west[2] => router:router_5.input_west[2]
input_5_west[3] => router:router_5.input_west[3]
input_5_west[4] => router:router_5.input_west[4]
input_5_west[5] => router:router_5.input_west[5]
input_5_west[6] => router:router_5.input_west[6]
input_5_west[7] => router:router_5.input_west[7]
input_5_west[8] => router:router_5.input_west[8]
input_5_west[9] => router:router_5.input_west[9]
input_5_west[10] => router:router_5.input_west[10]
input_5_west[11] => router:router_5.input_west[11]
input_6_local[0] => router:router_6.input_local[0]
input_6_local[1] => router:router_6.input_local[1]
input_6_local[2] => router:router_6.input_local[2]
input_6_local[3] => router:router_6.input_local[3]
input_6_local[4] => router:router_6.input_local[4]
input_6_local[5] => router:router_6.input_local[5]
input_6_local[6] => router:router_6.input_local[6]
input_6_local[7] => router:router_6.input_local[7]
input_6_local[8] => router:router_6.input_local[8]
input_6_local[9] => router:router_6.input_local[9]
input_6_local[10] => router:router_6.input_local[10]
input_6_local[11] => router:router_6.input_local[11]
input_6_north[0] => router:router_6.input_north[0]
input_6_north[1] => router:router_6.input_north[1]
input_6_north[2] => router:router_6.input_north[2]
input_6_north[3] => router:router_6.input_north[3]
input_6_north[4] => router:router_6.input_north[4]
input_6_north[5] => router:router_6.input_north[5]
input_6_north[6] => router:router_6.input_north[6]
input_6_north[7] => router:router_6.input_north[7]
input_6_north[8] => router:router_6.input_north[8]
input_6_north[9] => router:router_6.input_north[9]
input_6_north[10] => router:router_6.input_north[10]
input_6_north[11] => router:router_6.input_north[11]
input_6_south[0] => router:router_6.input_south[0]
input_6_south[1] => router:router_6.input_south[1]
input_6_south[2] => router:router_6.input_south[2]
input_6_south[3] => router:router_6.input_south[3]
input_6_south[4] => router:router_6.input_south[4]
input_6_south[5] => router:router_6.input_south[5]
input_6_south[6] => router:router_6.input_south[6]
input_6_south[7] => router:router_6.input_south[7]
input_6_south[8] => router:router_6.input_south[8]
input_6_south[9] => router:router_6.input_south[9]
input_6_south[10] => router:router_6.input_south[10]
input_6_south[11] => router:router_6.input_south[11]
input_6_east[0] => router:router_6.input_east[0]
input_6_east[1] => router:router_6.input_east[1]
input_6_east[2] => router:router_6.input_east[2]
input_6_east[3] => router:router_6.input_east[3]
input_6_east[4] => router:router_6.input_east[4]
input_6_east[5] => router:router_6.input_east[5]
input_6_east[6] => router:router_6.input_east[6]
input_6_east[7] => router:router_6.input_east[7]
input_6_east[8] => router:router_6.input_east[8]
input_6_east[9] => router:router_6.input_east[9]
input_6_east[10] => router:router_6.input_east[10]
input_6_east[11] => router:router_6.input_east[11]
we_5_local => router:router_5.we_local
we_5_north => router:router_5.we_north
we_5_south => router:router_5.we_south
we_5_west => router:router_5.we_west
we_6_local => router:router_6.we_local
we_6_north => router:router_6.we_north
we_6_south => router:router_6.we_south
we_6_east => router:router_6.we_east
cin_5_local => router:router_5.cin_local
cin_5_north => router:router_5.cin_north
cin_5_south => router:router_5.cin_south
cin_5_west => router:router_5.cin_west
cin_6_local => router:router_6.cin_local
cin_6_local => router:router_6.cin_north
cin_6_local => router:router_6.cin_south
cin_6_local => router:router_6.cin_east
cin_6_north => ~NO_FANOUT~
cin_6_south => ~NO_FANOUT~
cin_6_east => ~NO_FANOUT~
cout_5_local << router:router_5.cout_local
cout_5_north << router:router_5.cout_north
cout_5_south << router:router_5.cout_south
cout_5_west << router:router_5.cout_west
cout_6_local << router:router_6.cout_local
cout_6_north << router:router_6.cout_north
cout_6_south << router:router_6.cout_south
cout_6_east << router:router_6.cout_east


|NoC|router:router_5
clk => fifo_input_buffer:buffer_local.clk
clk => fifo_input_buffer:buffer_north.clk
clk => fifo_input_buffer:buffer_south.clk
clk => fifo_input_buffer:buffer_west.clk
clk => fifo_input_buffer:buffer_east.clk
clk => arbiter:arbiter_unit.clk
reset => fifo_input_buffer:buffer_local.reset
reset => fifo_input_buffer:buffer_north.reset
reset => fifo_input_buffer:buffer_south.reset
reset => fifo_input_buffer:buffer_west.reset
reset => fifo_input_buffer:buffer_east.reset
reset => arbiter:arbiter_unit.reset
current[0] => routing:routig_unit.current[0]
current[1] => routing:routig_unit.current[1]
current[2] => routing:routig_unit.current[2]
current[3] => routing:routig_unit.current[3]
current[4] => routing:routig_unit.current[4]
current[5] => routing:routig_unit.current[5]
current[6] => routing:routig_unit.current[6]
current[7] => routing:routig_unit.current[7]
current[8] => routing:routig_unit.current[8]
current[9] => routing:routig_unit.current[9]
current[10] => routing:routig_unit.current[10]
current[11] => routing:routig_unit.current[11]
current[12] => routing:routig_unit.current[12]
current[13] => routing:routig_unit.current[13]
current[14] => routing:routig_unit.current[14]
current[15] => routing:routig_unit.current[15]
current[16] => routing:routig_unit.current[16]
current[17] => routing:routig_unit.current[17]
current[18] => routing:routig_unit.current[18]
current[19] => routing:routig_unit.current[19]
current[20] => routing:routig_unit.current[20]
current[21] => routing:routig_unit.current[21]
current[22] => routing:routig_unit.current[22]
current[23] => routing:routig_unit.current[23]
current[24] => routing:routig_unit.current[24]
current[25] => routing:routig_unit.current[25]
current[26] => routing:routig_unit.current[26]
current[27] => routing:routig_unit.current[27]
current[28] => routing:routig_unit.current[28]
current[29] => routing:routig_unit.current[29]
current[30] => routing:routig_unit.current[30]
current[31] => routing:routig_unit.current[31]
input_local[0] => fifo_input_buffer:buffer_local.w_data[0]
input_local[0] => arbiter:arbiter_unit.req_in_local[0]
input_local[1] => fifo_input_buffer:buffer_local.w_data[1]
input_local[1] => arbiter:arbiter_unit.req_in_local[1]
input_local[2] => fifo_input_buffer:buffer_local.w_data[2]
input_local[2] => arbiter:arbiter_unit.req_in_local[2]
input_local[3] => fifo_input_buffer:buffer_local.w_data[3]
input_local[3] => arbiter:arbiter_unit.req_in_local[3]
input_local[4] => fifo_input_buffer:buffer_local.w_data[4]
input_local[4] => arbiter:arbiter_unit.req_in_local[4]
input_local[5] => fifo_input_buffer:buffer_local.w_data[5]
input_local[6] => fifo_input_buffer:buffer_local.w_data[6]
input_local[7] => fifo_input_buffer:buffer_local.w_data[7]
input_local[8] => fifo_input_buffer:buffer_local.w_data[8]
input_local[9] => fifo_input_buffer:buffer_local.w_data[9]
input_local[10] => fifo_input_buffer:buffer_local.w_data[10]
input_local[11] => fifo_input_buffer:buffer_local.w_data[11]
input_north[0] => fifo_input_buffer:buffer_north.w_data[0]
input_north[0] => arbiter:arbiter_unit.req_in_north[0]
input_north[1] => fifo_input_buffer:buffer_north.w_data[1]
input_north[1] => arbiter:arbiter_unit.req_in_north[1]
input_north[2] => fifo_input_buffer:buffer_north.w_data[2]
input_north[2] => arbiter:arbiter_unit.req_in_north[2]
input_north[3] => fifo_input_buffer:buffer_north.w_data[3]
input_north[3] => arbiter:arbiter_unit.req_in_north[3]
input_north[4] => fifo_input_buffer:buffer_north.w_data[4]
input_north[4] => arbiter:arbiter_unit.req_in_north[4]
input_north[5] => fifo_input_buffer:buffer_north.w_data[5]
input_north[6] => fifo_input_buffer:buffer_north.w_data[6]
input_north[7] => fifo_input_buffer:buffer_north.w_data[7]
input_north[8] => fifo_input_buffer:buffer_north.w_data[8]
input_north[9] => fifo_input_buffer:buffer_north.w_data[9]
input_north[10] => fifo_input_buffer:buffer_north.w_data[10]
input_north[11] => fifo_input_buffer:buffer_north.w_data[11]
input_south[0] => fifo_input_buffer:buffer_south.w_data[0]
input_south[0] => arbiter:arbiter_unit.req_in_south[0]
input_south[1] => fifo_input_buffer:buffer_south.w_data[1]
input_south[1] => arbiter:arbiter_unit.req_in_south[1]
input_south[2] => fifo_input_buffer:buffer_south.w_data[2]
input_south[2] => arbiter:arbiter_unit.req_in_south[2]
input_south[3] => fifo_input_buffer:buffer_south.w_data[3]
input_south[3] => arbiter:arbiter_unit.req_in_south[3]
input_south[4] => fifo_input_buffer:buffer_south.w_data[4]
input_south[4] => arbiter:arbiter_unit.req_in_south[4]
input_south[5] => fifo_input_buffer:buffer_south.w_data[5]
input_south[6] => fifo_input_buffer:buffer_south.w_data[6]
input_south[7] => fifo_input_buffer:buffer_south.w_data[7]
input_south[8] => fifo_input_buffer:buffer_south.w_data[8]
input_south[9] => fifo_input_buffer:buffer_south.w_data[9]
input_south[10] => fifo_input_buffer:buffer_south.w_data[10]
input_south[11] => fifo_input_buffer:buffer_south.w_data[11]
input_west[0] => fifo_input_buffer:buffer_west.w_data[0]
input_west[0] => arbiter:arbiter_unit.req_in_west[0]
input_west[1] => fifo_input_buffer:buffer_west.w_data[1]
input_west[1] => arbiter:arbiter_unit.req_in_west[1]
input_west[2] => fifo_input_buffer:buffer_west.w_data[2]
input_west[2] => arbiter:arbiter_unit.req_in_west[2]
input_west[3] => fifo_input_buffer:buffer_west.w_data[3]
input_west[3] => arbiter:arbiter_unit.req_in_west[3]
input_west[4] => fifo_input_buffer:buffer_west.w_data[4]
input_west[4] => arbiter:arbiter_unit.req_in_west[4]
input_west[5] => fifo_input_buffer:buffer_west.w_data[5]
input_west[6] => fifo_input_buffer:buffer_west.w_data[6]
input_west[7] => fifo_input_buffer:buffer_west.w_data[7]
input_west[8] => fifo_input_buffer:buffer_west.w_data[8]
input_west[9] => fifo_input_buffer:buffer_west.w_data[9]
input_west[10] => fifo_input_buffer:buffer_west.w_data[10]
input_west[11] => fifo_input_buffer:buffer_west.w_data[11]
input_east[0] => fifo_input_buffer:buffer_east.w_data[0]
input_east[0] => arbiter:arbiter_unit.req_in_east[0]
input_east[1] => fifo_input_buffer:buffer_east.w_data[1]
input_east[1] => arbiter:arbiter_unit.req_in_east[1]
input_east[2] => fifo_input_buffer:buffer_east.w_data[2]
input_east[2] => arbiter:arbiter_unit.req_in_east[2]
input_east[3] => fifo_input_buffer:buffer_east.w_data[3]
input_east[3] => arbiter:arbiter_unit.req_in_east[3]
input_east[4] => fifo_input_buffer:buffer_east.w_data[4]
input_east[4] => arbiter:arbiter_unit.req_in_east[4]
input_east[5] => fifo_input_buffer:buffer_east.w_data[5]
input_east[6] => fifo_input_buffer:buffer_east.w_data[6]
input_east[7] => fifo_input_buffer:buffer_east.w_data[7]
input_east[8] => fifo_input_buffer:buffer_east.w_data[8]
input_east[9] => fifo_input_buffer:buffer_east.w_data[9]
input_east[10] => fifo_input_buffer:buffer_east.w_data[10]
input_east[11] => fifo_input_buffer:buffer_east.w_data[11]
we_local => fifo_input_buffer:buffer_local.wr
we_north => fifo_input_buffer:buffer_north.wr
we_south => fifo_input_buffer:buffer_south.wr
we_west => fifo_input_buffer:buffer_west.wr
we_east => fifo_input_buffer:buffer_east.wr
cin_local => arbiter:arbiter_unit.credit_in_local
cin_north => arbiter:arbiter_unit.credit_in_north
cin_south => arbiter:arbiter_unit.credit_in_south
cin_west => arbiter:arbiter_unit.credit_in_west
cin_east => arbiter:arbiter_unit.credit_in_east
cout_local <= fifo_input_buffer:buffer_local.full
cout_north <= fifo_input_buffer:buffer_north.full
cout_south <= fifo_input_buffer:buffer_south.full
cout_west <= fifo_input_buffer:buffer_west.full
cout_east <= fifo_input_buffer:buffer_east.full
w_req_l <= arbiter:arbiter_unit.w_req_local
w_req_n <= arbiter:arbiter_unit.w_req_north
w_req_s <= arbiter:arbiter_unit.w_req_south
w_req_w <= arbiter:arbiter_unit.w_req_west
w_req_e <= arbiter:arbiter_unit.w_req_east
data_out_l[0] <= crossbar:crossbar_switch.out_l[0]
data_out_l[1] <= crossbar:crossbar_switch.out_l[1]
data_out_l[2] <= crossbar:crossbar_switch.out_l[2]
data_out_l[3] <= crossbar:crossbar_switch.out_l[3]
data_out_l[4] <= crossbar:crossbar_switch.out_l[4]
data_out_l[5] <= crossbar:crossbar_switch.out_l[5]
data_out_l[6] <= crossbar:crossbar_switch.out_l[6]
data_out_l[7] <= crossbar:crossbar_switch.out_l[7]
data_out_l[8] <= crossbar:crossbar_switch.out_l[8]
data_out_l[9] <= crossbar:crossbar_switch.out_l[9]
data_out_l[10] <= crossbar:crossbar_switch.out_l[10]
data_out_l[11] <= crossbar:crossbar_switch.out_l[11]
data_out_n[0] <= crossbar:crossbar_switch.out_n[0]
data_out_n[1] <= crossbar:crossbar_switch.out_n[1]
data_out_n[2] <= crossbar:crossbar_switch.out_n[2]
data_out_n[3] <= crossbar:crossbar_switch.out_n[3]
data_out_n[4] <= crossbar:crossbar_switch.out_n[4]
data_out_n[5] <= crossbar:crossbar_switch.out_n[5]
data_out_n[6] <= crossbar:crossbar_switch.out_n[6]
data_out_n[7] <= crossbar:crossbar_switch.out_n[7]
data_out_n[8] <= crossbar:crossbar_switch.out_n[8]
data_out_n[9] <= crossbar:crossbar_switch.out_n[9]
data_out_n[10] <= crossbar:crossbar_switch.out_n[10]
data_out_n[11] <= crossbar:crossbar_switch.out_n[11]
data_out_s[0] <= crossbar:crossbar_switch.out_s[0]
data_out_s[1] <= crossbar:crossbar_switch.out_s[1]
data_out_s[2] <= crossbar:crossbar_switch.out_s[2]
data_out_s[3] <= crossbar:crossbar_switch.out_s[3]
data_out_s[4] <= crossbar:crossbar_switch.out_s[4]
data_out_s[5] <= crossbar:crossbar_switch.out_s[5]
data_out_s[6] <= crossbar:crossbar_switch.out_s[6]
data_out_s[7] <= crossbar:crossbar_switch.out_s[7]
data_out_s[8] <= crossbar:crossbar_switch.out_s[8]
data_out_s[9] <= crossbar:crossbar_switch.out_s[9]
data_out_s[10] <= crossbar:crossbar_switch.out_s[10]
data_out_s[11] <= crossbar:crossbar_switch.out_s[11]
data_out_w[0] <= crossbar:crossbar_switch.out_w[0]
data_out_w[1] <= crossbar:crossbar_switch.out_w[1]
data_out_w[2] <= crossbar:crossbar_switch.out_w[2]
data_out_w[3] <= crossbar:crossbar_switch.out_w[3]
data_out_w[4] <= crossbar:crossbar_switch.out_w[4]
data_out_w[5] <= crossbar:crossbar_switch.out_w[5]
data_out_w[6] <= crossbar:crossbar_switch.out_w[6]
data_out_w[7] <= crossbar:crossbar_switch.out_w[7]
data_out_w[8] <= crossbar:crossbar_switch.out_w[8]
data_out_w[9] <= crossbar:crossbar_switch.out_w[9]
data_out_w[10] <= crossbar:crossbar_switch.out_w[10]
data_out_w[11] <= crossbar:crossbar_switch.out_w[11]
data_out_e[0] <= crossbar:crossbar_switch.out_e[0]
data_out_e[1] <= crossbar:crossbar_switch.out_e[1]
data_out_e[2] <= crossbar:crossbar_switch.out_e[2]
data_out_e[3] <= crossbar:crossbar_switch.out_e[3]
data_out_e[4] <= crossbar:crossbar_switch.out_e[4]
data_out_e[5] <= crossbar:crossbar_switch.out_e[5]
data_out_e[6] <= crossbar:crossbar_switch.out_e[6]
data_out_e[7] <= crossbar:crossbar_switch.out_e[7]
data_out_e[8] <= crossbar:crossbar_switch.out_e[8]
data_out_e[9] <= crossbar:crossbar_switch.out_e[9]
data_out_e[10] <= crossbar:crossbar_switch.out_e[10]
data_out_e[11] <= crossbar:crossbar_switch.out_e[11]


|NoC|router:router_5|fifo_input_buffer:buffer_local
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_5|fifo_input_buffer:buffer_local|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|fifo_input_buffer:buffer_local|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|fifo_input_buffer:buffer_north
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_5|fifo_input_buffer:buffer_north|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|fifo_input_buffer:buffer_north|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|fifo_input_buffer:buffer_south
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_5|fifo_input_buffer:buffer_south|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|fifo_input_buffer:buffer_south|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|fifo_input_buffer:buffer_west
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_5|fifo_input_buffer:buffer_west|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|fifo_input_buffer:buffer_west|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|fifo_input_buffer:buffer_east
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_5|fifo_input_buffer:buffer_east|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|fifo_input_buffer:buffer_east|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|arbiter:arbiter_unit
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
req_in_local[0] => routing_ib_local[0].DATAIN
req_in_local[0] => Equal3.IN4
req_in_local[1] => routing_ib_local[1].DATAIN
req_in_local[1] => Equal3.IN3
req_in_local[2] => routing_ib_local[2].DATAIN
req_in_local[2] => Equal3.IN2
req_in_local[3] => routing_ib_local[3].DATAIN
req_in_local[3] => Equal3.IN1
req_in_local[4] => routing_ib_local[4].DATAIN
req_in_local[4] => Equal3.IN0
req_in_north[0] => routing_ib_north[0].DATAIN
req_in_north[0] => Equal8.IN4
req_in_north[1] => routing_ib_north[1].DATAIN
req_in_north[1] => Equal8.IN3
req_in_north[2] => routing_ib_north[2].DATAIN
req_in_north[2] => Equal8.IN2
req_in_north[3] => routing_ib_north[3].DATAIN
req_in_north[3] => Equal8.IN1
req_in_north[4] => routing_ib_north[4].DATAIN
req_in_north[4] => Equal8.IN0
req_in_south[0] => routing_ib_south[0].DATAIN
req_in_south[0] => Equal13.IN4
req_in_south[1] => routing_ib_south[1].DATAIN
req_in_south[1] => Equal13.IN3
req_in_south[2] => routing_ib_south[2].DATAIN
req_in_south[2] => Equal13.IN2
req_in_south[3] => routing_ib_south[3].DATAIN
req_in_south[3] => Equal13.IN1
req_in_south[4] => routing_ib_south[4].DATAIN
req_in_south[4] => Equal13.IN0
req_in_west[0] => routing_ib_west[0].DATAIN
req_in_west[0] => Equal18.IN4
req_in_west[1] => routing_ib_west[1].DATAIN
req_in_west[1] => Equal18.IN3
req_in_west[2] => routing_ib_west[2].DATAIN
req_in_west[2] => Equal18.IN2
req_in_west[3] => routing_ib_west[3].DATAIN
req_in_west[3] => Equal18.IN1
req_in_west[4] => routing_ib_west[4].DATAIN
req_in_west[4] => Equal18.IN0
req_in_east[0] => routing_ib_east[0].DATAIN
req_in_east[0] => Equal23.IN4
req_in_east[1] => routing_ib_east[1].DATAIN
req_in_east[1] => Equal23.IN3
req_in_east[2] => routing_ib_east[2].DATAIN
req_in_east[2] => Equal23.IN2
req_in_east[3] => routing_ib_east[3].DATAIN
req_in_east[3] => Equal23.IN1
req_in_east[4] => routing_ib_east[4].DATAIN
req_in_east[4] => Equal23.IN0
routing_ib_local[0] <= req_in_local[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_local[1] <= req_in_local[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_local[2] <= req_in_local[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_local[3] <= req_in_local[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_local[4] <= req_in_local[4].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[0] <= req_in_north[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[1] <= req_in_north[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[2] <= req_in_north[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[3] <= req_in_north[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[4] <= req_in_north[4].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[0] <= req_in_south[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[1] <= req_in_south[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[2] <= req_in_south[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[3] <= req_in_south[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[4] <= req_in_south[4].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[0] <= req_in_west[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[1] <= req_in_west[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[2] <= req_in_west[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[3] <= req_in_west[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[4] <= req_in_west[4].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[0] <= req_in_east[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[1] <= req_in_east[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[2] <= req_in_east[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[3] <= req_in_east[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[4] <= req_in_east[4].DB_MAX_OUTPUT_PORT_TYPE
dir_local[0] => Equal0.IN2
dir_local[0] => Equal1.IN1
dir_local[0] => Equal2.IN2
dir_local[0] => Equal4.IN1
dir_local[1] => Equal0.IN1
dir_local[1] => Equal1.IN2
dir_local[1] => Equal2.IN1
dir_local[1] => Equal4.IN0
dir_local[2] => Equal0.IN0
dir_local[2] => Equal1.IN0
dir_local[2] => Equal2.IN0
dir_local[2] => Equal4.IN2
dir_north[0] => Equal5.IN2
dir_north[0] => Equal6.IN1
dir_north[0] => Equal7.IN2
dir_north[0] => Equal9.IN1
dir_north[1] => Equal5.IN1
dir_north[1] => Equal6.IN2
dir_north[1] => Equal7.IN1
dir_north[1] => Equal9.IN0
dir_north[2] => Equal5.IN0
dir_north[2] => Equal6.IN0
dir_north[2] => Equal7.IN0
dir_north[2] => Equal9.IN2
dir_south[0] => Equal10.IN2
dir_south[0] => Equal11.IN2
dir_south[0] => Equal12.IN2
dir_south[0] => Equal14.IN1
dir_south[1] => Equal10.IN1
dir_south[1] => Equal11.IN1
dir_south[1] => Equal12.IN1
dir_south[1] => Equal14.IN0
dir_south[2] => Equal10.IN0
dir_south[2] => Equal11.IN0
dir_south[2] => Equal12.IN0
dir_south[2] => Equal14.IN2
dir_west[0] => Equal15.IN2
dir_west[0] => Equal16.IN2
dir_west[0] => Equal17.IN1
dir_west[0] => Equal19.IN1
dir_west[1] => Equal15.IN1
dir_west[1] => Equal16.IN1
dir_west[1] => Equal17.IN2
dir_west[1] => Equal19.IN0
dir_west[2] => Equal15.IN0
dir_west[2] => Equal16.IN0
dir_west[2] => Equal17.IN0
dir_west[2] => Equal19.IN2
dir_east[0] => Equal20.IN2
dir_east[0] => Equal21.IN2
dir_east[0] => Equal22.IN1
dir_east[0] => Equal24.IN2
dir_east[1] => Equal20.IN1
dir_east[1] => Equal21.IN1
dir_east[1] => Equal22.IN2
dir_east[1] => Equal24.IN1
dir_east[2] => Equal20.IN0
dir_east[2] => Equal21.IN0
dir_east[2] => Equal22.IN0
dir_east[2] => Equal24.IN0
g_north <= g_north.DB_MAX_OUTPUT_PORT_TYPE
g_south <= g_south.DB_MAX_OUTPUT_PORT_TYPE
g_west <= g_west.DB_MAX_OUTPUT_PORT_TYPE
g_east <= g_east.DB_MAX_OUTPUT_PORT_TYPE
g_local <= g_local.DB_MAX_OUTPUT_PORT_TYPE
credit_in_local => process_1.IN1
credit_in_local => process_1.IN1
credit_in_local => process_1.IN1
credit_in_local => process_1.IN1
credit_in_north => process_1.IN1
credit_in_north => process_1.IN1
credit_in_north => process_1.IN1
credit_in_north => process_1.IN1
credit_in_south => process_1.IN1
credit_in_south => process_1.IN1
credit_in_south => process_1.IN1
credit_in_south => process_1.IN1
credit_in_west => process_1.IN1
credit_in_west => process_1.IN1
credit_in_west => process_1.IN1
credit_in_west => process_1.IN1
credit_in_east => process_1.IN1
credit_in_east => process_1.IN1
credit_in_east => process_1.IN1
credit_in_east => process_1.IN1
w_req_local <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
w_req_north <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
w_req_south <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
w_req_west <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
w_req_east <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s_local[0] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s_local[1] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s_local[2] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s_north[0] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s_north[1] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s_north[2] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s_south[0] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s_south[1] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s_south[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s_west[0] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s_west[1] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s_west[2] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s_east[0] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s_east[1] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s_east[2] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|routing:routig_unit
in_ib_local[0] => LessThan0.IN62
in_ib_local[0] => LessThan1.IN62
in_ib_local[1] => LessThan0.IN61
in_ib_local[1] => LessThan1.IN61
in_ib_local[2] => LessThan2.IN32
in_ib_local[2] => LessThan3.IN32
in_ib_local[3] => LessThan2.IN31
in_ib_local[3] => LessThan3.IN31
in_ib_local[4] => LessThan2.IN30
in_ib_local[4] => LessThan3.IN30
in_ib_north[0] => LessThan4.IN62
in_ib_north[0] => LessThan5.IN62
in_ib_north[1] => LessThan4.IN61
in_ib_north[1] => LessThan5.IN61
in_ib_north[2] => LessThan6.IN32
in_ib_north[2] => LessThan7.IN32
in_ib_north[3] => LessThan6.IN31
in_ib_north[3] => LessThan7.IN31
in_ib_north[4] => LessThan6.IN30
in_ib_north[4] => LessThan7.IN30
in_ib_south[0] => LessThan8.IN62
in_ib_south[0] => LessThan9.IN62
in_ib_south[1] => LessThan8.IN61
in_ib_south[1] => LessThan9.IN61
in_ib_south[2] => LessThan10.IN32
in_ib_south[2] => LessThan11.IN32
in_ib_south[3] => LessThan10.IN31
in_ib_south[3] => LessThan11.IN31
in_ib_south[4] => LessThan10.IN30
in_ib_south[4] => LessThan11.IN30
in_ib_west[0] => LessThan12.IN62
in_ib_west[0] => LessThan13.IN62
in_ib_west[1] => LessThan12.IN61
in_ib_west[1] => LessThan13.IN61
in_ib_west[2] => LessThan14.IN32
in_ib_west[2] => LessThan15.IN32
in_ib_west[3] => LessThan14.IN31
in_ib_west[3] => LessThan15.IN31
in_ib_west[4] => LessThan14.IN30
in_ib_west[4] => LessThan15.IN30
in_ib_east[0] => LessThan16.IN62
in_ib_east[0] => LessThan17.IN62
in_ib_east[1] => LessThan16.IN61
in_ib_east[1] => LessThan17.IN61
in_ib_east[2] => LessThan18.IN32
in_ib_east[2] => LessThan19.IN32
in_ib_east[3] => LessThan18.IN31
in_ib_east[3] => LessThan19.IN31
in_ib_east[4] => LessThan18.IN30
in_ib_east[4] => LessThan19.IN30
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => LessThan4.IN64
current[0] => LessThan5.IN64
current[0] => LessThan8.IN64
current[0] => LessThan9.IN64
current[0] => LessThan12.IN64
current[0] => LessThan13.IN64
current[0] => LessThan16.IN64
current[0] => LessThan17.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => LessThan4.IN63
current[1] => LessThan5.IN63
current[1] => LessThan8.IN63
current[1] => LessThan9.IN63
current[1] => LessThan12.IN63
current[1] => LessThan13.IN63
current[1] => LessThan16.IN63
current[1] => LessThan17.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_dir[0] <= local_dir.DB_MAX_OUTPUT_PORT_TYPE
local_dir[1] <= local_dir.DB_MAX_OUTPUT_PORT_TYPE
local_dir[2] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
north_dir[0] <= north_dir.DB_MAX_OUTPUT_PORT_TYPE
north_dir[1] <= north_dir.DB_MAX_OUTPUT_PORT_TYPE
north_dir[2] <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
south_dir[0] <= south_dir.DB_MAX_OUTPUT_PORT_TYPE
south_dir[1] <= south_dir.DB_MAX_OUTPUT_PORT_TYPE
south_dir[2] <= LessThan8.DB_MAX_OUTPUT_PORT_TYPE
east_dir[0] <= east_dir.DB_MAX_OUTPUT_PORT_TYPE
east_dir[1] <= east_dir.DB_MAX_OUTPUT_PORT_TYPE
east_dir[2] <= LessThan16.DB_MAX_OUTPUT_PORT_TYPE
west_dir[0] <= west_dir.DB_MAX_OUTPUT_PORT_TYPE
west_dir[1] <= west_dir.DB_MAX_OUTPUT_PORT_TYPE
west_dir[2] <= LessThan12.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_5|crossbar:crossbar_switch
in_l[0] => out_n.DATAB
in_l[0] => out_s.DATAB
in_l[0] => out_w.DATAB
in_l[0] => out_e.DATAB
in_l[1] => out_n.DATAB
in_l[1] => out_s.DATAB
in_l[1] => out_w.DATAB
in_l[1] => out_e.DATAB
in_l[2] => out_n.DATAB
in_l[2] => out_s.DATAB
in_l[2] => out_w.DATAB
in_l[2] => out_e.DATAB
in_l[3] => out_n.DATAB
in_l[3] => out_s.DATAB
in_l[3] => out_w.DATAB
in_l[3] => out_e.DATAB
in_l[4] => out_n.DATAB
in_l[4] => out_s.DATAB
in_l[4] => out_w.DATAB
in_l[4] => out_e.DATAB
in_l[5] => out_n.DATAB
in_l[5] => out_s.DATAB
in_l[5] => out_w.DATAB
in_l[5] => out_e.DATAB
in_l[6] => out_n.DATAB
in_l[6] => out_s.DATAB
in_l[6] => out_w.DATAB
in_l[6] => out_e.DATAB
in_l[7] => out_n.DATAB
in_l[7] => out_s.DATAB
in_l[7] => out_w.DATAB
in_l[7] => out_e.DATAB
in_l[8] => out_n.DATAB
in_l[8] => out_s.DATAB
in_l[8] => out_w.DATAB
in_l[8] => out_e.DATAB
in_l[9] => out_n.DATAB
in_l[9] => out_s.DATAB
in_l[9] => out_w.DATAB
in_l[9] => out_e.DATAB
in_l[10] => out_n.DATAB
in_l[10] => out_s.DATAB
in_l[10] => out_w.DATAB
in_l[10] => out_e.DATAB
in_l[11] => out_n.DATAB
in_l[11] => out_s.DATAB
in_l[11] => out_w.DATAB
in_l[11] => out_e.DATAB
in_n[0] => out_l.DATAB
in_n[0] => out_s.DATAB
in_n[0] => out_w.DATAB
in_n[0] => out_e.DATAB
in_n[1] => out_l.DATAB
in_n[1] => out_s.DATAB
in_n[1] => out_w.DATAB
in_n[1] => out_e.DATAB
in_n[2] => out_l.DATAB
in_n[2] => out_s.DATAB
in_n[2] => out_w.DATAB
in_n[2] => out_e.DATAB
in_n[3] => out_l.DATAB
in_n[3] => out_s.DATAB
in_n[3] => out_w.DATAB
in_n[3] => out_e.DATAB
in_n[4] => out_l.DATAB
in_n[4] => out_s.DATAB
in_n[4] => out_w.DATAB
in_n[4] => out_e.DATAB
in_n[5] => out_l.DATAB
in_n[5] => out_s.DATAB
in_n[5] => out_w.DATAB
in_n[5] => out_e.DATAB
in_n[6] => out_l.DATAB
in_n[6] => out_s.DATAB
in_n[6] => out_w.DATAB
in_n[6] => out_e.DATAB
in_n[7] => out_l.DATAB
in_n[7] => out_s.DATAB
in_n[7] => out_w.DATAB
in_n[7] => out_e.DATAB
in_n[8] => out_l.DATAB
in_n[8] => out_s.DATAB
in_n[8] => out_w.DATAB
in_n[8] => out_e.DATAB
in_n[9] => out_l.DATAB
in_n[9] => out_s.DATAB
in_n[9] => out_w.DATAB
in_n[9] => out_e.DATAB
in_n[10] => out_l.DATAB
in_n[10] => out_s.DATAB
in_n[10] => out_w.DATAB
in_n[10] => out_e.DATAB
in_n[11] => out_l.DATAB
in_n[11] => out_s.DATAB
in_n[11] => out_w.DATAB
in_n[11] => out_e.DATAB
in_s[0] => out_l.DATAB
in_s[0] => out_n.DATAB
in_s[0] => out_w.DATAB
in_s[0] => out_e.DATAB
in_s[1] => out_l.DATAB
in_s[1] => out_n.DATAB
in_s[1] => out_w.DATAB
in_s[1] => out_e.DATAB
in_s[2] => out_l.DATAB
in_s[2] => out_n.DATAB
in_s[2] => out_w.DATAB
in_s[2] => out_e.DATAB
in_s[3] => out_l.DATAB
in_s[3] => out_n.DATAB
in_s[3] => out_w.DATAB
in_s[3] => out_e.DATAB
in_s[4] => out_l.DATAB
in_s[4] => out_n.DATAB
in_s[4] => out_w.DATAB
in_s[4] => out_e.DATAB
in_s[5] => out_l.DATAB
in_s[5] => out_n.DATAB
in_s[5] => out_w.DATAB
in_s[5] => out_e.DATAB
in_s[6] => out_l.DATAB
in_s[6] => out_n.DATAB
in_s[6] => out_w.DATAB
in_s[6] => out_e.DATAB
in_s[7] => out_l.DATAB
in_s[7] => out_n.DATAB
in_s[7] => out_w.DATAB
in_s[7] => out_e.DATAB
in_s[8] => out_l.DATAB
in_s[8] => out_n.DATAB
in_s[8] => out_w.DATAB
in_s[8] => out_e.DATAB
in_s[9] => out_l.DATAB
in_s[9] => out_n.DATAB
in_s[9] => out_w.DATAB
in_s[9] => out_e.DATAB
in_s[10] => out_l.DATAB
in_s[10] => out_n.DATAB
in_s[10] => out_w.DATAB
in_s[10] => out_e.DATAB
in_s[11] => out_l.DATAB
in_s[11] => out_n.DATAB
in_s[11] => out_w.DATAB
in_s[11] => out_e.DATAB
in_w[0] => out_l.DATAB
in_w[0] => out_n.DATAB
in_w[0] => out_s.DATAB
in_w[0] => out_e.DATAB
in_w[1] => out_l.DATAB
in_w[1] => out_n.DATAB
in_w[1] => out_s.DATAB
in_w[1] => out_e.DATAB
in_w[2] => out_l.DATAB
in_w[2] => out_n.DATAB
in_w[2] => out_s.DATAB
in_w[2] => out_e.DATAB
in_w[3] => out_l.DATAB
in_w[3] => out_n.DATAB
in_w[3] => out_s.DATAB
in_w[3] => out_e.DATAB
in_w[4] => out_l.DATAB
in_w[4] => out_n.DATAB
in_w[4] => out_s.DATAB
in_w[4] => out_e.DATAB
in_w[5] => out_l.DATAB
in_w[5] => out_n.DATAB
in_w[5] => out_s.DATAB
in_w[5] => out_e.DATAB
in_w[6] => out_l.DATAB
in_w[6] => out_n.DATAB
in_w[6] => out_s.DATAB
in_w[6] => out_e.DATAB
in_w[7] => out_l.DATAB
in_w[7] => out_n.DATAB
in_w[7] => out_s.DATAB
in_w[7] => out_e.DATAB
in_w[8] => out_l.DATAB
in_w[8] => out_n.DATAB
in_w[8] => out_s.DATAB
in_w[8] => out_e.DATAB
in_w[9] => out_l.DATAB
in_w[9] => out_n.DATAB
in_w[9] => out_s.DATAB
in_w[9] => out_e.DATAB
in_w[10] => out_l.DATAB
in_w[10] => out_n.DATAB
in_w[10] => out_s.DATAB
in_w[10] => out_e.DATAB
in_w[11] => out_l.DATAB
in_w[11] => out_n.DATAB
in_w[11] => out_s.DATAB
in_w[11] => out_e.DATAB
in_e[0] => out_l.DATAB
in_e[0] => out_n.DATAB
in_e[0] => out_s.DATAB
in_e[0] => out_w.DATAB
in_e[1] => out_l.DATAB
in_e[1] => out_n.DATAB
in_e[1] => out_s.DATAB
in_e[1] => out_w.DATAB
in_e[2] => out_l.DATAB
in_e[2] => out_n.DATAB
in_e[2] => out_s.DATAB
in_e[2] => out_w.DATAB
in_e[3] => out_l.DATAB
in_e[3] => out_n.DATAB
in_e[3] => out_s.DATAB
in_e[3] => out_w.DATAB
in_e[4] => out_l.DATAB
in_e[4] => out_n.DATAB
in_e[4] => out_s.DATAB
in_e[4] => out_w.DATAB
in_e[5] => out_l.DATAB
in_e[5] => out_n.DATAB
in_e[5] => out_s.DATAB
in_e[5] => out_w.DATAB
in_e[6] => out_l.DATAB
in_e[6] => out_n.DATAB
in_e[6] => out_s.DATAB
in_e[6] => out_w.DATAB
in_e[7] => out_l.DATAB
in_e[7] => out_n.DATAB
in_e[7] => out_s.DATAB
in_e[7] => out_w.DATAB
in_e[8] => out_l.DATAB
in_e[8] => out_n.DATAB
in_e[8] => out_s.DATAB
in_e[8] => out_w.DATAB
in_e[9] => out_l.DATAB
in_e[9] => out_n.DATAB
in_e[9] => out_s.DATAB
in_e[9] => out_w.DATAB
in_e[10] => out_l.DATAB
in_e[10] => out_n.DATAB
in_e[10] => out_s.DATAB
in_e[10] => out_w.DATAB
in_e[11] => out_l.DATAB
in_e[11] => out_n.DATAB
in_e[11] => out_s.DATAB
in_e[11] => out_w.DATAB
s_l[0] => Equal0.IN2
s_l[0] => Equal1.IN1
s_l[0] => Equal2.IN2
s_l[0] => Equal3.IN2
s_l[1] => Equal0.IN1
s_l[1] => Equal1.IN2
s_l[1] => Equal2.IN1
s_l[1] => Equal3.IN1
s_l[2] => Equal0.IN0
s_l[2] => Equal1.IN0
s_l[2] => Equal2.IN0
s_l[2] => Equal3.IN0
s_n[0] => Equal4.IN2
s_n[0] => Equal5.IN1
s_n[0] => Equal6.IN2
s_n[0] => Equal7.IN2
s_n[1] => Equal4.IN1
s_n[1] => Equal5.IN2
s_n[1] => Equal6.IN1
s_n[1] => Equal7.IN1
s_n[2] => Equal4.IN0
s_n[2] => Equal5.IN0
s_n[2] => Equal6.IN0
s_n[2] => Equal7.IN0
s_s[0] => Equal8.IN2
s_s[0] => Equal9.IN1
s_s[0] => Equal10.IN2
s_s[0] => Equal11.IN2
s_s[1] => Equal8.IN1
s_s[1] => Equal9.IN2
s_s[1] => Equal10.IN1
s_s[1] => Equal11.IN1
s_s[2] => Equal8.IN0
s_s[2] => Equal9.IN0
s_s[2] => Equal10.IN0
s_s[2] => Equal11.IN0
s_w[0] => Equal12.IN2
s_w[0] => Equal13.IN1
s_w[0] => Equal14.IN2
s_w[0] => Equal15.IN2
s_w[1] => Equal12.IN1
s_w[1] => Equal13.IN2
s_w[1] => Equal14.IN1
s_w[1] => Equal15.IN1
s_w[2] => Equal12.IN0
s_w[2] => Equal13.IN0
s_w[2] => Equal14.IN0
s_w[2] => Equal15.IN0
s_e[0] => Equal16.IN2
s_e[0] => Equal17.IN1
s_e[0] => Equal18.IN2
s_e[0] => Equal19.IN2
s_e[1] => Equal16.IN1
s_e[1] => Equal17.IN2
s_e[1] => Equal18.IN1
s_e[1] => Equal19.IN1
s_e[2] => Equal16.IN0
s_e[2] => Equal17.IN0
s_e[2] => Equal18.IN0
s_e[2] => Equal19.IN0
out_l[0] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[1] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[2] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[3] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[4] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[5] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[6] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[7] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[8] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[9] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[10] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[11] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_n[0] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[4] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[5] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[6] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[7] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[8] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[9] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[10] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[11] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_s[0] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[1] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[2] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[3] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[4] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[5] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[6] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[7] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[8] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[9] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[10] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[11] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_w[0] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[1] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[2] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[3] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[4] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[5] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[6] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[7] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[8] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[9] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[10] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[11] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_e[0] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[1] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[2] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[3] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[4] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[5] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[6] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[7] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[8] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[9] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[10] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[11] <= out_e.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6
clk => fifo_input_buffer:buffer_local.clk
clk => fifo_input_buffer:buffer_north.clk
clk => fifo_input_buffer:buffer_south.clk
clk => fifo_input_buffer:buffer_west.clk
clk => fifo_input_buffer:buffer_east.clk
clk => arbiter:arbiter_unit.clk
reset => fifo_input_buffer:buffer_local.reset
reset => fifo_input_buffer:buffer_north.reset
reset => fifo_input_buffer:buffer_south.reset
reset => fifo_input_buffer:buffer_west.reset
reset => fifo_input_buffer:buffer_east.reset
reset => arbiter:arbiter_unit.reset
current[0] => routing:routig_unit.current[0]
current[1] => routing:routig_unit.current[1]
current[2] => routing:routig_unit.current[2]
current[3] => routing:routig_unit.current[3]
current[4] => routing:routig_unit.current[4]
current[5] => routing:routig_unit.current[5]
current[6] => routing:routig_unit.current[6]
current[7] => routing:routig_unit.current[7]
current[8] => routing:routig_unit.current[8]
current[9] => routing:routig_unit.current[9]
current[10] => routing:routig_unit.current[10]
current[11] => routing:routig_unit.current[11]
current[12] => routing:routig_unit.current[12]
current[13] => routing:routig_unit.current[13]
current[14] => routing:routig_unit.current[14]
current[15] => routing:routig_unit.current[15]
current[16] => routing:routig_unit.current[16]
current[17] => routing:routig_unit.current[17]
current[18] => routing:routig_unit.current[18]
current[19] => routing:routig_unit.current[19]
current[20] => routing:routig_unit.current[20]
current[21] => routing:routig_unit.current[21]
current[22] => routing:routig_unit.current[22]
current[23] => routing:routig_unit.current[23]
current[24] => routing:routig_unit.current[24]
current[25] => routing:routig_unit.current[25]
current[26] => routing:routig_unit.current[26]
current[27] => routing:routig_unit.current[27]
current[28] => routing:routig_unit.current[28]
current[29] => routing:routig_unit.current[29]
current[30] => routing:routig_unit.current[30]
current[31] => routing:routig_unit.current[31]
input_local[0] => fifo_input_buffer:buffer_local.w_data[0]
input_local[0] => arbiter:arbiter_unit.req_in_local[0]
input_local[1] => fifo_input_buffer:buffer_local.w_data[1]
input_local[1] => arbiter:arbiter_unit.req_in_local[1]
input_local[2] => fifo_input_buffer:buffer_local.w_data[2]
input_local[2] => arbiter:arbiter_unit.req_in_local[2]
input_local[3] => fifo_input_buffer:buffer_local.w_data[3]
input_local[3] => arbiter:arbiter_unit.req_in_local[3]
input_local[4] => fifo_input_buffer:buffer_local.w_data[4]
input_local[4] => arbiter:arbiter_unit.req_in_local[4]
input_local[5] => fifo_input_buffer:buffer_local.w_data[5]
input_local[6] => fifo_input_buffer:buffer_local.w_data[6]
input_local[7] => fifo_input_buffer:buffer_local.w_data[7]
input_local[8] => fifo_input_buffer:buffer_local.w_data[8]
input_local[9] => fifo_input_buffer:buffer_local.w_data[9]
input_local[10] => fifo_input_buffer:buffer_local.w_data[10]
input_local[11] => fifo_input_buffer:buffer_local.w_data[11]
input_north[0] => fifo_input_buffer:buffer_north.w_data[0]
input_north[0] => arbiter:arbiter_unit.req_in_north[0]
input_north[1] => fifo_input_buffer:buffer_north.w_data[1]
input_north[1] => arbiter:arbiter_unit.req_in_north[1]
input_north[2] => fifo_input_buffer:buffer_north.w_data[2]
input_north[2] => arbiter:arbiter_unit.req_in_north[2]
input_north[3] => fifo_input_buffer:buffer_north.w_data[3]
input_north[3] => arbiter:arbiter_unit.req_in_north[3]
input_north[4] => fifo_input_buffer:buffer_north.w_data[4]
input_north[4] => arbiter:arbiter_unit.req_in_north[4]
input_north[5] => fifo_input_buffer:buffer_north.w_data[5]
input_north[6] => fifo_input_buffer:buffer_north.w_data[6]
input_north[7] => fifo_input_buffer:buffer_north.w_data[7]
input_north[8] => fifo_input_buffer:buffer_north.w_data[8]
input_north[9] => fifo_input_buffer:buffer_north.w_data[9]
input_north[10] => fifo_input_buffer:buffer_north.w_data[10]
input_north[11] => fifo_input_buffer:buffer_north.w_data[11]
input_south[0] => fifo_input_buffer:buffer_south.w_data[0]
input_south[0] => arbiter:arbiter_unit.req_in_south[0]
input_south[1] => fifo_input_buffer:buffer_south.w_data[1]
input_south[1] => arbiter:arbiter_unit.req_in_south[1]
input_south[2] => fifo_input_buffer:buffer_south.w_data[2]
input_south[2] => arbiter:arbiter_unit.req_in_south[2]
input_south[3] => fifo_input_buffer:buffer_south.w_data[3]
input_south[3] => arbiter:arbiter_unit.req_in_south[3]
input_south[4] => fifo_input_buffer:buffer_south.w_data[4]
input_south[4] => arbiter:arbiter_unit.req_in_south[4]
input_south[5] => fifo_input_buffer:buffer_south.w_data[5]
input_south[6] => fifo_input_buffer:buffer_south.w_data[6]
input_south[7] => fifo_input_buffer:buffer_south.w_data[7]
input_south[8] => fifo_input_buffer:buffer_south.w_data[8]
input_south[9] => fifo_input_buffer:buffer_south.w_data[9]
input_south[10] => fifo_input_buffer:buffer_south.w_data[10]
input_south[11] => fifo_input_buffer:buffer_south.w_data[11]
input_west[0] => fifo_input_buffer:buffer_west.w_data[0]
input_west[0] => arbiter:arbiter_unit.req_in_west[0]
input_west[1] => fifo_input_buffer:buffer_west.w_data[1]
input_west[1] => arbiter:arbiter_unit.req_in_west[1]
input_west[2] => fifo_input_buffer:buffer_west.w_data[2]
input_west[2] => arbiter:arbiter_unit.req_in_west[2]
input_west[3] => fifo_input_buffer:buffer_west.w_data[3]
input_west[3] => arbiter:arbiter_unit.req_in_west[3]
input_west[4] => fifo_input_buffer:buffer_west.w_data[4]
input_west[4] => arbiter:arbiter_unit.req_in_west[4]
input_west[5] => fifo_input_buffer:buffer_west.w_data[5]
input_west[6] => fifo_input_buffer:buffer_west.w_data[6]
input_west[7] => fifo_input_buffer:buffer_west.w_data[7]
input_west[8] => fifo_input_buffer:buffer_west.w_data[8]
input_west[9] => fifo_input_buffer:buffer_west.w_data[9]
input_west[10] => fifo_input_buffer:buffer_west.w_data[10]
input_west[11] => fifo_input_buffer:buffer_west.w_data[11]
input_east[0] => fifo_input_buffer:buffer_east.w_data[0]
input_east[0] => arbiter:arbiter_unit.req_in_east[0]
input_east[1] => fifo_input_buffer:buffer_east.w_data[1]
input_east[1] => arbiter:arbiter_unit.req_in_east[1]
input_east[2] => fifo_input_buffer:buffer_east.w_data[2]
input_east[2] => arbiter:arbiter_unit.req_in_east[2]
input_east[3] => fifo_input_buffer:buffer_east.w_data[3]
input_east[3] => arbiter:arbiter_unit.req_in_east[3]
input_east[4] => fifo_input_buffer:buffer_east.w_data[4]
input_east[4] => arbiter:arbiter_unit.req_in_east[4]
input_east[5] => fifo_input_buffer:buffer_east.w_data[5]
input_east[6] => fifo_input_buffer:buffer_east.w_data[6]
input_east[7] => fifo_input_buffer:buffer_east.w_data[7]
input_east[8] => fifo_input_buffer:buffer_east.w_data[8]
input_east[9] => fifo_input_buffer:buffer_east.w_data[9]
input_east[10] => fifo_input_buffer:buffer_east.w_data[10]
input_east[11] => fifo_input_buffer:buffer_east.w_data[11]
we_local => fifo_input_buffer:buffer_local.wr
we_north => fifo_input_buffer:buffer_north.wr
we_south => fifo_input_buffer:buffer_south.wr
we_west => fifo_input_buffer:buffer_west.wr
we_east => fifo_input_buffer:buffer_east.wr
cin_local => arbiter:arbiter_unit.credit_in_local
cin_north => arbiter:arbiter_unit.credit_in_north
cin_south => arbiter:arbiter_unit.credit_in_south
cin_west => arbiter:arbiter_unit.credit_in_west
cin_east => arbiter:arbiter_unit.credit_in_east
cout_local <= fifo_input_buffer:buffer_local.full
cout_north <= fifo_input_buffer:buffer_north.full
cout_south <= fifo_input_buffer:buffer_south.full
cout_west <= fifo_input_buffer:buffer_west.full
cout_east <= fifo_input_buffer:buffer_east.full
w_req_l <= arbiter:arbiter_unit.w_req_local
w_req_n <= arbiter:arbiter_unit.w_req_north
w_req_s <= arbiter:arbiter_unit.w_req_south
w_req_w <= arbiter:arbiter_unit.w_req_west
w_req_e <= arbiter:arbiter_unit.w_req_east
data_out_l[0] <= crossbar:crossbar_switch.out_l[0]
data_out_l[1] <= crossbar:crossbar_switch.out_l[1]
data_out_l[2] <= crossbar:crossbar_switch.out_l[2]
data_out_l[3] <= crossbar:crossbar_switch.out_l[3]
data_out_l[4] <= crossbar:crossbar_switch.out_l[4]
data_out_l[5] <= crossbar:crossbar_switch.out_l[5]
data_out_l[6] <= crossbar:crossbar_switch.out_l[6]
data_out_l[7] <= crossbar:crossbar_switch.out_l[7]
data_out_l[8] <= crossbar:crossbar_switch.out_l[8]
data_out_l[9] <= crossbar:crossbar_switch.out_l[9]
data_out_l[10] <= crossbar:crossbar_switch.out_l[10]
data_out_l[11] <= crossbar:crossbar_switch.out_l[11]
data_out_n[0] <= crossbar:crossbar_switch.out_n[0]
data_out_n[1] <= crossbar:crossbar_switch.out_n[1]
data_out_n[2] <= crossbar:crossbar_switch.out_n[2]
data_out_n[3] <= crossbar:crossbar_switch.out_n[3]
data_out_n[4] <= crossbar:crossbar_switch.out_n[4]
data_out_n[5] <= crossbar:crossbar_switch.out_n[5]
data_out_n[6] <= crossbar:crossbar_switch.out_n[6]
data_out_n[7] <= crossbar:crossbar_switch.out_n[7]
data_out_n[8] <= crossbar:crossbar_switch.out_n[8]
data_out_n[9] <= crossbar:crossbar_switch.out_n[9]
data_out_n[10] <= crossbar:crossbar_switch.out_n[10]
data_out_n[11] <= crossbar:crossbar_switch.out_n[11]
data_out_s[0] <= crossbar:crossbar_switch.out_s[0]
data_out_s[1] <= crossbar:crossbar_switch.out_s[1]
data_out_s[2] <= crossbar:crossbar_switch.out_s[2]
data_out_s[3] <= crossbar:crossbar_switch.out_s[3]
data_out_s[4] <= crossbar:crossbar_switch.out_s[4]
data_out_s[5] <= crossbar:crossbar_switch.out_s[5]
data_out_s[6] <= crossbar:crossbar_switch.out_s[6]
data_out_s[7] <= crossbar:crossbar_switch.out_s[7]
data_out_s[8] <= crossbar:crossbar_switch.out_s[8]
data_out_s[9] <= crossbar:crossbar_switch.out_s[9]
data_out_s[10] <= crossbar:crossbar_switch.out_s[10]
data_out_s[11] <= crossbar:crossbar_switch.out_s[11]
data_out_w[0] <= crossbar:crossbar_switch.out_w[0]
data_out_w[1] <= crossbar:crossbar_switch.out_w[1]
data_out_w[2] <= crossbar:crossbar_switch.out_w[2]
data_out_w[3] <= crossbar:crossbar_switch.out_w[3]
data_out_w[4] <= crossbar:crossbar_switch.out_w[4]
data_out_w[5] <= crossbar:crossbar_switch.out_w[5]
data_out_w[6] <= crossbar:crossbar_switch.out_w[6]
data_out_w[7] <= crossbar:crossbar_switch.out_w[7]
data_out_w[8] <= crossbar:crossbar_switch.out_w[8]
data_out_w[9] <= crossbar:crossbar_switch.out_w[9]
data_out_w[10] <= crossbar:crossbar_switch.out_w[10]
data_out_w[11] <= crossbar:crossbar_switch.out_w[11]
data_out_e[0] <= crossbar:crossbar_switch.out_e[0]
data_out_e[1] <= crossbar:crossbar_switch.out_e[1]
data_out_e[2] <= crossbar:crossbar_switch.out_e[2]
data_out_e[3] <= crossbar:crossbar_switch.out_e[3]
data_out_e[4] <= crossbar:crossbar_switch.out_e[4]
data_out_e[5] <= crossbar:crossbar_switch.out_e[5]
data_out_e[6] <= crossbar:crossbar_switch.out_e[6]
data_out_e[7] <= crossbar:crossbar_switch.out_e[7]
data_out_e[8] <= crossbar:crossbar_switch.out_e[8]
data_out_e[9] <= crossbar:crossbar_switch.out_e[9]
data_out_e[10] <= crossbar:crossbar_switch.out_e[10]
data_out_e[11] <= crossbar:crossbar_switch.out_e[11]


|NoC|router:router_6|fifo_input_buffer:buffer_local
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_6|fifo_input_buffer:buffer_local|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|fifo_input_buffer:buffer_local|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|fifo_input_buffer:buffer_north
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_6|fifo_input_buffer:buffer_north|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|fifo_input_buffer:buffer_north|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|fifo_input_buffer:buffer_south
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_6|fifo_input_buffer:buffer_south|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|fifo_input_buffer:buffer_south|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|fifo_input_buffer:buffer_west
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_6|fifo_input_buffer:buffer_west|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|fifo_input_buffer:buffer_west|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|fifo_input_buffer:buffer_east
clk => fifo_controller:controller.clk
clk => register_file:reg_file.clk
reset => fifo_controller:controller.reset
reset => register_file:reg_file.reset
wr => fifo_controller:controller.wr
rd => fifo_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= fifo_controller:controller.full
empty <= fifo_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|router:router_6|fifo_input_buffer:buffer_east|fifo_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|fifo_input_buffer:buffer_east|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|arbiter:arbiter_unit
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
req_in_local[0] => routing_ib_local[0].DATAIN
req_in_local[0] => Equal3.IN4
req_in_local[1] => routing_ib_local[1].DATAIN
req_in_local[1] => Equal3.IN3
req_in_local[2] => routing_ib_local[2].DATAIN
req_in_local[2] => Equal3.IN2
req_in_local[3] => routing_ib_local[3].DATAIN
req_in_local[3] => Equal3.IN1
req_in_local[4] => routing_ib_local[4].DATAIN
req_in_local[4] => Equal3.IN0
req_in_north[0] => routing_ib_north[0].DATAIN
req_in_north[0] => Equal8.IN4
req_in_north[1] => routing_ib_north[1].DATAIN
req_in_north[1] => Equal8.IN3
req_in_north[2] => routing_ib_north[2].DATAIN
req_in_north[2] => Equal8.IN2
req_in_north[3] => routing_ib_north[3].DATAIN
req_in_north[3] => Equal8.IN1
req_in_north[4] => routing_ib_north[4].DATAIN
req_in_north[4] => Equal8.IN0
req_in_south[0] => routing_ib_south[0].DATAIN
req_in_south[0] => Equal13.IN4
req_in_south[1] => routing_ib_south[1].DATAIN
req_in_south[1] => Equal13.IN3
req_in_south[2] => routing_ib_south[2].DATAIN
req_in_south[2] => Equal13.IN2
req_in_south[3] => routing_ib_south[3].DATAIN
req_in_south[3] => Equal13.IN1
req_in_south[4] => routing_ib_south[4].DATAIN
req_in_south[4] => Equal13.IN0
req_in_west[0] => routing_ib_west[0].DATAIN
req_in_west[0] => Equal18.IN4
req_in_west[1] => routing_ib_west[1].DATAIN
req_in_west[1] => Equal18.IN3
req_in_west[2] => routing_ib_west[2].DATAIN
req_in_west[2] => Equal18.IN2
req_in_west[3] => routing_ib_west[3].DATAIN
req_in_west[3] => Equal18.IN1
req_in_west[4] => routing_ib_west[4].DATAIN
req_in_west[4] => Equal18.IN0
req_in_east[0] => routing_ib_east[0].DATAIN
req_in_east[0] => Equal23.IN4
req_in_east[1] => routing_ib_east[1].DATAIN
req_in_east[1] => Equal23.IN3
req_in_east[2] => routing_ib_east[2].DATAIN
req_in_east[2] => Equal23.IN2
req_in_east[3] => routing_ib_east[3].DATAIN
req_in_east[3] => Equal23.IN1
req_in_east[4] => routing_ib_east[4].DATAIN
req_in_east[4] => Equal23.IN0
routing_ib_local[0] <= req_in_local[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_local[1] <= req_in_local[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_local[2] <= req_in_local[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_local[3] <= req_in_local[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_local[4] <= req_in_local[4].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[0] <= req_in_north[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[1] <= req_in_north[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[2] <= req_in_north[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[3] <= req_in_north[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_north[4] <= req_in_north[4].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[0] <= req_in_south[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[1] <= req_in_south[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[2] <= req_in_south[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[3] <= req_in_south[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_south[4] <= req_in_south[4].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[0] <= req_in_west[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[1] <= req_in_west[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[2] <= req_in_west[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[3] <= req_in_west[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_west[4] <= req_in_west[4].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[0] <= req_in_east[0].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[1] <= req_in_east[1].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[2] <= req_in_east[2].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[3] <= req_in_east[3].DB_MAX_OUTPUT_PORT_TYPE
routing_ib_east[4] <= req_in_east[4].DB_MAX_OUTPUT_PORT_TYPE
dir_local[0] => Equal0.IN2
dir_local[0] => Equal1.IN1
dir_local[0] => Equal2.IN2
dir_local[0] => Equal4.IN1
dir_local[1] => Equal0.IN1
dir_local[1] => Equal1.IN2
dir_local[1] => Equal2.IN1
dir_local[1] => Equal4.IN0
dir_local[2] => Equal0.IN0
dir_local[2] => Equal1.IN0
dir_local[2] => Equal2.IN0
dir_local[2] => Equal4.IN2
dir_north[0] => Equal5.IN2
dir_north[0] => Equal6.IN1
dir_north[0] => Equal7.IN2
dir_north[0] => Equal9.IN1
dir_north[1] => Equal5.IN1
dir_north[1] => Equal6.IN2
dir_north[1] => Equal7.IN1
dir_north[1] => Equal9.IN0
dir_north[2] => Equal5.IN0
dir_north[2] => Equal6.IN0
dir_north[2] => Equal7.IN0
dir_north[2] => Equal9.IN2
dir_south[0] => Equal10.IN2
dir_south[0] => Equal11.IN2
dir_south[0] => Equal12.IN2
dir_south[0] => Equal14.IN1
dir_south[1] => Equal10.IN1
dir_south[1] => Equal11.IN1
dir_south[1] => Equal12.IN1
dir_south[1] => Equal14.IN0
dir_south[2] => Equal10.IN0
dir_south[2] => Equal11.IN0
dir_south[2] => Equal12.IN0
dir_south[2] => Equal14.IN2
dir_west[0] => Equal15.IN2
dir_west[0] => Equal16.IN2
dir_west[0] => Equal17.IN1
dir_west[0] => Equal19.IN1
dir_west[1] => Equal15.IN1
dir_west[1] => Equal16.IN1
dir_west[1] => Equal17.IN2
dir_west[1] => Equal19.IN0
dir_west[2] => Equal15.IN0
dir_west[2] => Equal16.IN0
dir_west[2] => Equal17.IN0
dir_west[2] => Equal19.IN2
dir_east[0] => Equal20.IN2
dir_east[0] => Equal21.IN2
dir_east[0] => Equal22.IN1
dir_east[0] => Equal24.IN2
dir_east[1] => Equal20.IN1
dir_east[1] => Equal21.IN1
dir_east[1] => Equal22.IN2
dir_east[1] => Equal24.IN1
dir_east[2] => Equal20.IN0
dir_east[2] => Equal21.IN0
dir_east[2] => Equal22.IN0
dir_east[2] => Equal24.IN0
g_north <= g_north.DB_MAX_OUTPUT_PORT_TYPE
g_south <= g_south.DB_MAX_OUTPUT_PORT_TYPE
g_west <= g_west.DB_MAX_OUTPUT_PORT_TYPE
g_east <= g_east.DB_MAX_OUTPUT_PORT_TYPE
g_local <= g_local.DB_MAX_OUTPUT_PORT_TYPE
credit_in_local => process_1.IN1
credit_in_local => process_1.IN1
credit_in_local => process_1.IN1
credit_in_local => process_1.IN1
credit_in_north => process_1.IN1
credit_in_north => process_1.IN1
credit_in_north => process_1.IN1
credit_in_north => process_1.IN1
credit_in_south => process_1.IN1
credit_in_south => process_1.IN1
credit_in_south => process_1.IN1
credit_in_south => process_1.IN1
credit_in_west => process_1.IN1
credit_in_west => process_1.IN1
credit_in_west => process_1.IN1
credit_in_west => process_1.IN1
credit_in_east => process_1.IN1
credit_in_east => process_1.IN1
credit_in_east => process_1.IN1
credit_in_east => process_1.IN1
w_req_local <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
w_req_north <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
w_req_south <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
w_req_west <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
w_req_east <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
s_local[0] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
s_local[1] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
s_local[2] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
s_north[0] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
s_north[1] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
s_north[2] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
s_south[0] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
s_south[1] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
s_south[2] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
s_west[0] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
s_west[1] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
s_west[2] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
s_east[0] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
s_east[1] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
s_east[2] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|routing:routig_unit
in_ib_local[0] => LessThan0.IN62
in_ib_local[0] => LessThan1.IN62
in_ib_local[1] => LessThan0.IN61
in_ib_local[1] => LessThan1.IN61
in_ib_local[2] => LessThan2.IN32
in_ib_local[2] => LessThan3.IN32
in_ib_local[3] => LessThan2.IN31
in_ib_local[3] => LessThan3.IN31
in_ib_local[4] => LessThan2.IN30
in_ib_local[4] => LessThan3.IN30
in_ib_north[0] => LessThan4.IN62
in_ib_north[0] => LessThan5.IN62
in_ib_north[1] => LessThan4.IN61
in_ib_north[1] => LessThan5.IN61
in_ib_north[2] => LessThan6.IN32
in_ib_north[2] => LessThan7.IN32
in_ib_north[3] => LessThan6.IN31
in_ib_north[3] => LessThan7.IN31
in_ib_north[4] => LessThan6.IN30
in_ib_north[4] => LessThan7.IN30
in_ib_south[0] => LessThan8.IN62
in_ib_south[0] => LessThan9.IN62
in_ib_south[1] => LessThan8.IN61
in_ib_south[1] => LessThan9.IN61
in_ib_south[2] => LessThan10.IN32
in_ib_south[2] => LessThan11.IN32
in_ib_south[3] => LessThan10.IN31
in_ib_south[3] => LessThan11.IN31
in_ib_south[4] => LessThan10.IN30
in_ib_south[4] => LessThan11.IN30
in_ib_west[0] => LessThan12.IN62
in_ib_west[0] => LessThan13.IN62
in_ib_west[1] => LessThan12.IN61
in_ib_west[1] => LessThan13.IN61
in_ib_west[2] => LessThan14.IN32
in_ib_west[2] => LessThan15.IN32
in_ib_west[3] => LessThan14.IN31
in_ib_west[3] => LessThan15.IN31
in_ib_west[4] => LessThan14.IN30
in_ib_west[4] => LessThan15.IN30
in_ib_east[0] => LessThan16.IN62
in_ib_east[0] => LessThan17.IN62
in_ib_east[1] => LessThan16.IN61
in_ib_east[1] => LessThan17.IN61
in_ib_east[2] => LessThan18.IN32
in_ib_east[2] => LessThan19.IN32
in_ib_east[3] => LessThan18.IN31
in_ib_east[3] => LessThan19.IN31
in_ib_east[4] => LessThan18.IN30
in_ib_east[4] => LessThan19.IN30
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => LessThan4.IN64
current[0] => LessThan5.IN64
current[0] => LessThan8.IN64
current[0] => LessThan9.IN64
current[0] => LessThan12.IN64
current[0] => LessThan13.IN64
current[0] => LessThan16.IN64
current[0] => LessThan17.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => LessThan4.IN63
current[1] => LessThan5.IN63
current[1] => LessThan8.IN63
current[1] => LessThan9.IN63
current[1] => LessThan12.IN63
current[1] => LessThan13.IN63
current[1] => LessThan16.IN63
current[1] => LessThan17.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_dir[0] <= local_dir.DB_MAX_OUTPUT_PORT_TYPE
local_dir[1] <= local_dir.DB_MAX_OUTPUT_PORT_TYPE
local_dir[2] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
north_dir[0] <= north_dir.DB_MAX_OUTPUT_PORT_TYPE
north_dir[1] <= north_dir.DB_MAX_OUTPUT_PORT_TYPE
north_dir[2] <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
south_dir[0] <= south_dir.DB_MAX_OUTPUT_PORT_TYPE
south_dir[1] <= south_dir.DB_MAX_OUTPUT_PORT_TYPE
south_dir[2] <= LessThan8.DB_MAX_OUTPUT_PORT_TYPE
east_dir[0] <= east_dir.DB_MAX_OUTPUT_PORT_TYPE
east_dir[1] <= east_dir.DB_MAX_OUTPUT_PORT_TYPE
east_dir[2] <= LessThan16.DB_MAX_OUTPUT_PORT_TYPE
west_dir[0] <= west_dir.DB_MAX_OUTPUT_PORT_TYPE
west_dir[1] <= west_dir.DB_MAX_OUTPUT_PORT_TYPE
west_dir[2] <= LessThan12.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router:router_6|crossbar:crossbar_switch
in_l[0] => out_n.DATAB
in_l[0] => out_s.DATAB
in_l[0] => out_w.DATAB
in_l[0] => out_e.DATAB
in_l[1] => out_n.DATAB
in_l[1] => out_s.DATAB
in_l[1] => out_w.DATAB
in_l[1] => out_e.DATAB
in_l[2] => out_n.DATAB
in_l[2] => out_s.DATAB
in_l[2] => out_w.DATAB
in_l[2] => out_e.DATAB
in_l[3] => out_n.DATAB
in_l[3] => out_s.DATAB
in_l[3] => out_w.DATAB
in_l[3] => out_e.DATAB
in_l[4] => out_n.DATAB
in_l[4] => out_s.DATAB
in_l[4] => out_w.DATAB
in_l[4] => out_e.DATAB
in_l[5] => out_n.DATAB
in_l[5] => out_s.DATAB
in_l[5] => out_w.DATAB
in_l[5] => out_e.DATAB
in_l[6] => out_n.DATAB
in_l[6] => out_s.DATAB
in_l[6] => out_w.DATAB
in_l[6] => out_e.DATAB
in_l[7] => out_n.DATAB
in_l[7] => out_s.DATAB
in_l[7] => out_w.DATAB
in_l[7] => out_e.DATAB
in_l[8] => out_n.DATAB
in_l[8] => out_s.DATAB
in_l[8] => out_w.DATAB
in_l[8] => out_e.DATAB
in_l[9] => out_n.DATAB
in_l[9] => out_s.DATAB
in_l[9] => out_w.DATAB
in_l[9] => out_e.DATAB
in_l[10] => out_n.DATAB
in_l[10] => out_s.DATAB
in_l[10] => out_w.DATAB
in_l[10] => out_e.DATAB
in_l[11] => out_n.DATAB
in_l[11] => out_s.DATAB
in_l[11] => out_w.DATAB
in_l[11] => out_e.DATAB
in_n[0] => out_l.DATAB
in_n[0] => out_s.DATAB
in_n[0] => out_w.DATAB
in_n[0] => out_e.DATAB
in_n[1] => out_l.DATAB
in_n[1] => out_s.DATAB
in_n[1] => out_w.DATAB
in_n[1] => out_e.DATAB
in_n[2] => out_l.DATAB
in_n[2] => out_s.DATAB
in_n[2] => out_w.DATAB
in_n[2] => out_e.DATAB
in_n[3] => out_l.DATAB
in_n[3] => out_s.DATAB
in_n[3] => out_w.DATAB
in_n[3] => out_e.DATAB
in_n[4] => out_l.DATAB
in_n[4] => out_s.DATAB
in_n[4] => out_w.DATAB
in_n[4] => out_e.DATAB
in_n[5] => out_l.DATAB
in_n[5] => out_s.DATAB
in_n[5] => out_w.DATAB
in_n[5] => out_e.DATAB
in_n[6] => out_l.DATAB
in_n[6] => out_s.DATAB
in_n[6] => out_w.DATAB
in_n[6] => out_e.DATAB
in_n[7] => out_l.DATAB
in_n[7] => out_s.DATAB
in_n[7] => out_w.DATAB
in_n[7] => out_e.DATAB
in_n[8] => out_l.DATAB
in_n[8] => out_s.DATAB
in_n[8] => out_w.DATAB
in_n[8] => out_e.DATAB
in_n[9] => out_l.DATAB
in_n[9] => out_s.DATAB
in_n[9] => out_w.DATAB
in_n[9] => out_e.DATAB
in_n[10] => out_l.DATAB
in_n[10] => out_s.DATAB
in_n[10] => out_w.DATAB
in_n[10] => out_e.DATAB
in_n[11] => out_l.DATAB
in_n[11] => out_s.DATAB
in_n[11] => out_w.DATAB
in_n[11] => out_e.DATAB
in_s[0] => out_l.DATAB
in_s[0] => out_n.DATAB
in_s[0] => out_w.DATAB
in_s[0] => out_e.DATAB
in_s[1] => out_l.DATAB
in_s[1] => out_n.DATAB
in_s[1] => out_w.DATAB
in_s[1] => out_e.DATAB
in_s[2] => out_l.DATAB
in_s[2] => out_n.DATAB
in_s[2] => out_w.DATAB
in_s[2] => out_e.DATAB
in_s[3] => out_l.DATAB
in_s[3] => out_n.DATAB
in_s[3] => out_w.DATAB
in_s[3] => out_e.DATAB
in_s[4] => out_l.DATAB
in_s[4] => out_n.DATAB
in_s[4] => out_w.DATAB
in_s[4] => out_e.DATAB
in_s[5] => out_l.DATAB
in_s[5] => out_n.DATAB
in_s[5] => out_w.DATAB
in_s[5] => out_e.DATAB
in_s[6] => out_l.DATAB
in_s[6] => out_n.DATAB
in_s[6] => out_w.DATAB
in_s[6] => out_e.DATAB
in_s[7] => out_l.DATAB
in_s[7] => out_n.DATAB
in_s[7] => out_w.DATAB
in_s[7] => out_e.DATAB
in_s[8] => out_l.DATAB
in_s[8] => out_n.DATAB
in_s[8] => out_w.DATAB
in_s[8] => out_e.DATAB
in_s[9] => out_l.DATAB
in_s[9] => out_n.DATAB
in_s[9] => out_w.DATAB
in_s[9] => out_e.DATAB
in_s[10] => out_l.DATAB
in_s[10] => out_n.DATAB
in_s[10] => out_w.DATAB
in_s[10] => out_e.DATAB
in_s[11] => out_l.DATAB
in_s[11] => out_n.DATAB
in_s[11] => out_w.DATAB
in_s[11] => out_e.DATAB
in_w[0] => out_l.DATAB
in_w[0] => out_n.DATAB
in_w[0] => out_s.DATAB
in_w[0] => out_e.DATAB
in_w[1] => out_l.DATAB
in_w[1] => out_n.DATAB
in_w[1] => out_s.DATAB
in_w[1] => out_e.DATAB
in_w[2] => out_l.DATAB
in_w[2] => out_n.DATAB
in_w[2] => out_s.DATAB
in_w[2] => out_e.DATAB
in_w[3] => out_l.DATAB
in_w[3] => out_n.DATAB
in_w[3] => out_s.DATAB
in_w[3] => out_e.DATAB
in_w[4] => out_l.DATAB
in_w[4] => out_n.DATAB
in_w[4] => out_s.DATAB
in_w[4] => out_e.DATAB
in_w[5] => out_l.DATAB
in_w[5] => out_n.DATAB
in_w[5] => out_s.DATAB
in_w[5] => out_e.DATAB
in_w[6] => out_l.DATAB
in_w[6] => out_n.DATAB
in_w[6] => out_s.DATAB
in_w[6] => out_e.DATAB
in_w[7] => out_l.DATAB
in_w[7] => out_n.DATAB
in_w[7] => out_s.DATAB
in_w[7] => out_e.DATAB
in_w[8] => out_l.DATAB
in_w[8] => out_n.DATAB
in_w[8] => out_s.DATAB
in_w[8] => out_e.DATAB
in_w[9] => out_l.DATAB
in_w[9] => out_n.DATAB
in_w[9] => out_s.DATAB
in_w[9] => out_e.DATAB
in_w[10] => out_l.DATAB
in_w[10] => out_n.DATAB
in_w[10] => out_s.DATAB
in_w[10] => out_e.DATAB
in_w[11] => out_l.DATAB
in_w[11] => out_n.DATAB
in_w[11] => out_s.DATAB
in_w[11] => out_e.DATAB
in_e[0] => out_l.DATAB
in_e[0] => out_n.DATAB
in_e[0] => out_s.DATAB
in_e[0] => out_w.DATAB
in_e[1] => out_l.DATAB
in_e[1] => out_n.DATAB
in_e[1] => out_s.DATAB
in_e[1] => out_w.DATAB
in_e[2] => out_l.DATAB
in_e[2] => out_n.DATAB
in_e[2] => out_s.DATAB
in_e[2] => out_w.DATAB
in_e[3] => out_l.DATAB
in_e[3] => out_n.DATAB
in_e[3] => out_s.DATAB
in_e[3] => out_w.DATAB
in_e[4] => out_l.DATAB
in_e[4] => out_n.DATAB
in_e[4] => out_s.DATAB
in_e[4] => out_w.DATAB
in_e[5] => out_l.DATAB
in_e[5] => out_n.DATAB
in_e[5] => out_s.DATAB
in_e[5] => out_w.DATAB
in_e[6] => out_l.DATAB
in_e[6] => out_n.DATAB
in_e[6] => out_s.DATAB
in_e[6] => out_w.DATAB
in_e[7] => out_l.DATAB
in_e[7] => out_n.DATAB
in_e[7] => out_s.DATAB
in_e[7] => out_w.DATAB
in_e[8] => out_l.DATAB
in_e[8] => out_n.DATAB
in_e[8] => out_s.DATAB
in_e[8] => out_w.DATAB
in_e[9] => out_l.DATAB
in_e[9] => out_n.DATAB
in_e[9] => out_s.DATAB
in_e[9] => out_w.DATAB
in_e[10] => out_l.DATAB
in_e[10] => out_n.DATAB
in_e[10] => out_s.DATAB
in_e[10] => out_w.DATAB
in_e[11] => out_l.DATAB
in_e[11] => out_n.DATAB
in_e[11] => out_s.DATAB
in_e[11] => out_w.DATAB
s_l[0] => Equal0.IN2
s_l[0] => Equal1.IN1
s_l[0] => Equal2.IN2
s_l[0] => Equal3.IN2
s_l[1] => Equal0.IN1
s_l[1] => Equal1.IN2
s_l[1] => Equal2.IN1
s_l[1] => Equal3.IN1
s_l[2] => Equal0.IN0
s_l[2] => Equal1.IN0
s_l[2] => Equal2.IN0
s_l[2] => Equal3.IN0
s_n[0] => Equal4.IN2
s_n[0] => Equal5.IN1
s_n[0] => Equal6.IN2
s_n[0] => Equal7.IN2
s_n[1] => Equal4.IN1
s_n[1] => Equal5.IN2
s_n[1] => Equal6.IN1
s_n[1] => Equal7.IN1
s_n[2] => Equal4.IN0
s_n[2] => Equal5.IN0
s_n[2] => Equal6.IN0
s_n[2] => Equal7.IN0
s_s[0] => Equal8.IN2
s_s[0] => Equal9.IN1
s_s[0] => Equal10.IN2
s_s[0] => Equal11.IN2
s_s[1] => Equal8.IN1
s_s[1] => Equal9.IN2
s_s[1] => Equal10.IN1
s_s[1] => Equal11.IN1
s_s[2] => Equal8.IN0
s_s[2] => Equal9.IN0
s_s[2] => Equal10.IN0
s_s[2] => Equal11.IN0
s_w[0] => Equal12.IN2
s_w[0] => Equal13.IN1
s_w[0] => Equal14.IN2
s_w[0] => Equal15.IN2
s_w[1] => Equal12.IN1
s_w[1] => Equal13.IN2
s_w[1] => Equal14.IN1
s_w[1] => Equal15.IN1
s_w[2] => Equal12.IN0
s_w[2] => Equal13.IN0
s_w[2] => Equal14.IN0
s_w[2] => Equal15.IN0
s_e[0] => Equal16.IN2
s_e[0] => Equal17.IN1
s_e[0] => Equal18.IN2
s_e[0] => Equal19.IN2
s_e[1] => Equal16.IN1
s_e[1] => Equal17.IN2
s_e[1] => Equal18.IN1
s_e[1] => Equal19.IN1
s_e[2] => Equal16.IN0
s_e[2] => Equal17.IN0
s_e[2] => Equal18.IN0
s_e[2] => Equal19.IN0
out_l[0] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[1] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[2] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[3] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[4] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[5] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[6] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[7] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[8] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[9] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[10] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_l[11] <= out_l.DB_MAX_OUTPUT_PORT_TYPE
out_n[0] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[4] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[5] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[6] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[7] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[8] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[9] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[10] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_n[11] <= out_n.DB_MAX_OUTPUT_PORT_TYPE
out_s[0] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[1] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[2] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[3] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[4] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[5] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[6] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[7] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[8] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[9] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[10] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_s[11] <= out_s.DB_MAX_OUTPUT_PORT_TYPE
out_w[0] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[1] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[2] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[3] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[4] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[5] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[6] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[7] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[8] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[9] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[10] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_w[11] <= out_w.DB_MAX_OUTPUT_PORT_TYPE
out_e[0] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[1] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[2] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[3] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[4] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[5] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[6] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[7] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[8] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[9] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[10] <= out_e.DB_MAX_OUTPUT_PORT_TYPE
out_e[11] <= out_e.DB_MAX_OUTPUT_PORT_TYPE


