# A Good Constraint Conversation

![xilinx_logo_1](xilinx_logo_1.png)

This Xilinx community forums link contains some good information on what's actually needed to constrain I/O (embedded in a conversation about simplifying constraints).

" FPGA I/O analysis - keeping it simple?" @ \[[<u><span>link</span></u>](https://forums.xilinx.com/t5/Timing-Analysis/FPGA-I-O-analysis-keeping-it-simple/td-p/759446)\]

**<u><span>References</span></u>**

-   Xilinx logo found via [<u><span>https://twitter.com/xilinxinc</span></u>](https://twitter.com/xilinxinc) at \[[<u><span>link</span></u>](https://pbs.twimg.com/profile_images/535545777020338176/pEWdIYq__400x400.png)\]