

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_find_minmax'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- find_minmax  |        ?|        ?|         6|          2|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    292|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    123|    -|
|Register         |        -|    -|     328|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     328|    435|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U29  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |sparsemux_9_2_32_1_1_U30         |sparsemux_9_2_32_1_1         |        0|   0|  0|  20|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|  20|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_235_p2     |         +|   0|  0|  38|          31|           1|
    |and_ln241_1_fu_381_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln241_fu_376_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln247_1_fu_329_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln247_fu_323_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln116_fu_184_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln241_1_fu_364_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln241_fu_358_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln247_1_fu_293_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln247_2_fu_305_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln247_3_fu_311_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln247_fu_287_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln241_fu_370_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln247_1_fu_317_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln247_fu_299_p2      |        or|   0|  0|   2|           1|           1|
    |max_val_fu_387_p3       |    select|   0|  0|  32|           1|          32|
    |min_val_fu_335_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 292|         166|         115|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3               |   9|          2|   31|         62|
    |ap_sig_allocacmp_max_val_2_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_min_val_2_load_1  |   9|          2|   32|         64|
    |grp_fu_158_opcode                  |  14|          3|    5|         15|
    |grp_fu_158_p0                      |  14|          3|   32|         96|
    |i_fu_76                            |   9|          2|   31|         62|
    |max_val_2_fu_68                    |   9|          2|   32|         64|
    |min_val_2_fu_72                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 123|         27|  231|        500|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_3_reg_432                       |  31|   0|   31|          0|
    |i_fu_76                           |  31|   0|   31|          0|
    |icmp_ln116_reg_438                |   1|   0|    1|          0|
    |icmp_ln116_reg_438_pp0_iter1_reg  |   1|   0|    1|          0|
    |max_val_2_fu_68                   |  32|   0|   32|          0|
    |max_val_2_load_1_reg_477          |  32|   0|   32|          0|
    |max_val_reg_494                   |  32|   0|   32|          0|
    |min_val_2_fu_72                   |  32|   0|   32|          0|
    |min_val_2_load_1_reg_470          |  32|   0|   32|          0|
    |min_val_reg_489                   |  32|   0|   32|          0|
    |or_ln247_1_reg_484                |   1|   0|    1|          0|
    |y_assign_reg_462                  |  32|   0|   32|          0|
    |y_assign_reg_462_pp0_iter1_reg    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 328|   0|  328|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_find_minmax|  return value|
|min_val_3             |   in|   32|     ap_none|                                  min_val_3|        scalar|
|n                     |   in|   32|     ap_none|                                          n|        scalar|
|data_address0         |  out|    8|   ap_memory|                                       data|         array|
|data_ce0              |  out|    1|   ap_memory|                                       data|         array|
|data_q0               |   in|   32|   ap_memory|                                       data|         array|
|data_1_address0       |  out|    8|   ap_memory|                                     data_1|         array|
|data_1_ce0            |  out|    1|   ap_memory|                                     data_1|         array|
|data_1_q0             |   in|   32|   ap_memory|                                     data_1|         array|
|data_2_address0       |  out|    8|   ap_memory|                                     data_2|         array|
|data_2_ce0            |  out|    1|   ap_memory|                                     data_2|         array|
|data_2_q0             |   in|   32|   ap_memory|                                     data_2|         array|
|data_3_address0       |  out|    8|   ap_memory|                                     data_3|         array|
|data_3_ce0            |  out|    1|   ap_memory|                                     data_3|         array|
|data_3_q0             |   in|   32|   ap_memory|                                     data_3|         array|
|min_val_2_out         |  out|   32|      ap_vld|                              min_val_2_out|       pointer|
|min_val_2_out_ap_vld  |  out|    1|      ap_vld|                              min_val_2_out|       pointer|
|max_val_2_out         |  out|   32|      ap_vld|                              max_val_2_out|       pointer|
|max_val_2_out_ap_vld  |  out|    1|      ap_vld|                              max_val_2_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%max_val_2 = alloca i32 1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:240->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 9 'alloca' 'max_val_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%min_val_2 = alloca i32 1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:246->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 10 'alloca' 'min_val_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 12 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%min_val_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %min_val_3"   --->   Operation 13 'read' 'min_val_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln116 = store i31 1, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 14 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln246 = store i32 %min_val_3_read, i32 %min_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:246->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 15 'store' 'store_ln246' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln240 = store i32 %min_val_3_read, i32 %max_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:240->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 16 'store' 'store_ln240' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc41"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_3 = load i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 18 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %i_3" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 19 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln116 = icmp_slt  i32 %zext_ln116, i32 %n_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 20 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc55.preheader.exitStub, void %for.inc41.split" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 21 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i_3, i32 2, i32 9" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 22 'partselect' 'lshr_ln3' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %lshr_ln3" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 23 'zext' 'zext_ln116_1' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln116_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 24 'getelementptr' 'data_addr' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln116_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 25 'getelementptr' 'data_1_addr' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln116_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 26 'getelementptr' 'data_2_addr' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln116_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 27 'getelementptr' 'data_3_addr' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 28 'load' 'data_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 29 'load' 'data_1_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 30 'load' 'data_2_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 31 'load' 'data_3_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i31 %i_3" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 32 'trunc' 'trunc_ln116' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 33 'load' 'data_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 34 'load' 'data_1_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 35 'load' 'data_2_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 36 'load' 'data_3_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%y_assign = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i2 3, i32 %data_3_load, i32 <undef>, i2 %trunc_ln116" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 37 'sparsemux' 'y_assign' <Predicate = (icmp_ln116)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.52ns)   --->   "%add_ln116 = add i31 %i_3, i31 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 38 'add' 'add_ln116' <Predicate = (icmp_ln116)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln116 = store i31 %add_ln116, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 39 'store' 'store_ln116' <Predicate = (icmp_ln116)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%min_val_2_load_1 = load i32 %min_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 40 'load' 'min_val_2_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %min_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 41 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%max_val_2_load_1 = load i32 %max_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 42 'load' 'max_val_2_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln247 = bitcast i32 %min_val_2_load_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 43 'bitcast' 'bitcast_ln247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln247, i32 23, i32 30" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 44 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i32 %bitcast_ln247" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 45 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln247_1 = bitcast i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 46 'bitcast' 'bitcast_ln247_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln247_1, i32 23, i32 30" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 47 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln247_1 = trunc i32 %bitcast_ln247_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 48 'trunc' 'trunc_ln247_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln247 = icmp_ne  i8 %tmp_3, i8 255" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 49 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.28ns)   --->   "%icmp_ln247_1 = icmp_eq  i23 %trunc_ln247, i23 0" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 50 'icmp' 'icmp_ln247_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node min_val)   --->   "%or_ln247 = or i1 %icmp_ln247_1, i1 %icmp_ln247" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 51 'or' 'or_ln247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.91ns)   --->   "%icmp_ln247_2 = icmp_ne  i8 %tmp_5, i8 255" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 52 'icmp' 'icmp_ln247_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.28ns)   --->   "%icmp_ln247_3 = icmp_eq  i23 %trunc_ln247_1, i23 0" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 53 'icmp' 'icmp_ln247_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.97ns)   --->   "%or_ln247_1 = or i1 %icmp_ln247_3, i1 %icmp_ln247_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 54 'or' 'or_ln247_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %min_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 55 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node min_val)   --->   "%and_ln247 = and i1 %tmp_6, i1 %or_ln247_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 56 'and' 'and_ln247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node min_val)   --->   "%and_ln247_1 = and i1 %and_ln247, i1 %or_ln247" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 57 'and' 'and_ln247_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%min_val = select i1 %and_ln247_1, i32 %min_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 58 'select' 'min_val' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 59 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%max_val_2_load = load i32 %max_val_2"   --->   Operation 75 'load' 'max_val_2_load' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%min_val_2_load = load i32 %min_val_2"   --->   Operation 76 'load' 'min_val_2_load' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %min_val_2_out, i32 %min_val_2_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_2_out, i32 %max_val_2_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (!icmp_ln116)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln241 = bitcast i32 %max_val_2_load_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 60 'bitcast' 'bitcast_ln241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln241, i32 23, i32 30" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 61 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i32 %bitcast_ln241" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 62 'trunc' 'trunc_ln241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.91ns)   --->   "%icmp_ln241 = icmp_ne  i8 %tmp_7, i8 255" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 63 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (2.28ns)   --->   "%icmp_ln241_1 = icmp_eq  i23 %trunc_ln241, i23 0" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 64 'icmp' 'icmp_ln241_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%or_ln241 = or i1 %icmp_ln241_1, i1 %icmp_ln241" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 65 'or' 'or_ln241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 66 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%and_ln241 = and i1 %tmp_9, i1 %or_ln247_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 67 'and' 'and_ln241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%and_ln241_1 = and i1 %and_ln241, i1 %or_ln241" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 68 'and' 'and_ln241_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%max_val = select i1 %and_ln241_1, i32 %max_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 69 'select' 'max_val' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln246 = store i32 %min_val, i32 %min_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:246->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 70 'store' 'store_ln246' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:117]   --->   Operation 71 'specpipeline' 'specpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 72 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln240 = store i32 %max_val, i32 %max_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:240->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 73 'store' 'store_ln240' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc41" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 74 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ min_val_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ min_val_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ max_val_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val_2          (alloca       ) [ 0111111]
min_val_2          (alloca       ) [ 0111110]
i                  (alloca       ) [ 0110000]
n_read             (read         ) [ 0000000]
min_val_3_read     (read         ) [ 0000000]
store_ln116        (store        ) [ 0000000]
store_ln246        (store        ) [ 0000000]
store_ln240        (store        ) [ 0000000]
br_ln0             (br           ) [ 0000000]
i_3                (load         ) [ 0010000]
zext_ln116         (zext         ) [ 0000000]
icmp_ln116         (icmp         ) [ 0111100]
br_ln116           (br           ) [ 0000000]
lshr_ln3           (partselect   ) [ 0000000]
zext_ln116_1       (zext         ) [ 0000000]
data_addr          (getelementptr) [ 0010000]
data_1_addr        (getelementptr) [ 0010000]
data_2_addr        (getelementptr) [ 0010000]
data_3_addr        (getelementptr) [ 0010000]
trunc_ln116        (trunc        ) [ 0000000]
data_load          (load         ) [ 0000000]
data_1_load        (load         ) [ 0000000]
data_2_load        (load         ) [ 0000000]
data_3_load        (load         ) [ 0000000]
y_assign           (sparsemux    ) [ 0111110]
add_ln116          (add          ) [ 0000000]
store_ln116        (store        ) [ 0000000]
min_val_2_load_1   (load         ) [ 0010100]
max_val_2_load_1   (load         ) [ 0100010]
bitcast_ln247      (bitcast      ) [ 0000000]
tmp_3              (partselect   ) [ 0000000]
trunc_ln247        (trunc        ) [ 0000000]
bitcast_ln247_1    (bitcast      ) [ 0000000]
tmp_5              (partselect   ) [ 0000000]
trunc_ln247_1      (trunc        ) [ 0000000]
icmp_ln247         (icmp         ) [ 0000000]
icmp_ln247_1       (icmp         ) [ 0000000]
or_ln247           (or           ) [ 0000000]
icmp_ln247_2       (icmp         ) [ 0000000]
icmp_ln247_3       (icmp         ) [ 0000000]
or_ln247_1         (or           ) [ 0100010]
tmp_6              (fcmp         ) [ 0000000]
and_ln247          (and          ) [ 0000000]
and_ln247_1        (and          ) [ 0000000]
min_val            (select       ) [ 0100010]
bitcast_ln241      (bitcast      ) [ 0000000]
tmp_7              (partselect   ) [ 0000000]
trunc_ln241        (trunc        ) [ 0000000]
icmp_ln241         (icmp         ) [ 0000000]
icmp_ln241_1       (icmp         ) [ 0000000]
or_ln241           (or           ) [ 0000000]
tmp_9              (fcmp         ) [ 0000000]
and_ln241          (and          ) [ 0000000]
and_ln241_1        (and          ) [ 0000000]
max_val            (select       ) [ 0010001]
store_ln246        (store        ) [ 0000000]
specpipeline_ln117 (specpipeline ) [ 0000000]
specloopname_ln116 (specloopname ) [ 0000000]
store_ln240        (store        ) [ 0000000]
br_ln116           (br           ) [ 0000000]
max_val_2_load     (load         ) [ 0000000]
min_val_2_load     (load         ) [ 0000000]
write_ln0          (write        ) [ 0000000]
write_ln0          (write        ) [ 0000000]
ret_ln0            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="min_val_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_val_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="min_val_2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_val_2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_val_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_2_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4float.float.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="max_val_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="min_val_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_val_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="n_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="min_val_3_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_val_3_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln0_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="data_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="data_3_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/3 tmp_9/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln116_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="31" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln246_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln240_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_3_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln116_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln116_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="lshr_ln3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="31" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="5" slack="0"/>
<pin id="195" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln116_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln116_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="1"/>
<pin id="210" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="y_assign_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="2" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="2" slack="0"/>
<pin id="216" dir="0" index="4" bw="32" slack="0"/>
<pin id="217" dir="0" index="5" bw="2" slack="0"/>
<pin id="218" dir="0" index="6" bw="32" slack="0"/>
<pin id="219" dir="0" index="7" bw="2" slack="0"/>
<pin id="220" dir="0" index="8" bw="32" slack="0"/>
<pin id="221" dir="0" index="9" bw="32" slack="0"/>
<pin id="222" dir="0" index="10" bw="2" slack="0"/>
<pin id="223" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="y_assign/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln116_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="1"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln116_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="0" index="1" bw="31" slack="1"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="min_val_2_load_1_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_val_2_load_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="max_val_2_load_1_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="3"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_2_load_1/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="bitcast_ln247_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln247/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln247_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln247/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bitcast_ln247_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln247_1/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln247_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln247_1/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln247_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln247_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="23" slack="0"/>
<pin id="295" dir="0" index="1" bw="23" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247_1/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="or_ln247_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln247/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln247_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247_2/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln247_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="23" slack="0"/>
<pin id="313" dir="0" index="1" bw="23" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247_3/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln247_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln247_1/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="and_ln247_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln247/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="and_ln247_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln247_1/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="min_val_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="0" index="2" bw="32" slack="2"/>
<pin id="339" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="bitcast_ln241_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln241/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln241_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln241/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln241_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln241_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="23" slack="0"/>
<pin id="366" dir="0" index="1" bw="23" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241_1/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln241_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln241/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln241_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="1"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln241/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="and_ln241_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln241_1/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="max_val_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="1"/>
<pin id="390" dir="0" index="2" bw="32" slack="3"/>
<pin id="391" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln246_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="0" index="1" bw="32" slack="4"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln240_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="0" index="1" bw="32" slack="5"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="max_val_2_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="3"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_2_load/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="min_val_2_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="3"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_val_2_load/4 "/>
</bind>
</comp>

<comp id="409" class="1005" name="max_val_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_val_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="min_val_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_val_2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="31" slack="0"/>
<pin id="427" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="432" class="1005" name="i_3_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="31" slack="1"/>
<pin id="434" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="icmp_ln116_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="442" class="1005" name="data_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="data_1_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="1"/>
<pin id="449" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="data_2_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="data_3_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="1"/>
<pin id="459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_3_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="y_assign_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="470" class="1005" name="min_val_2_load_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_val_2_load_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="max_val_2_load_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_2_load_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="or_ln247_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln247_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="min_val_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_val "/>
</bind>
</comp>

<comp id="494" class="1005" name="max_val_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="66" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="66" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="106" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="113" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="120" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="127" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="86" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="86" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="80" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="177" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="190" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="226"><net_src comp="134" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="228"><net_src comp="140" pin="3"/><net_sink comp="211" pin=4"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="211" pin=5"/></net>

<net id="230"><net_src comp="146" pin="3"/><net_sink comp="211" pin=6"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="211" pin=7"/></net>

<net id="232"><net_src comp="152" pin="3"/><net_sink comp="211" pin=8"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="211" pin=9"/></net>

<net id="234"><net_src comp="208" pin="1"/><net_sink comp="211" pin=10"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="253" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="256" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="266" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="273" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="283" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="305" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="158" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="299" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="46" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="341" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="344" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="354" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="358" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="158" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="370" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="408"><net_src comp="405" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="412"><net_src comp="68" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="420"><net_src comp="72" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="428"><net_src comp="76" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="435"><net_src comp="177" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="441"><net_src comp="184" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="106" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="450"><net_src comp="113" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="455"><net_src comp="120" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="460"><net_src comp="127" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="465"><net_src comp="211" pin="11"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="473"><net_src comp="245" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="480"><net_src comp="249" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="487"><net_src comp="317" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="492"><net_src comp="335" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="497"><net_src comp="387" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="397" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_val_2_out | {4 }
	Port: max_val_2_out | {4 }
 - Input state : 
	Port: calculate_statistics_Pipeline_find_minmax : min_val_3 | {1 }
	Port: calculate_statistics_Pipeline_find_minmax : n | {1 }
	Port: calculate_statistics_Pipeline_find_minmax : data | {1 2 }
	Port: calculate_statistics_Pipeline_find_minmax : data_1 | {1 2 }
	Port: calculate_statistics_Pipeline_find_minmax : data_2 | {1 2 }
	Port: calculate_statistics_Pipeline_find_minmax : data_3 | {1 2 }
  - Chain level:
	State 1
		store_ln116 : 1
		i_3 : 1
		zext_ln116 : 2
		icmp_ln116 : 3
		br_ln116 : 4
		lshr_ln3 : 2
		zext_ln116_1 : 3
		data_addr : 4
		data_1_addr : 4
		data_2_addr : 4
		data_3_addr : 4
		data_load : 5
		data_1_load : 5
		data_2_load : 5
		data_3_load : 5
	State 2
		y_assign : 1
		store_ln116 : 1
	State 3
		tmp_6 : 1
	State 4
		tmp_3 : 1
		trunc_ln247 : 1
		tmp_5 : 1
		trunc_ln247_1 : 1
		icmp_ln247 : 2
		icmp_ln247_1 : 2
		or_ln247 : 3
		icmp_ln247_2 : 2
		icmp_ln247_3 : 2
		or_ln247_1 : 3
		and_ln247 : 3
		and_ln247_1 : 3
		min_val : 3
		tmp_9 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 5
		tmp_7 : 1
		trunc_ln241 : 1
		icmp_ln241 : 2
		icmp_ln241_1 : 2
		or_ln241 : 3
		and_ln241 : 1
		and_ln241_1 : 3
		max_val : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln116_fu_184     |    0    |    39   |
|          |     icmp_ln247_fu_287     |    0    |    15   |
|          |    icmp_ln247_1_fu_293    |    0    |    30   |
|   icmp   |    icmp_ln247_2_fu_305    |    0    |    15   |
|          |    icmp_ln247_3_fu_311    |    0    |    30   |
|          |     icmp_ln241_fu_358     |    0    |    15   |
|          |    icmp_ln241_1_fu_364    |    0    |    30   |
|----------|---------------------------|---------|---------|
|  select  |       min_val_fu_335      |    0    |    32   |
|          |       max_val_fu_387      |    0    |    32   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln116_fu_235     |    0    |    38   |
|----------|---------------------------|---------|---------|
| sparsemux|      y_assign_fu_211      |    0    |    20   |
|----------|---------------------------|---------|---------|
|          |      and_ln247_fu_323     |    0    |    2    |
|    and   |     and_ln247_1_fu_329    |    0    |    2    |
|          |      and_ln241_fu_376     |    0    |    2    |
|          |     and_ln241_1_fu_381    |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |      or_ln247_fu_299      |    0    |    2    |
|    or    |     or_ln247_1_fu_317     |    0    |    2    |
|          |      or_ln241_fu_370      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |     n_read_read_fu_80     |    0    |    0    |
|          | min_val_3_read_read_fu_86 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_92   |    0    |    0    |
|          |   write_ln0_write_fu_99   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   fcmp   |         grp_fu_158        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln116_fu_180     |    0    |    0    |
|          |    zext_ln116_1_fu_200    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      lshr_ln3_fu_190      |    0    |    0    |
|partselect|        tmp_3_fu_256       |    0    |    0    |
|          |        tmp_5_fu_273       |    0    |    0    |
|          |        tmp_7_fu_344       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln116_fu_208    |    0    |    0    |
|   trunc  |     trunc_ln247_fu_266    |    0    |    0    |
|          |    trunc_ln247_1_fu_283   |    0    |    0    |
|          |     trunc_ln241_fu_354    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   310   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   data_1_addr_reg_447  |    8   |
|   data_2_addr_reg_452  |    8   |
|   data_3_addr_reg_457  |    8   |
|    data_addr_reg_442   |    8   |
|       i_3_reg_432      |   31   |
|        i_reg_425       |   31   |
|   icmp_ln116_reg_438   |    1   |
|max_val_2_load_1_reg_477|   32   |
|    max_val_2_reg_409   |   32   |
|     max_val_reg_494    |   32   |
|min_val_2_load_1_reg_470|   32   |
|    min_val_2_reg_417   |   32   |
|     min_val_reg_489    |   32   |
|   or_ln247_1_reg_484   |    1   |
|    y_assign_reg_462    |   32   |
+------------------------+--------+
|          Total         |   320  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_140 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_146 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_152 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_158    |  p0  |   4  |  32  |   128  ||    0    ||    20   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   192  ||  8.1786 ||    0    ||    56   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   310  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    0   |   56   |
|  Register |    -   |   320  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   320  |   366  |
+-----------+--------+--------+--------+
