
          Lattice Mapping Report File for Design Module 'top_level'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     PUF_impl1.ngd -o PUF_impl1_map.ncd -pr PUF_impl1.prf -mp PUF_impl1.mrp -lpf
     /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1/PUF_impl1.lpf -lpf
     /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/PUF.lpf -c 0 -gui -msgset
     /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  05/03/21  15:04:29

Design Summary
--------------

   Number of registers:    281 out of  7209 (4%)
      PFU registers:          281 out of  6864 (4%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       238 out of  3432 (7%)
      SLICEs as Logic/ROM:    238 out of  3432 (7%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:        245 out of  6864 (4%)
      Number used as logic LUTs:        245
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 26 + 4(JTAG) out of 115 (26%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net cpu_fpga_clk_c: 142 loads, 142 rising, 0 falling (Driver: PIO
     cpu_fpga_clk )
   Number of Clock Enables:  17

                                    Page 1




Design:  top_level                                     Date:  05/03/21  15:04:29

Design Summary (cont)
---------------------
     Net cpu_fpga_clk_c_enable_47: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_62: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_77: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_92: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_107: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_122: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_137: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_152: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_167: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_182: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_197: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_212: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_227: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_230: 2 loads, 2 LSLICEs
     Net cpu_fpga_clk_c_enable_245: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_32: 8 loads, 8 LSLICEs
     Net cpu_fpga_clk_c_enable_260: 8 loads, 8 LSLICEs
   Number of LSRs:  2
     Net n3534: 1 loads, 1 LSLICEs
     Net n1789: 9 loads, 9 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net address_0: 122 loads
     Net address_1: 78 loads
     Net BUFF_0_0: 65 loads
     Net address_2: 48 loads
     Net BUFF_0_1: 33 loads
     Net address_3: 32 loads
     Net BUFF_0_2: 18 loads
     Net n3534: 17 loads
     Net cpu_fpga_bus_d_out_0: 16 loads
     Net cpu_fpga_bus_d_out_10: 16 loads




   Number of warnings:  4
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'cpu_fpga_bus_a[5]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_a[4]' has no legal load.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_a[5:0](5)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_a[5:0](4)...logic will be discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |

                                    Page 2




Design:  top_level                                     Date:  05/03/21  15:04:29

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[9]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[10]  | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[11]  | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_int_n      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[12]  | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[13]  | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[0]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[1]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[14]  | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[2]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[3]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_rst        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[4]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[15]  | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[5]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[6]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[7]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_clk        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_ne1    | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_nwe    | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_noe    | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_a[0]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[8]   | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_a[1]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_a[2]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_a[3]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[0]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[1]       | OUTPUT    | LVCMOS33  |            |

                                    Page 3




Design:  top_level                                     Date:  05/03/21  15:04:29

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| fpga_io_gp[2]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[3]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[4]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[5]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[6]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[7]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i1973 undriven or does not drive anything - clipped.
Signal n2761 was merged into signal n1789
Signal n2760 was merged into signal cpu_fpga_rst_c
Signal n2626 was merged into signal cpu_fpga_bus_d_15__N_17
Signal VCC_net undriven or does not drive anything - clipped.
Block i770_1_lut was optimized away.
Block i769_1_lut was optimized away.
Block i648_1_lut was optimized away.

     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is
        'cpu_fpga_rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'cpu_fpga_rst_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 18 

     Type and instance name of component: 
   Register : cpu_fpga_bus_d__i0

                                    Page 4




Design:  top_level                                     Date:  05/03/21  15:04:29

GSR Usage (cont)
----------------
   Register : i103_278
   Register : STATE_FSM_i2
   Register : cpu_fpga_bus_d__i1
   Register : cpu_fpga_bus_d__i2
   Register : cpu_fpga_bus_d__i3
   Register : cpu_fpga_bus_d__i4
   Register : cpu_fpga_bus_d__i5
   Register : cpu_fpga_bus_d__i6
   Register : cpu_fpga_bus_d__i7
   Register : cpu_fpga_bus_d__i8
   Register : cpu_fpga_bus_d__i9
   Register : cpu_fpga_bus_d__i10
   Register : cpu_fpga_bus_d__i11
   Register : cpu_fpga_bus_d__i12
   Register : cpu_fpga_bus_d__i13
   Register : cpu_fpga_bus_d__i14
   Register : cpu_fpga_bus_d__i15

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 266 MB
        
































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
