<stg><name>bf_mult.2</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="8" op_0_bw="32">
<![CDATA[
:0 %i_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_01"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="166" op_0_bw="32">
<![CDATA[
:1 %tmp_V_1_in_in = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_V_1_in_in"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="166" op_0_bw="32">
<![CDATA[
:2 %tmp_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="166" op_0_bw="32">
<![CDATA[
:3 %z_V_write_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_V_write_assign"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
:4 %x_V_read_1 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x_V_read

]]></Node>
<StgValue><ssdm name="x_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="166" op_0_bw="64">
<![CDATA[
:5 %p_Val2_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_6_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="163" op_0_bw="166">
<![CDATA[
:6 %trunc_ln46 = trunc i166 %x_V_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="166">
<![CDATA[
:7 %trunc_ln46_1 = trunc i166 %x_V_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="166" op_0_bw="1" op_1_bw="166" op_2_bw="166">
<![CDATA[
:8 %tmp_V = select i1 %trunc_ln46_1, i166 %x_V_read_1, i166 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:9 %store_ln56 = store i166 %tmp_V, i166 %z_V_write_assign

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:10 %store_ln56 = store i166 %tmp_V, i166 %tmp_V_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="166" op_1_bw="166">
<![CDATA[
:11 %store_ln56 = store i166 %x_V_read_1, i166 %tmp_V_1_in_in

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12 %store_ln56 = store i8 1, i8 %i_01

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln56 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit:1 %tmp_V_1_in_in_load = load i166 %tmp_V_1_in_in

]]></Node>
<StgValue><ssdm name="tmp_V_1_in_in_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit:0 %i = load i8 %i_01

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit:2 %icmp_ln56 = icmp_eq  i8 %i, i8 163

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit:4 %br_ln56 = br i1 %icmp_ln56, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split:0 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="166" op_0_bw="166" op_1_bw="166">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split:1 %tmp_V_3 = shl i166 %tmp_V_1_in_in_load, i166 1

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="166" op_2_bw="32">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %tmp_V_1_in_in_load, i32 162

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split:3 %br_ln58 = br i1 %tmp, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split._Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit_crit_edge, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split._Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit_crit_edge:0 %store_ln58 = store i166 %tmp_V_3, i166 %tmp_V_1_in_in

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split._Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit_crit_edge:1 %br_ln58 = br void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader3.preheader:0 %call_ln1026 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_1, i166 %tmp_V_3, i166 %tmp_V_1_in_in

]]></Node>
<StgValue><ssdm name="call_ln1026"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
:0 %z_V_write_assign_load = load i166 %z_V_write_assign

]]></Node>
<StgValue><ssdm name="z_V_write_assign_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="166">
<![CDATA[
:1 %ret_ln66 = ret i166 %z_V_write_assign_load

]]></Node>
<StgValue><ssdm name="ret_ln66"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader3.preheader:0 %call_ln1026 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_1, i166 %tmp_V_3, i166 %tmp_V_1_in_in

]]></Node>
<StgValue><ssdm name="call_ln1026"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:1 %br_ln0 = br void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="163" op_0_bw="8">
<![CDATA[
_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit:0 %zext_ln820 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln820"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="163" op_0_bw="163" op_1_bw="163">
<![CDATA[
_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit:1 %shl_ln820 = shl i163 1, i163 %zext_ln820

]]></Node>
<StgValue><ssdm name="shl_ln820"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="163" op_0_bw="163" op_1_bw="163">
<![CDATA[
_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit:2 %and_ln820 = and i163 %shl_ln820, i163 %trunc_ln46

]]></Node>
<StgValue><ssdm name="and_ln820"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="163" op_1_bw="163">
<![CDATA[
_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit:3 %p_Result_s = icmp_eq  i163 %and_ln820, i163 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit:4 %br_ln61 = br i1 %p_Result_s, void %.preheader.preheader, void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit13

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="166" op_0_bw="166" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %tmp_V_1_in_in_load_1 = load i166 %tmp_V_1_in_in

]]></Node>
<StgValue><ssdm name="tmp_V_1_in_in_load_1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %tmp_V_1_load = load i166 %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_V_1_load"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
.preheader.preheader:2 %call_ln0 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_15, i166 %tmp_V_1_load, i166 %tmp_V_1_in_in_load_1, i166 %p_Val2_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="166" op_2_bw="166" op_3_bw="166">
<![CDATA[
.preheader.preheader:2 %call_ln0 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_15, i166 %tmp_V_1_load, i166 %tmp_V_1_in_in_load_1, i166 %p_Val2_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="166" op_0_bw="166" op_1_bw="0">
<![CDATA[
.preheader.preheader:3 %p_Val2_6_loc_load = load i166 %p_Val2_6_loc

]]></Node>
<StgValue><ssdm name="p_Val2_6_loc_load"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %store_ln0 = store i166 %p_Val2_6_loc_load, i166 %z_V_write_assign

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="166" op_1_bw="166" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader.preheader:5 %store_ln0 = store i166 %p_Val2_6_loc_load, i166 %tmp_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6 %br_ln0 = br void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit13:0 %i_15 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit13:1 %store_ln56 = store i8 %i_15, i8 %i_01

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit13:2 %br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
