*inference* is the phase where a trained model takes new, unseen data as input and produces an output.
training is learning , inference is applying

SRAM, fast expensive , on logic die.

DRAM, comprises an array of memory cells laid out in a grid, each storing one bit of information.
all modern DRAM uses a 1T1C cell, denoting 1 transitor and 1 capacitor.
the transitor controls access to the cell, and the capacitor stores the information in the form of a small electrical charge.