From abfcd415893baccccac0cfce69f89f7701dae328 Mon Sep 17 00:00:00 2001
From: Elliot Buller <elliot@tinylabs.io>
Date: Mon, 21 Sep 2020 15:27:37 -0600
Subject: [PATCH 2/2] Add fusesoc generators

---
 sw/ahb3lite_intercon.py | 319 ++++++++++++++++++++++++++++++++++++++++
 sw/verilogwriter.py     | 130 ++++++++++++++++
 2 files changed, 449 insertions(+)
 create mode 100644 sw/ahb3lite_intercon.py
 create mode 100644 sw/verilogwriter.py

diff --git a/sw/ahb3lite_intercon.py b/sw/ahb3lite_intercon.py
new file mode 100644
index 0000000..dc1c4fd
--- /dev/null
+++ b/sw/ahb3lite_intercon.py
@@ -0,0 +1,319 @@
+#!/usr/bin/env python
+import sys
+from collections import OrderedDict, defaultdict
+import yaml
+import math
+
+from verilogwriter import Signal, Wire, Instance, ModulePort, VerilogWriter, LocalParam, Assign
+
+AHB3_MASTER_PORTS = [
+  Signal('HSEL'),
+  Signal('HADDR', 32),
+  Signal('HWDATA', 32),
+  Signal('HWRITE'),
+  Signal('HSIZE', 3),
+  Signal('HBURST', 3),
+  Signal('HPROT', 4),
+  Signal('HTRANS', 2),
+  Signal('HMASTLOCK'),
+  #Signal('HREADYOUT'),
+]
+
+AHB3_SLAVE_PORTS  = [
+  Signal('HRDATA', 32),
+  Signal('HRESP'),
+  #Signal('HREADY'),
+]
+
+AHB3_DATA_WIDTH = defaultdict(float, { 'dat': 1.0 })
+
+class Error(Exception):
+  """Base error for ahb3_intercon_gen"""
+
+class UnknownPropertyError(Error):
+  """An unknown property was encounterned while parsing the config file."""
+
+def parse_number(s):
+    if type(s) == int:
+        return s
+    if s.startswith('0x'):
+        return int(s, 16)
+    else:
+        return int(s)
+
+class Master:
+    def __init__(self, name, index, d=None):
+        self.name = name
+        self.index = index
+        self.datawidth = 32
+        self.slaves = []
+        self.priority = 0
+        if d:
+            self.load_dict(d)
+
+    def load_dict(self, d):
+      for key, value in d.items():
+        if key == 'priority':
+          self.priority = int (value)
+        elif key == 'slaves':
+          self.slaves = value
+        else:
+          raise UnknownPropertyError(
+            "Unknown property '%s' in master section '%s'" % (
+              key, self.name))
+
+class Slave:
+    def __init__(self, name, index, d=None):
+        self.name = name
+        self.index = index
+        self.masters = []
+        self.datawidth = 32
+        self.offset = 0
+        self.size = 0
+        self.mask = 0
+        if d:
+            self.load_dict(d)
+
+    def load_dict(self, d):
+        for key, value in d.items():
+            if key == 'datawidth':
+                self.datawidth = parse_number(value)
+            elif key == 'offset':
+                self.offset = parse_number(value)
+            elif key == 'size':
+                self.size = parse_number(value)
+                self.mask = ~(self.size-1) & 0xffffffff
+            elif key == 'idx':
+                pass
+            else:
+                raise UnknownPropertyError(
+                    "Unknown property '%s' in slave section '%s'" % (
+                    key, self.name))
+
+class Parameter:
+    def __init__(self, name, value):
+        self.name  = name
+        self.value = value
+
+class Port:
+    def __init__(self, name, value):
+        self.name = name
+        self.value = value
+
+def xsort(a):
+  print (a[0])
+  print (a[1])
+  print (type (a))
+
+class AHB3Intercon:
+    def __init__(self, name, config_file):
+        self.verilog_writer = VerilogWriter(name)
+        self.template_writer = VerilogWriter(name);
+        self.name = name
+        d = OrderedDict()
+        self.slaves = OrderedDict()
+        self.masters = OrderedDict()
+        import yaml
+
+        def ordered_load(stream, Loader=yaml.Loader, object_pairs_hook=OrderedDict):
+            class OrderedLoader(Loader):
+                pass
+            def construct_mapping(loader, node):
+                loader.flatten_mapping(node)
+                return object_pairs_hook(loader.construct_pairs(node))
+            OrderedLoader.add_constructor(
+                yaml.resolver.BaseResolver.DEFAULT_MAPPING_TAG,
+                construct_mapping)
+            return yaml.load(stream, OrderedLoader)
+        data = ordered_load(open(config_file))
+
+        config     = data['parameters']
+        files_root = data['files_root']
+        self.vlnv       = data['vlnv']
+
+        index = 0
+        for k,v in config['masters'].items():
+            print("Found master " + k)
+            self.masters[k] = Master(k,index,v)
+            index = index + 1
+        index = 0
+        # Sort by idx param
+        for k,v in config['slaves'].items():
+          v.setdefault ('idx', 1)
+        sslaves = sorted (config['slaves'].items(), key=lambda x: x[1]['idx'])
+        for k,v in sslaves:
+            print("Found slave " + k)
+            self.slaves[k] = Slave(k,index,v)
+            index = index + 1
+
+        #Create master/slave connections
+        for master, slaves in d.items():
+            for slave in slaves:
+                self.masters[master].slaves += [self.slaves[slave]]
+                self.slaves[slave].masters += [self.masters[master]]
+
+        self.output_file = config.get('output_file', 'ahb3lite_intercon.sv')
+
+    def _dump(self):
+        print("*Masters*")
+        for master in self.masters.values():
+            print(master.name)
+            for slave in master.slaves:
+                print(' ' + slave.name)
+
+        print("*Slaves*")
+        for slave in self.slaves.values():
+            print(slave.name)
+            for master in slave.masters:
+                print(' ' + master.name)
+
+    def write(self):
+        file = self.output_file
+
+        # Template port/parameters
+        template_ports = [Port('clk', 'CLK'),
+                          Port('reset_n', 'RESETn')]
+        template_parameters = []
+
+
+        # Gen top level ports
+        self.verilog_writer.add(ModulePort('clk', 'input'))
+        self.verilog_writer.add(ModulePort('reset_n', 'input'))
+
+        # Declare global wires to pass to instantiation
+        self.verilog_writer.add (LocalParam ('MASTERS', len (self.masters)))
+        self.verilog_writer.add (LocalParam ('SLAVES', len (self.slaves)))
+        mclog2 = max([math.ceil(math.log2(len (self.masters))), 2])
+        self.verilog_writer.add (Wire ('mst_priority', mclog2, append=' [MASTERS]'))
+        self.verilog_writer.add (Wire ('slv_addr_base', 32, append=' [SLAVES]'))
+        self.verilog_writer.add (Wire ('slv_addr_mask', 32, append=' [SLAVES]'))
+        for p in AHB3_MASTER_PORTS:
+          self.verilog_writer.add (Wire ('mst_{0}'.format (p.name), p.width, append=' [MASTERS]'))
+          self.verilog_writer.add (Wire ('slv_{0}'.format (p.name), p.width, append=' [SLAVES]'))
+        for p in AHB3_SLAVE_PORTS:
+          self.verilog_writer.add (Wire ('mst_{0}'.format (p.name), p.width, append=' [MASTERS]'))
+          self.verilog_writer.add (Wire ('slv_{0}'.format (p.name), p.width, append=' [SLAVES]'))
+        # Add HREADY/HREADYOUT
+        self.verilog_writer.add (Wire ('mst_HREADY', append=' [MASTERS]'))
+        self.verilog_writer.add (Wire ('slv_HREADY', append=' [SLAVES]'))
+        self.verilog_writer.add (Wire ('mst_HREADYOUT', append=' [MASTERS]'))
+        self.verilog_writer.add (Wire ('slv_HREADYOUT', append=' [SLAVES]'))
+
+        # Generate master wires
+        for key, value in self.masters.items():
+          for p in AHB3_MASTER_PORTS:
+            self.template_writer.add (Wire ('{0}_{1}'.format (key, p.name), p.width))
+            self.verilog_writer.add(ModulePort('{0}_{1}'.format (key, p.name), 'input', p.width))
+            template_ports += [Port ('{0}_{1}'.format (key, p.name), '{0}_{1}'.format (key, p.name))]
+          for p in AHB3_SLAVE_PORTS:
+            self.template_writer.add (Wire ('{0}_{1}'.format (key, p.name), p.width))
+            self.verilog_writer.add(ModulePort('{0}_{1}'.format (key, p.name), 'output', p.width))
+            template_ports += [Port ('{0}_{1}'.format (key, p.name), '{0}_{1}'.format (key, p.name))]
+          # Add HREADY input port
+          self.verilog_writer.add(ModulePort('{0}_{1}'.format (key, 'HREADY'), 'output'))
+          self.template_writer.add (Wire ('{0}_{1}'.format (key, 'HREADY')))
+          template_ports += [Port ('{0}_{1}'.format (key, 'HREADY'), '{0}_{1}'.format (key, 'HREADY'))]
+
+        # Generate slave wires
+        for key, value in self.slaves.items():
+          for p in AHB3_MASTER_PORTS:
+            self.template_writer.add (Wire ('{0}_{1}'.format (key, p.name), p.width))
+            self.verilog_writer.add(ModulePort('{0}_{1}'.format (key, p.name), 'output', p.width))
+            template_ports += [Port ('{0}_{1}'.format (key, p.name), '{0}_{1}'.format (key, p.name))]
+          for p in AHB3_SLAVE_PORTS:
+            self.template_writer.add (Wire ('{0}_{1}'.format (key, p.name), p.width))
+            self.verilog_writer.add(ModulePort('{0}_{1}'.format (key, p.name), 'input', p.width))
+            template_ports += [Port ('{0}_{1}'.format (key, p.name), '{0}_{1}'.format (key, p.name))]
+          # Add HREADY/HREADYOUT  ports
+          self.template_writer.add (Wire ('{0}_{1}'.format (key, 'HREADY')))
+          self.verilog_writer.add(ModulePort('{0}_{1}'.format (key, 'HREADY'), 'output'))
+          self.template_writer.add (Wire ('{0}_{1}'.format (key, 'HREADYOUT')))
+          self.verilog_writer.add(ModulePort('{0}_{1}'.format (key, 'HREADYOUT'), 'input'))
+          template_ports += [Port ('{0}_{1}'.format (key, 'HREADY'), '{0}_{1}'.format (key, 'HREADY'))]
+          template_ports += [Port ('{0}_{1}'.format (key, 'HREADYOUT'), '{0}_{1}'.format (key, 'HREADYOUT'))]
+
+        # Generate master assignments
+        for key, val in self.masters.items():
+          self.verilog_writer.add (Assign ('mst_{0} [{1}]'.format ('priority', val.index), val.priority))
+          for p in AHB3_MASTER_PORTS:
+            self.verilog_writer.add (Assign ('mst_{0} [{1}]'.format (p.name, val.index), '{0}_{1}'.format (key, p.name)))
+          for p in AHB3_SLAVE_PORTS:
+            self.verilog_writer.add (Assign ('{0}_{1}'.format (key, p.name), 'mst_{0} [{1}]'.format (p.name, val.index)))
+          # Add HREADY assignments
+          self.verilog_writer.add (Assign ('mst_{0} [{1}]'.format ('HREADY', val.index), 'mst_{0} [{1}]'.format ('HREADYOUT', val.index)))
+          self.verilog_writer.add (Assign ('{0}_{1}'.format (key, 'HREADY'), 'mst_{0} [{1}]'.format ('HREADYOUT', val.index)))
+
+        # Generate slave assignments
+        for key, val in self.slaves.items():
+          self.verilog_writer.add (Assign ('slv_addr_base [{0}]'.format (val.index), val.offset, width=32))
+          self.verilog_writer.add (Assign ('slv_addr_mask [{0}]'.format (val.index), ~(val.size - 1), width=32))
+          for p in AHB3_MASTER_PORTS:
+            self.verilog_writer.add (Assign ('{0}_{1}'.format (key, p.name), 'slv_{0} [{1}]'.format (p.name, val.index)))
+          for p in AHB3_SLAVE_PORTS:
+            self.verilog_writer.add (Assign ('slv_{0} [{1}]'.format (p.name, val.index), '{0}_{1}'.format (key, p.name)))
+          # Add HREADY assignments
+          self.verilog_writer.add (Assign ('slv_{0} [{1}]'.format ('HREADY', val.index), '{0}_{1}'.format (key, 'HREADYOUT')))
+          self.verilog_writer.add (Assign ('{0}_{1}'.format (key, 'HREADY'), 'slv_{0} [{1}]'.format ('HREADYOUT', val.index)))
+
+        # Instantiate interconnect
+        inter_param = [Parameter ('MASTERS', len (self.masters)),
+                       Parameter ('SLAVES', len (self.slaves)),
+                       Parameter ('HADDR_SIZE', 32),
+                       Parameter ('HDATA_SIZE', 32),
+                       ]
+        inter_ports = [Port ('HCLK', 'clk'),
+                       Port ('HRESETn', 'reset_n'),
+                       Port ('mst_priority', 'mst_priority'),
+                       Port ('slv_addr_base', 'slv_addr_base'),
+                       Port ('slv_addr_mask', 'slv_addr_mask'),
+                       Port ('mst_HREADY', 'mst_HREADY'),
+                       Port ('slv_HREADY', 'slv_HREADY'),
+                       Port ('mst_HREADYOUT', 'mst_HREADYOUT'),
+                       Port ('slv_HREADYOUT', 'slv_HREADYOUT'),
+        ]
+        inter_ports += [Port ('mst_'+p.name, 'mst_'+p.name) for p in AHB3_MASTER_PORTS]
+        inter_ports += [Port ('slv_'+p.name, 'slv_'+p.name) for p in AHB3_MASTER_PORTS]
+        inter_ports += [Port ('mst_'+p.name, 'mst_'+p.name) for p in AHB3_SLAVE_PORTS]
+        inter_ports += [Port ('slv_'+p.name, 'slv_'+p.name) for p in AHB3_SLAVE_PORTS]
+        self.verilog_writer.add (Instance ('ahb3lite_interconnect', 'ahb3lite_intercon0', inter_param, inter_ports))
+
+        # Create template
+        self.template_writer.add(Instance(self.name, self.name+'0',
+                                          template_parameters, template_ports))
+
+        self.verilog_writer.write(file)
+        self.template_writer.write(file[:-2]+'vh')
+
+        core_file = self.vlnv.split(':')[2]+'.core'
+        vlnv = self.vlnv
+        with open(core_file, 'w') as f:
+            f.write('CAPI=2:\n')
+            files = [{file     : {'file_type' : 'verilogSource'}},
+                     {file[:-2]+'vh' : {'is_include_file' : True,
+                                  'file_type' : 'verilogSource'}}
+            ]
+            coredata = {'name' : vlnv,
+                        'targets' : {'default' : {}},
+            }
+
+            coredata['filesets'] = {'rtl' : {'files' : files}}
+            coredata['targets']['default']['filesets'] = ['rtl']
+
+            f.write(yaml.dump(coredata))
+
+if __name__ == "__main__":
+    #if len(sys.argv) < 3 or len(sys.argv) > 4:
+        #print("ahb3_intercon_gen <config_file> <out_file> [module_name]")
+        #exit(0)
+    name = "ahb3lite_intercon"
+    if len(sys.argv) == 4:
+      name = sys.argv[3]
+    try:
+      g = AHB3Intercon(name, sys.argv[1])
+      if len(sys.argv) > 2:
+          g.output_file = sys.argv[2]
+      print("="*80)
+      g.write()
+    except Error as e:
+      print("Error: %s" % e)
+      exit(1)
diff --git a/sw/verilogwriter.py b/sw/verilogwriter.py
new file mode 100644
index 0000000..d784f5c
--- /dev/null
+++ b/sw/verilogwriter.py
@@ -0,0 +1,130 @@
+class Signal(object):
+    def __init__(self, name, width=0, low=0, asc=False, append=''):
+        self.name = name
+        self.width=width
+        self.low = low
+        self.asc = asc
+        self.append = append
+
+    def range(self):
+        if self.width > 0:
+            l = self.width+self.low-1
+            r = self.low
+            if self.asc:
+                return '['+str(r)+':'+str(l)+']'
+            else:
+                return '['+str(l)+':'+str(r)+']'
+        return ''
+
+class Wire(Signal):
+    def write(self, width):
+        return 'wire{range} {name}{append};\n'.format(range=self.range().rjust(width), name=self.name, append=self.append)
+
+class ModulePort(Signal):
+    def __init__(self, name, dir, width=0, low=0, asc=False):
+        super(ModulePort, self).__init__(name, width, low, asc)
+        self.dir = dir
+
+    def write(self, range_width=0):
+        return '{dir} {range} {name}'.format(dir=self.dir.ljust(6), range=self.range().rjust(range_width), name=self.name)
+
+class LocalParam:
+    def __init__(self, name, val):
+        self.name = name
+        self.val = val
+    def write(self):
+        return 'localparam {name} = {val};\n'.format (name=self.name, val=self.val)
+
+class Assign:
+    def __init__(self, name, val, width=0):
+        self.name = name
+        self.val = val
+        self.width = width
+    def convert(self):
+        if self.width:
+            return '{0}\'h{1}'.format (self.width, hex((self.val + (1 << self.width)) % (1 << self.width))[2:])
+        else:
+            return self.val
+    def write(self):
+        return 'assign {name} = {val};\n'.format (name=self.name, val=self.convert())
+
+class Instance:
+    def __init__(self, module, name, parameters, ports):
+        self.module = module
+        self.name = name
+        self.parameters = parameters
+        self.ports = ports
+
+    def write(self):
+        s = self.module
+        if self.parameters:
+            max_len = max([len(p.name) for p in self.parameters])
+            s += '\n  #('
+            s += ',\n    '.join(['.' + p.name.ljust(max_len) +' (' + str(p.value) + ')' for p in self.parameters])
+            s += ')\n'
+        s += ' ' + self.name
+
+        if self.ports:
+            s += '\n   ('
+            max_len = max([len(p.name) for p in self.ports])
+            s += ',\n    '.join(['.' + p.name.ljust(max_len) +' (' + str(p.value) + ')' for p in self.ports])
+            s += ')'
+        s += ';\n'
+        return s
+
+class VerilogWriter:
+    def __init__(self, name):
+        self.name = name
+        self.instances = []
+        self.ports = []
+        self.wires = []
+        self.lp = []
+        self.assign = []
+
+    def add(self, obj):
+        if isinstance(obj, Instance):
+            self.instances += [obj]
+        elif isinstance(obj, ModulePort):
+            self.ports += [obj]
+        elif isinstance(obj, Wire):
+            self.wires += [obj]
+        elif isinstance(obj, LocalParam):
+            self.lp += [obj]
+        elif isinstance(obj, Assign):
+            self.assign += [obj]
+        else:
+            raise Exception("Invalid type!" + str(obj))
+
+    def write(self, file=None):
+        s = ("// THIS FILE IS AUTOGENERATED BY ahb3lite_intercon_gen\n"
+             "// ANY MANUAL CHANGES WILL BE LOST\n")
+        if self.ports:
+            s += "module {name}\n".format(name=self.name)
+            max_len = max([len(p.range()) for p in self.ports])
+            s += '   ('
+            s += ',\n    '.join([p.write(max_len) for p in self.ports])
+            s += ')'
+            s += ';\n\n'
+        if self.lp:
+            for lp in self.lp:
+                s += lp.write ()
+            s += '\n'
+        if self.wires:
+            max_len = max([len(w.range()) for w in self.wires])
+            for w in self.wires:
+                s += w.write(max_len + 1)
+            s +='\n'
+        if self.assign:
+            for a in self.assign:
+                s += a.write ()
+            s += '\n'
+        for i in self.instances:
+            s += i.write()
+            s += '\n'
+        if self.ports:
+            s += 'endmodule\n'
+        if file is None:
+            return s
+        else:
+            f = open(file,'w')
+            f.write(s)
-- 
2.25.1

