# VLSI-CAD
Python-based Implementations:
1. <a href = "https://github.com/adithi-su/VLSI-CAD/blob/master/EC440_A1%20-%20Rectilinear%20Steiner%20Tree.ipynb"> Rectilinear steiner tree </a>
2. <a href = "https://github.com/adithi-su/VLSI-CAD/blob/master/EC440_A2_FM_partitioning.ipynb"> Fiducciaâ€“Mattheyses algorithm in partitioning </a>

OpenLane - RTL to GDSII conversion: <br>
Installation procedure can be found <a href="https://adithi-su.github.io/openlane-installation/">here</a> <br>
1. <a href = "https://github.com/adithi-su/OpenLane-EDA-16-Bit-Counter" > 16 bit Counter </a> <br>
2. <a href = "https://github.com/adithi-su/OpenLane-Multiplier-32Bit" > 32 bit multiplier </a>

Magic VLSI - layout generation: <br>
1. <a href="https://github.com/adithi-su/Magic-VLSI"> Gates, Flip-flops and Latches </a> <br>
2. <a href="https://github.com/adithi-su/VLSI-Implementation-of-4x4-Wallace-Tree-Multiplier"> 4x4 Wallace tree multiplier </a>
