Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_rom_13.v" into library work
Parsing module <tdc_rom_13>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/serial_tx2_11.v" into library work
Parsing module <serial_tx2_11>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/serial_tx2_11.v" Line 17. parameter declaration becomes local in serial_tx2_11 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/serial_rx_10.v" into library work
Parsing module <serial_rx_10>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/serial_rx_10.v" Line 12. parameter declaration becomes local in serial_rx_10 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/FIFO_12.v" into library work
Parsing module <fifo_12>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_spi_master_5.v" into library work
Parsing module <tdc_spi_master_5>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_spi_master_5.v" Line 21. parameter declaration becomes local in tdc_spi_master_5 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_control_4.v" into library work
Parsing module <tdc_control_4>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/my_clk_9.v" into library work
Parsing module <my_clk_9>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/my_clk_9.v" Line 14. parameter declaration becomes local in my_clk_9 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/my_clk_8.v" into library work
Parsing module <my_clk_8>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/my_clk_8.v" Line 14. parameter declaration becomes local in my_clk_8 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_spi_7.v" into library work
Parsing module <mems_spi_7>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_spi_7.v" Line 20. parameter declaration becomes local in mems_spi_7 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" into library work
Parsing module <mems_rom_3>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_control_6.v" into library work
Parsing module <mems_control_6>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/main_control_1.v" into library work
Parsing module <main_control_1>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/fifo_manager_2.v" into library work
Parsing module <fifo_manager_2>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/coreGen/new_clk.v" into library work
Parsing module <new_clk>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <main_control_1(BAUD_RATE_PARAM=32'sb010000)>.

Elaborating module <serial_rx_10(CLK_PER_BIT=32'sb010000)>.

Elaborating module <fifo_manager_2(BAUD_RATE_PARAM=32'sb010000,FIFO_WIDTH=6)>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/fifo_manager_2.v" Line 84: Assignment to new_data_FROM_FIFO_TO_SERIAL ignored, since the identifier is never used

Elaborating module <serial_tx2_11(CLK_PER_BIT=32'sb010000)>.

Elaborating module <fifo_12(FIFO_WIDTH=6)>.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/FIFO_12.v" Line 41: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/FIFO_12.v" Line 43: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/FIFO_12.v" Line 78: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/FIFO_12.v" Line 81: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/fifo_manager_2.v" Line 115: Assignment to w_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 438: Assignment to tx_busy_TDC ignored, since the identifier is never used

Elaborating module <new_clk>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=25,CLKFX_MULTIPLY=32,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/coreGen/new_clk.v" Line 126: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/coreGen/new_clk.v" Line 127: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <mems_rom_3>.
WARNING:HDLCompiler:872 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3295: Using initial value of home_step since it is never assigned
WARNING:HDLCompiler:872 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3296: Using initial value of home_bias since it is never assigned
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3581: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3587: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3598: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3604: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3615: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3621: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3632: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3638: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3649: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3655: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3666: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 3672: Result of 24-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v" Line 24: Net <rom_data[1][7]> does not have a driver.

Elaborating module <tdc_control_4(SHOOTING_PARAM=32'sb01001111010111)>.

Elaborating module <tdc_rom_13>.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 136: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 178: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 232: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 260: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_control_4.v" Line 286: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <tdc_spi_master_5(CLK_DIV=32'sb0101)>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_spi_master_5.v" Line 45: Assignment to new_data ignored, since the identifier is never used

Elaborating module <mems_control_6>.

Elaborating module <mems_spi_7(CLK_DIV=32'sb010100)>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_spi_7.v" Line 42: Assignment to new_data ignored, since the identifier is never used

Elaborating module <my_clk_8(CLK_DIV=32'sb0101)>.

Elaborating module <my_clk_9(CLK_DIV=32'sb0111110100000)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mojo_top_0.v" line 376: Output port <tx_busy_TDC> of the instance <fifo_manager> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <main_control_1>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/main_control_1.v".
        BAUD_RATE_PARAM = 16
    Found 1-bit register for signal <tdc_enable_q>.
    Found 20-bit register for signal <countr_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <pause_q>.
    Found 1-bit register for signal <go_home_q>.
    Found 20-bit adder for signal <countr_q[19]_GND_2_o_add_8_OUT> created at line 123.
    Found 2-bit 4-to-1 multiplexer for signal <state_d> created at line 101.
    Found 20-bit 4-to-1 multiplexer for signal <countr_d> created at line 101.
WARNING:Xst:737 - Found 1-bit latch for signal <f2_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f3_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f4_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f5_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f6_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <f1_soft_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state_q> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Latch(s).
	inferred  33 Multiplexer(s).
Unit <main_control_1> synthesized.

Synthesizing Unit <serial_rx_10>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/serial_rx_10.v".
        CLK_PER_BIT = 16
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 4-bit register for signal <ctr_q>.
    Found finite state machine <FSM_2> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <ctr_q[3]_GND_3_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_3_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_10> synthesized.

Synthesizing Unit <fifo_manager_2>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/fifo_manager_2.v".
        BAUD_RATE_PARAM = 16
        FIFO_WIDTH = 6
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/fifo_manager_2.v" line 104: Output port <fifo_counter> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/fifo_manager_2.v" line 104: Output port <buf_full> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 48-bit register for signal <data_TO_FIFO_q>.
    Found 1-bit register for signal <new_data_FROM_FIFO_TO_SERIAL_q>.
    Found 1-bit register for signal <wr_en_q>.
    Summary:
	inferred  50 D-type flip-flop(s).
	inferred 185 Multiplexer(s).
Unit <fifo_manager_2> synthesized.

Synthesizing Unit <serial_tx2_11>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/serial_tx2_11.v".
        CLK_PER_BIT = 16
    Found 1-bit register for signal <tx_q>.
    Found 3-bit register for signal <Byte_countr_q>.
    Found 1-bit register for signal <block_q>.
    Found 48-bit register for signal <data_q>.
    Found 7-bit register for signal <bit_ctr_q>.
    Found 40-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_3> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <bit_ctr_q[6]_GND_11_o_add_14_OUT> created at line 82.
    Found 40-bit adder for signal <ctr_q[39]_GND_11_o_add_28_OUT> created at line 94.
    Found 3-bit adder for signal <Byte_countr_q[2]_GND_11_o_add_41_OUT> created at line 114.
    Found 1-bit 48-to-1 multiplexer for signal <bit_ctr_q[5]_X_11_o_Mux_11_o> created at line 78.
    Found 40-bit 4-to-1 multiplexer for signal <ctr_d> created at line 49.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 101 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx2_11> synthesized.

Synthesizing Unit <fifo_12>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/FIFO_12.v".
        FIFO_WIDTH = 6
        BUF_SIZE = 64
        BUF_LENGTH = 47
    Found 48-bit register for signal <buf_out>.
    Found 6-bit register for signal <wr_ptr>.
    Found 6-bit register for signal <rd_ptr>.
    Found 7-bit register for signal <fifo_counter>.
    Found 7-bit adder for signal <fifo_counter[6]_GND_12_o_add_2_OUT> created at line 41.
    Found 6-bit adder for signal <wr_ptr[5]_GND_12_o_add_15_OUT> created at line 78.
    Found 6-bit adder for signal <rd_ptr[5]_GND_12_o_add_17_OUT> created at line 81.
    Found 7-bit subtractor for signal <GND_12_o_GND_12_o_sub_4_OUT<6:0>> created at line 43.
    Found 64x48-bit dual-port RAM <Mram_buf_mem> for signal <buf_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo_12> synthesized.

Synthesizing Unit <new_clk>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/coreGen/new_clk.v".
    Summary:
	no macro.
Unit <new_clk> synthesized.

Synthesizing Unit <mems_rom_3>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_rom_3.v".
        rom_size = 3241
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <rom_data<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rom_data<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <f1_CH_B_q>.
    Found 16-bit register for signal <f1_CH_C_q>.
    Found 16-bit register for signal <f1_CH_D_q>.
    Found 16-bit register for signal <f2_CH_A_q>.
    Found 16-bit register for signal <f2_CH_B_q>.
    Found 16-bit register for signal <f2_CH_C_q>.
    Found 16-bit register for signal <f2_CH_D_q>.
    Found 16-bit register for signal <f3_CH_A_q>.
    Found 16-bit register for signal <f3_CH_B_q>.
    Found 16-bit register for signal <f3_CH_C_q>.
    Found 16-bit register for signal <f3_CH_D_q>.
    Found 16-bit register for signal <f4_CH_A_q>.
    Found 16-bit register for signal <f4_CH_B_q>.
    Found 16-bit register for signal <f4_CH_C_q>.
    Found 16-bit register for signal <f4_CH_D_q>.
    Found 16-bit register for signal <f5_CH_A_q>.
    Found 16-bit register for signal <f5_CH_B_q>.
    Found 16-bit register for signal <f5_CH_C_q>.
    Found 16-bit register for signal <f5_CH_D_q>.
    Found 16-bit register for signal <f6_CH_A_q>.
    Found 16-bit register for signal <f6_CH_B_q>.
    Found 16-bit register for signal <f6_CH_C_q>.
    Found 16-bit register for signal <f6_CH_D_q>.
    Found 24-bit register for signal <f1_data_q>.
    Found 24-bit register for signal <f2_data_q>.
    Found 24-bit register for signal <f3_data_q>.
    Found 24-bit register for signal <f4_data_q>.
    Found 24-bit register for signal <f5_data_q>.
    Found 24-bit register for signal <f6_data_q>.
    Found 16-bit register for signal <f1_CH_A_q>.
    Found 16-bit subtractor for signal <f1_CH_A_q[15]_GND_17_o_sub_3255_OUT> created at line 3380.
    Found 16-bit subtractor for signal <f1_CH_C_q[15]_GND_17_o_sub_3261_OUT> created at line 3387.
    Found 16-bit subtractor for signal <f1_CH_B_q[15]_GND_17_o_sub_3267_OUT> created at line 3394.
    Found 16-bit subtractor for signal <f1_CH_D_q[15]_GND_17_o_sub_3273_OUT> created at line 3401.
    Found 16-bit subtractor for signal <f2_CH_A_q[15]_GND_17_o_sub_3283_OUT> created at line 3413.
    Found 16-bit subtractor for signal <f2_CH_C_q[15]_GND_17_o_sub_3289_OUT> created at line 3420.
    Found 16-bit subtractor for signal <f2_CH_B_q[15]_GND_17_o_sub_3295_OUT> created at line 3427.
    Found 16-bit subtractor for signal <f2_CH_D_q[15]_GND_17_o_sub_3301_OUT> created at line 3434.
    Found 16-bit subtractor for signal <f3_CH_A_q[15]_GND_17_o_sub_3311_OUT> created at line 3446.
    Found 16-bit subtractor for signal <f3_CH_C_q[15]_GND_17_o_sub_3317_OUT> created at line 3453.
    Found 16-bit subtractor for signal <f3_CH_B_q[15]_GND_17_o_sub_3323_OUT> created at line 3460.
    Found 16-bit subtractor for signal <f3_CH_D_q[15]_GND_17_o_sub_3329_OUT> created at line 3467.
    Found 16-bit subtractor for signal <f4_CH_A_q[15]_GND_17_o_sub_3339_OUT> created at line 3479.
    Found 16-bit subtractor for signal <f4_CH_C_q[15]_GND_17_o_sub_3345_OUT> created at line 3486.
    Found 16-bit subtractor for signal <f4_CH_B_q[15]_GND_17_o_sub_3351_OUT> created at line 3493.
    Found 16-bit subtractor for signal <f4_CH_D_q[15]_GND_17_o_sub_3357_OUT> created at line 3500.
    Found 16-bit subtractor for signal <f5_CH_A_q[15]_GND_17_o_sub_3367_OUT> created at line 3512.
    Found 16-bit subtractor for signal <f5_CH_C_q[15]_GND_17_o_sub_3373_OUT> created at line 3519.
    Found 16-bit subtractor for signal <f5_CH_B_q[15]_GND_17_o_sub_3379_OUT> created at line 3526.
    Found 16-bit subtractor for signal <f5_CH_D_q[15]_GND_17_o_sub_3385_OUT> created at line 3533.
    Found 16-bit subtractor for signal <f6_CH_A_q[15]_GND_17_o_sub_3395_OUT> created at line 3545.
    Found 16-bit subtractor for signal <f6_CH_C_q[15]_GND_17_o_sub_3401_OUT> created at line 3552.
    Found 16-bit subtractor for signal <f6_CH_B_q[15]_GND_17_o_sub_3407_OUT> created at line 3559.
    Found 16-bit subtractor for signal <f6_CH_D_q[15]_GND_17_o_sub_3413_OUT> created at line 3566.
    Found 16-bit adder for signal <f1_CH_A_q[15]_GND_17_o_add_3256_OUT> created at line 3382.
    Found 16-bit adder for signal <f1_CH_C_q[15]_GND_17_o_add_3262_OUT> created at line 3389.
    Found 16-bit adder for signal <f1_CH_B_q[15]_GND_17_o_add_3268_OUT> created at line 3396.
    Found 16-bit adder for signal <f1_CH_D_q[15]_GND_17_o_add_3274_OUT> created at line 3403.
    Found 16-bit adder for signal <f2_CH_A_q[15]_GND_17_o_add_3284_OUT> created at line 3415.
    Found 16-bit adder for signal <f2_CH_C_q[15]_GND_17_o_add_3290_OUT> created at line 3422.
    Found 16-bit adder for signal <f2_CH_B_q[15]_GND_17_o_add_3296_OUT> created at line 3429.
    Found 16-bit adder for signal <f2_CH_D_q[15]_GND_17_o_add_3302_OUT> created at line 3436.
    Found 16-bit adder for signal <f3_CH_A_q[15]_GND_17_o_add_3312_OUT> created at line 3448.
    Found 16-bit adder for signal <f3_CH_C_q[15]_GND_17_o_add_3318_OUT> created at line 3455.
    Found 16-bit adder for signal <f3_CH_B_q[15]_GND_17_o_add_3324_OUT> created at line 3462.
    Found 16-bit adder for signal <f3_CH_D_q[15]_GND_17_o_add_3330_OUT> created at line 3469.
    Found 16-bit adder for signal <f4_CH_A_q[15]_GND_17_o_add_3340_OUT> created at line 3481.
    Found 16-bit adder for signal <f4_CH_C_q[15]_GND_17_o_add_3346_OUT> created at line 3488.
    Found 16-bit adder for signal <f4_CH_B_q[15]_GND_17_o_add_3352_OUT> created at line 3495.
    Found 16-bit adder for signal <f4_CH_D_q[15]_GND_17_o_add_3358_OUT> created at line 3502.
    Found 16-bit adder for signal <f5_CH_A_q[15]_GND_17_o_add_3368_OUT> created at line 3514.
    Found 16-bit adder for signal <f5_CH_C_q[15]_GND_17_o_add_3374_OUT> created at line 3521.
    Found 16-bit adder for signal <f5_CH_B_q[15]_GND_17_o_add_3380_OUT> created at line 3528.
    Found 16-bit adder for signal <f5_CH_D_q[15]_GND_17_o_add_3386_OUT> created at line 3535.
    Found 16-bit adder for signal <f6_CH_A_q[15]_GND_17_o_add_3396_OUT> created at line 3547.
    Found 16-bit adder for signal <f6_CH_C_q[15]_GND_17_o_add_3402_OUT> created at line 3554.
    Found 16-bit adder for signal <f6_CH_B_q[15]_GND_17_o_add_3408_OUT> created at line 3561.
    Found 16-bit adder for signal <f6_CH_D_q[15]_GND_17_o_add_3414_OUT> created at line 3568.
    Found 8-bit subtractor for signal <f1_antidata<7:0>> created at line 3271.
    Found 8-bit subtractor for signal <f2_antidata<7:0>> created at line 3275.
    Found 8-bit subtractor for signal <f3_antidata<7:0>> created at line 3279.
    Found 8-bit subtractor for signal <f4_antidata<7:0>> created at line 3283.
    Found 8-bit subtractor for signal <f5_antidata<7:0>> created at line 3287.
    Found 8-bit subtractor for signal <f6_antidata<7:0>> created at line 3291.
    Found 4096x8-bit Read Only RAM for signal <f1_addrs[11]_X_17_o_wide_mux_3422_OUT>
    Found 4096x8-bit Read Only RAM for signal <f2_addrs[11]_X_17_o_wide_mux_3427_OUT>
    Found 4096x8-bit Read Only RAM for signal <f3_addrs[11]_X_17_o_wide_mux_3433_OUT>
    Found 4096x8-bit Read Only RAM for signal <f4_addrs[11]_X_17_o_wide_mux_3439_OUT>
    Found 4096x8-bit Read Only RAM for signal <f5_addrs[11]_X_17_o_wide_mux_3445_OUT>
    Found 4096x8-bit Read Only RAM for signal <f6_addrs[11]_X_17_o_wide_mux_3451_OUT>
    Found 4096x16-bit Read Only RAM for signal <n0864>
    Found 4096x16-bit Read Only RAM for signal <n0868>
    Found 4096x16-bit Read Only RAM for signal <n0872>
    Found 4096x16-bit Read Only RAM for signal <n0876>
    Found 4096x16-bit Read Only RAM for signal <n0880>
    Found 4096x16-bit Read Only RAM for signal <n0884>
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[15]_Mux_3496_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[14]_Mux_3497_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[13]_Mux_3498_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[12]_Mux_3499_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[11]_Mux_3500_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[10]_Mux_3501_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[9]_Mux_3502_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[8]_Mux_3503_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[7]_Mux_3504_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[6]_Mux_3505_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[5]_Mux_3506_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[4]_Mux_3507_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[3]_Mux_3508_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[2]_Mux_3509_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[1]_Mux_3510_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f1_addr[2]_f1_CH_D_q[0]_Mux_3511_o> created at line 3702.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[15]_Mux_3518_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[14]_Mux_3519_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[13]_Mux_3520_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[12]_Mux_3521_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[11]_Mux_3522_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[10]_Mux_3523_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[9]_Mux_3524_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[8]_Mux_3525_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[7]_Mux_3526_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[6]_Mux_3527_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[5]_Mux_3528_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[4]_Mux_3529_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[3]_Mux_3530_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[2]_Mux_3531_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[1]_Mux_3532_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f2_addr[2]_f2_CH_D_q[0]_Mux_3533_o> created at line 3727.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[15]_Mux_3540_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[14]_Mux_3541_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[13]_Mux_3542_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[12]_Mux_3543_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[11]_Mux_3544_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[10]_Mux_3545_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[9]_Mux_3546_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[8]_Mux_3547_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[7]_Mux_3548_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[6]_Mux_3549_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[5]_Mux_3550_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[4]_Mux_3551_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[3]_Mux_3552_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[2]_Mux_3553_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[1]_Mux_3554_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f3_addr[2]_f3_CH_D_q[0]_Mux_3555_o> created at line 3752.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[15]_Mux_3562_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[14]_Mux_3563_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[13]_Mux_3564_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[12]_Mux_3565_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[11]_Mux_3566_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[10]_Mux_3567_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[9]_Mux_3568_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[8]_Mux_3569_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[7]_Mux_3570_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[6]_Mux_3571_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[5]_Mux_3572_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[4]_Mux_3573_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[3]_Mux_3574_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[2]_Mux_3575_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[1]_Mux_3576_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f4_addr[2]_f4_CH_D_q[0]_Mux_3577_o> created at line 3777.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[15]_Mux_3584_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[14]_Mux_3585_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[13]_Mux_3586_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[12]_Mux_3587_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[11]_Mux_3588_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[10]_Mux_3589_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[9]_Mux_3590_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[8]_Mux_3591_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[7]_Mux_3592_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[6]_Mux_3593_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[5]_Mux_3594_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[4]_Mux_3595_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[3]_Mux_3596_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[2]_Mux_3597_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[1]_Mux_3598_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f5_addr[2]_f5_CH_D_q[0]_Mux_3599_o> created at line 3802.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[15]_Mux_3606_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[14]_Mux_3607_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[13]_Mux_3608_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[12]_Mux_3609_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[11]_Mux_3610_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[10]_Mux_3611_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[9]_Mux_3612_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[8]_Mux_3613_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[7]_Mux_3614_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[6]_Mux_3615_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[5]_Mux_3616_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[4]_Mux_3617_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[3]_Mux_3618_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[2]_Mux_3619_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[1]_Mux_3620_o> created at line 3827.
    Found 1-bit 4-to-1 multiplexer for signal <f6_addr[2]_f6_CH_D_q[0]_Mux_3621_o> created at line 3827.
    Found 16-bit comparator greater for signal <GND_17_o_f1_CH_A_q[15]_LessThan_3254_o> created at line 3379
    Found 16-bit comparator greater for signal <GND_17_o_f1_CH_C_q[15]_LessThan_3260_o> created at line 3386
    Found 16-bit comparator greater for signal <GND_17_o_f1_CH_B_q[15]_LessThan_3266_o> created at line 3393
    Found 16-bit comparator greater for signal <GND_17_o_f1_CH_D_q[15]_LessThan_3272_o> created at line 3400
    Found 16-bit comparator greater for signal <GND_17_o_f2_CH_A_q[15]_LessThan_3282_o> created at line 3412
    Found 16-bit comparator greater for signal <GND_17_o_f2_CH_C_q[15]_LessThan_3288_o> created at line 3419
    Found 16-bit comparator greater for signal <GND_17_o_f2_CH_B_q[15]_LessThan_3294_o> created at line 3426
    Found 16-bit comparator greater for signal <GND_17_o_f2_CH_D_q[15]_LessThan_3300_o> created at line 3433
    Found 16-bit comparator greater for signal <GND_17_o_f3_CH_A_q[15]_LessThan_3310_o> created at line 3445
    Found 16-bit comparator greater for signal <GND_17_o_f3_CH_C_q[15]_LessThan_3316_o> created at line 3452
    Found 16-bit comparator greater for signal <GND_17_o_f3_CH_B_q[15]_LessThan_3322_o> created at line 3459
    Found 16-bit comparator greater for signal <GND_17_o_f3_CH_D_q[15]_LessThan_3328_o> created at line 3466
    Found 16-bit comparator greater for signal <GND_17_o_f4_CH_A_q[15]_LessThan_3338_o> created at line 3478
    Found 16-bit comparator greater for signal <GND_17_o_f4_CH_C_q[15]_LessThan_3344_o> created at line 3485
    Found 16-bit comparator greater for signal <GND_17_o_f4_CH_B_q[15]_LessThan_3350_o> created at line 3492
    Found 16-bit comparator greater for signal <GND_17_o_f4_CH_D_q[15]_LessThan_3356_o> created at line 3499
    Found 16-bit comparator greater for signal <GND_17_o_f5_CH_A_q[15]_LessThan_3366_o> created at line 3511
    Found 16-bit comparator greater for signal <GND_17_o_f5_CH_C_q[15]_LessThan_3372_o> created at line 3518
    Found 16-bit comparator greater for signal <GND_17_o_f5_CH_B_q[15]_LessThan_3378_o> created at line 3525
    Found 16-bit comparator greater for signal <GND_17_o_f5_CH_D_q[15]_LessThan_3384_o> created at line 3532
    Found 16-bit comparator greater for signal <GND_17_o_f6_CH_A_q[15]_LessThan_3394_o> created at line 3544
    Found 16-bit comparator greater for signal <GND_17_o_f6_CH_C_q[15]_LessThan_3400_o> created at line 3551
    Found 16-bit comparator greater for signal <GND_17_o_f6_CH_B_q[15]_LessThan_3406_o> created at line 3558
    Found 16-bit comparator greater for signal <GND_17_o_f6_CH_D_q[15]_LessThan_3412_o> created at line 3565
    Summary:
	inferred  12 RAM(s).
	inferred  30 Adder/Subtractor(s).
	inferred 528 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred 132 Multiplexer(s).
Unit <mems_rom_3> synthesized.

Synthesizing Unit <tdc_control_4>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_control_4.v".
        SHOOTING_PARAM = 5079
WARNING:Xst:647 - Input <TDC_INTB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pause> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <start_signal_q>.
    Found 32-bit register for signal <data_TO_FIFO_q>.
    Found 1-bit register for signal <wr_en_q>.
    Found 16-bit register for signal <time1_q>.
    Found 16-bit register for signal <calib1_q>.
    Found 16-bit register for signal <calib2_q>.
    Found 6-bit register for signal <addr_q>.
    Found 16-bit register for signal <CS_countr_q>.
    Found 4-bit register for signal <Byte_countr_q>.
    Found 1-bit register for signal <CS_END_q>.
    Found 1-bit register for signal <start_q>.
    Found 4-bit register for signal <state_q>.
    Found finite state machine <FSM_4> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 32                                             |
    | Inputs             | 12                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <calib2_q[15]_calib1_q[15]_sub_108_OUT> created at line 315.
    Found 16-bit adder for signal <CS_countr_q[15]_GND_18_o_add_45_OUT> created at line 208.
    Found 4-bit adder for signal <Byte_countr_q[3]_GND_18_o_add_86_OUT> created at line 286.
    Found 6-bit adder for signal <addr_q[5]_GND_18_o_add_93_OUT> created at line 301.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred  55 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tdc_control_4> synthesized.

Synthesizing Unit <tdc_rom_13>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_rom_13.v".
WARNING:Xst:647 - Input <addr<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_q>.
    Found 32x8-bit Read Only RAM for signal <data_d>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <tdc_rom_13> synthesized.

Synthesizing Unit <tdc_spi_master_5>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/tdc_spi_master_5.v".
        CLK_DIV = 5
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 8-bit register for signal <data_out_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_5> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_20_o_add_14_OUT> created at line 86.
    Found 3-bit adder for signal <sck_q[2]_GND_20_o_add_10_OUT> created at line 112.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tdc_spi_master_5> synthesized.

Synthesizing Unit <mems_control_6>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_control_6.v".
    Found 1-bit register for signal <new_line_q>.
    Found 1-bit register for signal <new_frame_q>.
    Found 1-bit register for signal <mems_SPI_start_q>.
    Found 16-bit register for signal <addr_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_6> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <addr_q[15]_GND_21_o_add_23_OUT> created at line 117.
    Found 1-bit 4-to-1 multiplexer for signal <mems_SPI_start_d> created at line 61.
    Found 16-bit 4-to-1 multiplexer for signal <addr_d> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_control_6> synthesized.

Synthesizing Unit <mems_spi_7>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/mems_spi_7.v".
        CLK_DIV = 20
    Found 24-bit register for signal <data_q>.
    Found 5-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_7> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_22_o_add_12_OUT> created at line 85.
    Found 5-bit adder for signal <sck_q[4]_GND_22_o_add_8_OUT> created at line 107.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_spi_7> synthesized.

Synthesizing Unit <my_clk_8>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/my_clk_8.v".
        CLK_DIV = 5
    Found 3-bit register for signal <cnt_q>.
    Found 3-bit adder for signal <cnt_d> created at line 22.
    Found 3-bit comparator greater for signal <my_clk> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_8> synthesized.

Synthesizing Unit <my_clk_9>.
    Related source file is "/home/delkov/mojo/SIMPLE/FEB_24/work/planAhead/FEB_24/FEB_24.srcs/sources_1/imports/verilog/my_clk_9.v".
        CLK_DIV = 4000
    Found 12-bit register for signal <cnt_q>.
    Found 12-bit adder for signal <cnt_d> created at line 22.
    Found 12-bit comparator greater for signal <my_clk> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_9> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 32x8-bit single-port Read Only RAM                    : 6
 4096x16-bit single-port Read Only RAM                 : 6
 4096x8-bit single-port Read Only RAM                  : 6
 64x48-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 105
 12-bit adder                                          : 6
 16-bit adder                                          : 12
 16-bit addsub                                         : 24
 16-bit subtractor                                     : 6
 20-bit adder                                          : 1
 3-bit adder                                           : 14
 4-bit adder                                           : 7
 40-bit adder                                          : 1
 5-bit adder                                           : 18
 6-bit adder                                           : 8
 7-bit adder                                           : 1
 7-bit addsub                                          : 1
 8-bit subtractor                                      : 6
# Registers                                            : 228
 1-bit register                                        : 76
 12-bit register                                       : 6
 16-bit register                                       : 54
 2-bit register                                        : 1
 20-bit register                                       : 1
 24-bit register                                       : 12
 3-bit register                                        : 14
 32-bit register                                       : 6
 4-bit register                                        : 7
 40-bit register                                       : 1
 48-bit register                                       : 3
 5-bit register                                        : 18
 6-bit register                                        : 8
 7-bit register                                        : 2
 8-bit register                                        : 19
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 36
 12-bit comparator greater                             : 6
 16-bit comparator greater                             : 24
 3-bit comparator greater                              : 6
# Multiplexers                                         : 871
 1-bit 2-to-1 multiplexer                              : 306
 1-bit 4-to-1 multiplexer                              : 102
 1-bit 48-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 138
 16-bit 4-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 4-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 18
 3-bit 2-to-1 multiplexer                              : 50
 4-bit 2-to-1 multiplexer                              : 76
 40-bit 2-to-1 multiplexer                             : 4
 40-bit 4-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 17
 5-bit 2-to-1 multiplexer                              : 72
 6-bit 2-to-1 multiplexer                              : 60
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 26

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo_12>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <fifo_counter>: 1 register on signal <fifo_counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <buf_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_buf_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 48-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <_n0073>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 48-bit                    |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buf_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <fifo_12> synthesized (advanced).

Synthesizing (advanced) Unit <mems_spi_7>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <mems_spi_7> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
INFO:Xst:3226 - The RAM <mems_rom/Mram_n0884> will be implemented as a BLOCK RAM, absorbing the following register(s): <f6_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f6_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mems_rom/Mram_f6_addrs[11]_X_17_o_wide_mux_3451_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <f6_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f6_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mems_rom/Mram_f5_addrs[11]_X_17_o_wide_mux_3445_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <f5_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f5_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mems_rom/Mram_n0880> will be implemented as a BLOCK RAM, absorbing the following register(s): <f5_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f5_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mems_rom/Mram_n0876> will be implemented as a BLOCK RAM, absorbing the following register(s): <f4_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f4_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mems_rom/Mram_f4_addrs[11]_X_17_o_wide_mux_3439_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <f4_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f4_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mems_rom/Mram_n0872> will be implemented as a BLOCK RAM, absorbing the following register(s): <f3_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f3_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mems_rom/Mram_f3_addrs[11]_X_17_o_wide_mux_3433_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <f3_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f3_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mems_rom/Mram_n0868> will be implemented as a BLOCK RAM, absorbing the following register(s): <f2_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f2_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mems_rom/Mram_f2_addrs[11]_X_17_o_wide_mux_3427_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f2_addr<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <mems_rom/Mram_f1_addrs[11]_X_17_o_wide_mux_3422_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f1_addr<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <mems_rom/Mram_n0864> will be implemented as a BLOCK RAM, absorbing the following register(s): <f1_mems_control/addr_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_64mhz>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f1_mems_control/addr_d<13:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_8>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_8> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_9>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_9> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_10>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_10> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx2_11>.
The following registers are absorbed into counter <Byte_countr_q>: 1 register on signal <Byte_countr_q>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx2_11> synthesized (advanced).

Synthesizing (advanced) Unit <tdc_rom_13>.
INFO:Xst:3231 - The small RAM <Mram_data_d> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_d>        |          |
    -----------------------------------------------------------------------
Unit <tdc_rom_13> synthesized (advanced).

Synthesizing (advanced) Unit <tdc_spi_master_5>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <tdc_spi_master_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 32x8-bit single-port distributed Read Only RAM        : 6
 4096x16-bit single-port block Read Only RAM           : 6
 4096x8-bit single-port block Read Only RAM            : 4
 4096x8-bit single-port distributed Read Only RAM      : 2
 64x48-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 75
 16-bit adder                                          : 12
 16-bit addsub                                         : 24
 16-bit subtractor                                     : 6
 20-bit adder                                          : 1
 3-bit adder                                           : 6
 4-bit adder                                           : 7
 40-bit adder                                          : 1
 5-bit adder                                           : 6
 6-bit adder                                           : 6
 8-bit subtractor                                      : 6
# Counters                                             : 30
 12-bit up counter                                     : 6
 3-bit up counter                                      : 8
 5-bit up counter                                      : 12
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
 7-bit updown counter                                  : 1
# Registers                                            : 1890
 Flip-Flops                                            : 1890
# Comparators                                          : 36
 12-bit comparator greater                             : 6
 16-bit comparator greater                             : 24
 3-bit comparator greater                              : 6
# Multiplexers                                         : 898
 1-bit 2-to-1 multiplexer                              : 354
 1-bit 4-to-1 multiplexer                              : 102
 1-bit 48-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 138
 16-bit 4-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 2
 20-bit 4-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 18
 3-bit 2-to-1 multiplexer                              : 48
 4-bit 2-to-1 multiplexer                              : 76
 40-bit 2-to-1 multiplexer                             : 4
 40-bit 4-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 17
 5-bit 2-to-1 multiplexer                              : 60
 6-bit 2-to-1 multiplexer                              : 60
# FSMs                                                 : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_tdc_ref_clk>, <f2_tdc_ref_clk> of unit <my_clk_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_tdc_ref_clk>, <f3_tdc_ref_clk> of unit <my_clk_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_tdc_ref_clk>, <f4_tdc_ref_clk> of unit <my_clk_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_tdc_ref_clk>, <f5_tdc_ref_clk> of unit <my_clk_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_tdc_ref_clk>, <f6_tdc_ref_clk> of unit <my_clk_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_FCLK>, <f2_FCLK> of unit <my_clk_9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_FCLK>, <f3_FCLK> of unit <my_clk_9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_FCLK>, <f4_FCLK> of unit <my_clk_9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_FCLK>, <f5_FCLK> of unit <my_clk_9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <f1_FCLK>, <f6_FCLK> of unit <my_clk_9> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <pause_q> has a constant value of 0 in block <main_control_1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <mojo_top_0>, Counter <f1_FCLK/cnt_q> <f1_tdc_ref_clk/cnt_q> are equivalent, XST will keep only <f1_FCLK/cnt_q>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <FSM_6> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <FSM_6> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <FSM_6> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <FSM_6> on signal <state_q[1:2]> with user encoding.
Optimizing FSM <FSM_6> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f1_tdc_control/FSM_4> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f2_tdc_control/FSM_4> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f3_tdc_control/FSM_4> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f4_tdc_control/FSM_4> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f5_tdc_control/FSM_4> on signal <state_q[1:4]> with user encoding.
Optimizing FSM <f6_tdc_control/FSM_4> on signal <state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0101  | 0101
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0010  | 0010
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1101  | 1101
 1011  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f1_tdc_spi_master/FSM_5> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f2_tdc_spi_master/FSM_5> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f3_tdc_spi_master/FSM_5> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f4_tdc_spi_master/FSM_5> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f5_tdc_spi_master/FSM_5> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f6_tdc_spi_master/FSM_5> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <main_control/serial_rx2/FSM_2> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fifo_manager/serial_tx_TDC/FSM_3> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <f1_mems_spi_master/FSM_7> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f2_mems_spi_master/FSM_7> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f3_mems_spi_master/FSM_7> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f4_mems_spi_master/FSM_7> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f5_mems_spi_master/FSM_7> on signal <state_q[1:3]> with user encoding.
Optimizing FSM <f6_mems_spi_master/FSM_7> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <data_TO_FIFO_q_3> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_4> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_5> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_6> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_7> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_8> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_9> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_10> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_11> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_12> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_13> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_14> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_TO_FIFO_q_15> (without init value) has a constant value of 0 in block <fifo_manager_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f1_data_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f1_data_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f1_data_q_19> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f1_data_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f2_data_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f2_data_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f2_data_q_19> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f2_data_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f3_data_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f3_data_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f3_data_q_19> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f3_data_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f5_data_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f5_data_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f5_data_q_19> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f5_data_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f6_data_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f6_data_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f6_data_q_19> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f6_data_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f4_data_q_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f4_data_q_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f4_data_q_19> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mems_rom/f4_data_q_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mojo_top_0> ...

Optimizing unit <tdc_control_4> ...

Optimizing unit <tdc_rom_13> ...

Optimizing unit <tdc_spi_master_5> ...

Optimizing unit <main_control_1> ...

Optimizing unit <serial_rx_10> ...

Optimizing unit <fifo_manager_2> ...

Optimizing unit <serial_tx2_11> ...

Optimizing unit <fifo_12> ...

Optimizing unit <mems_spi_7> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 93.
FlipFlop f1_mems_control/addr_q_2 has been replicated 1 time(s)
FlipFlop f2_mems_control/addr_q_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2034
 Flip-Flops                                            : 2034

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6058
#      GND                         : 17
#      INV                         : 19
#      LUT1                        : 250
#      LUT2                        : 698
#      LUT3                        : 909
#      LUT4                        : 335
#      LUT5                        : 417
#      LUT6                        : 1880
#      MUXCY                       : 710
#      MUXF7                       : 63
#      VCC                         : 16
#      XORCY                       : 744
# FlipFlops/Latches                : 2040
#      FD                          : 347
#      FDCE                        : 67
#      FDE                         : 1159
#      FDR                         : 79
#      FDRE                        : 367
#      FDS                         : 2
#      FDSE                        : 13
#      LD                          : 6
# RAMS                             : 80
#      RAM64X1D                    : 48
#      RAMB16BWER                  : 32
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 70
#      IBUF                        : 8
#      IBUFG                       : 1
#      OBUF                        : 61
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2040  out of  11440    17%  
 Number of Slice LUTs:                 4604  out of   5720    80%  
    Number used as Logic:              4508  out of   5720    78%  
    Number used as Memory:               96  out of   1440     6%  
       Number used as RAM:               96

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4926
   Number with an unused Flip Flop:    2886  out of   4926    58%  
   Number with an unused LUT:           322  out of   4926     6%  
   Number of fully used LUT-FF pairs:  1718  out of   4926    34%  
   Number of unique control sets:       220

IO Utilization: 
 Number of IOs:                          76
 Number of bonded IOBs:                  69  out of    102    67%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)              | Load  |
-------------------------------------------------------------------------------------+------------------------------------+-------+
clk                                                                                  | DCM_SP:CLKFX                       | 1730  |
f6_mems_control/addr_q_0                                                             | BUFG                               | 64    |
f5_mems_control/addr_q_0                                                             | BUFG                               | 64    |
f4_mems_control/addr_q_0                                                             | BUFG                               | 64    |
f3_mems_control/addr_q_0                                                             | BUFG                               | 64    |
f2_mems_control/addr_q_0                                                             | BUFG                               | 64    |
f1_mems_control/addr_q_0                                                             | BUFG                               | 64    |
main_control/state_q[1]_PWR_4_o_Mux_33_o(main_control/state_q[1]_PWR_4_o_Mux_33_o3:O)| NONE(*)(main_control/f5_soft_reset)| 6     |
-------------------------------------------------------------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.265ns (Maximum Frequency: 97.417MHz)
   Minimum input arrival time before clock: 6.359ns
   Maximum output required time after clock: 6.396ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.265ns (frequency: 97.417MHz)
  Total number of paths / destination ports: 70575 / 3894
-------------------------------------------------------------------------
Delay:               8.020ns (Levels of Logic = 5)
  Source:            f2_mems_control/addr_q_3 (FF)
  Destination:       mems_rom/Mram_n08683 (RAM)
  Source Clock:      clk rising 1.3X
  Destination Clock: clk rising 1.3X

  Data Path: f2_mems_control/addr_q_3 to mems_rom/Mram_n08683
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             264   0.525   2.541  addr_q_3 (addr_q_3)
     LUT6:I4->O            1   0.250   0.790  addr_q[15]_GND_21_o_equal_15_o<15>2 (addr_q[15]_GND_21_o_equal_15_o<15>1)
     LUT6:I4->O            2   0.250   0.726  addr_q[15]_GND_21_o_equal_15_o<15>3 (addr_q[15]_GND_21_o_equal_15_o)
     LUT5:I4->O           15   0.254   1.155  Mmux_addr_d191 (Mmux_addr_d19)
     LUT4:I3->O            6   0.254   0.875  Mmux_addr_d91 (addr_d<2>)
     end scope: 'f2_mems_control:addr_d<2>'
     begin scope: 'mems_rom:addr_d<2>'
     RAMB16BWER:ADDRA2         0.400          Mram_n08681
    ----------------------------------------
    Total                      8.020ns (1.933ns logic, 6.087ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f6_mems_control/addr_q_0'
  Clock period: 8.035ns (frequency: 124.463MHz)
  Total number of paths / destination ports: 10692 / 64
-------------------------------------------------------------------------
Delay:               8.035ns (Levels of Logic = 17)
  Source:            mems_rom/f6_CH_D_q_4 (FF)
  Destination:       mems_rom/f6_CH_D_q_11 (FF)
  Source Clock:      f6_mems_control/addr_q_0 rising
  Destination Clock: f6_mems_control/addr_q_0 rising

  Data Path: mems_rom/f6_CH_D_q_4 to mems_rom/f6_CH_D_q_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  f6_CH_D_q_4 (f6_CH_D_q_4)
     LUT6:I0->O            1   0.254   0.958  GND_17_o_f6_CH_D_q[15]_LessThan_3412_o21 (GND_17_o_f6_CH_D_q[15]_LessThan_3412_o2)
     LUT6:I2->O            6   0.254   1.152  GND_17_o_f6_CH_D_q[15]_LessThan_3412_o22 (GND_17_o_f6_CH_D_q[15]_LessThan_3412_o21)
     LUT6:I2->O           12   0.254   1.069  GND_17_o_f6_CH_D_q[15]_LessThan_3412_o23 (GND_17_o_f6_CH_D_q[15]_LessThan_3412_o3)
     LUT2:I1->O            1   0.254   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_lut<0> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<0> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<1> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<2> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<3> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<4> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<5> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<6> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<7> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<8> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<9> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<10> (Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_cy<10>)
     XORCY:CI->O           1   0.206   1.112  Maddsub_f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT_xor<11> (f6_CH_D_q[15]_f6_CH_D_q[15]_mux_3416_OUT<11>)
     LUT6:I1->O            1   0.254   0.000  _n1215<4>1 (_n1215<4>)
     FDE:D                     0.074          f6_CH_D_q_11
    ----------------------------------------
    Total                      8.035ns (2.523ns logic, 5.512ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f5_mems_control/addr_q_0'
  Clock period: 8.035ns (frequency: 124.463MHz)
  Total number of paths / destination ports: 10692 / 64
-------------------------------------------------------------------------
Delay:               8.035ns (Levels of Logic = 17)
  Source:            mems_rom/f5_CH_D_q_4 (FF)
  Destination:       mems_rom/f5_CH_D_q_11 (FF)
  Source Clock:      f5_mems_control/addr_q_0 rising
  Destination Clock: f5_mems_control/addr_q_0 rising

  Data Path: mems_rom/f5_CH_D_q_4 to mems_rom/f5_CH_D_q_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  f5_CH_D_q_4 (f5_CH_D_q_4)
     LUT6:I0->O            1   0.254   0.958  GND_17_o_f5_CH_D_q[15]_LessThan_3384_o21 (GND_17_o_f5_CH_D_q[15]_LessThan_3384_o2)
     LUT6:I2->O            6   0.254   1.152  GND_17_o_f5_CH_D_q[15]_LessThan_3384_o22 (GND_17_o_f5_CH_D_q[15]_LessThan_3384_o21)
     LUT6:I2->O           12   0.254   1.069  GND_17_o_f5_CH_D_q[15]_LessThan_3384_o23 (GND_17_o_f5_CH_D_q[15]_LessThan_3384_o3)
     LUT2:I1->O            1   0.254   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_lut<0> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<0> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<1> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<2> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<3> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<4> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<5> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<6> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<7> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<8> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<9> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<10> (Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_cy<10>)
     XORCY:CI->O           1   0.206   1.112  Maddsub_f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT_xor<11> (f5_CH_D_q[15]_f5_CH_D_q[15]_mux_3388_OUT<11>)
     LUT6:I1->O            1   0.254   0.000  _n1207<4>1 (_n1207<4>)
     FDE:D                     0.074          f5_CH_D_q_11
    ----------------------------------------
    Total                      8.035ns (2.523ns logic, 5.512ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f4_mems_control/addr_q_0'
  Clock period: 8.035ns (frequency: 124.463MHz)
  Total number of paths / destination ports: 10692 / 64
-------------------------------------------------------------------------
Delay:               8.035ns (Levels of Logic = 17)
  Source:            mems_rom/f4_CH_D_q_4 (FF)
  Destination:       mems_rom/f4_CH_D_q_11 (FF)
  Source Clock:      f4_mems_control/addr_q_0 rising
  Destination Clock: f4_mems_control/addr_q_0 rising

  Data Path: mems_rom/f4_CH_D_q_4 to mems_rom/f4_CH_D_q_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  f4_CH_D_q_4 (f4_CH_D_q_4)
     LUT6:I0->O            1   0.254   0.958  GND_17_o_f4_CH_D_q[15]_LessThan_3356_o21 (GND_17_o_f4_CH_D_q[15]_LessThan_3356_o2)
     LUT6:I2->O            6   0.254   1.152  GND_17_o_f4_CH_D_q[15]_LessThan_3356_o22 (GND_17_o_f4_CH_D_q[15]_LessThan_3356_o21)
     LUT6:I2->O           12   0.254   1.069  GND_17_o_f4_CH_D_q[15]_LessThan_3356_o23 (GND_17_o_f4_CH_D_q[15]_LessThan_3356_o3)
     LUT2:I1->O            1   0.254   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_lut<0> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<0> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<1> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<2> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<3> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<4> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<5> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<6> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<7> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<8> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<9> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<10> (Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_cy<10>)
     XORCY:CI->O           1   0.206   1.112  Maddsub_f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT_xor<11> (f4_CH_D_q[15]_f4_CH_D_q[15]_mux_3360_OUT<11>)
     LUT6:I1->O            1   0.254   0.000  _n1199<4>1 (_n1199<4>)
     FDE:D                     0.074          f4_CH_D_q_11
    ----------------------------------------
    Total                      8.035ns (2.523ns logic, 5.512ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f3_mems_control/addr_q_0'
  Clock period: 8.035ns (frequency: 124.463MHz)
  Total number of paths / destination ports: 10692 / 64
-------------------------------------------------------------------------
Delay:               8.035ns (Levels of Logic = 17)
  Source:            mems_rom/f3_CH_D_q_4 (FF)
  Destination:       mems_rom/f3_CH_D_q_11 (FF)
  Source Clock:      f3_mems_control/addr_q_0 rising
  Destination Clock: f3_mems_control/addr_q_0 rising

  Data Path: mems_rom/f3_CH_D_q_4 to mems_rom/f3_CH_D_q_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  f3_CH_D_q_4 (f3_CH_D_q_4)
     LUT6:I0->O            1   0.254   0.958  GND_17_o_f3_CH_D_q[15]_LessThan_3328_o21 (GND_17_o_f3_CH_D_q[15]_LessThan_3328_o2)
     LUT6:I2->O            6   0.254   1.152  GND_17_o_f3_CH_D_q[15]_LessThan_3328_o22 (GND_17_o_f3_CH_D_q[15]_LessThan_3328_o21)
     LUT6:I2->O           12   0.254   1.069  GND_17_o_f3_CH_D_q[15]_LessThan_3328_o23 (GND_17_o_f3_CH_D_q[15]_LessThan_3328_o3)
     LUT2:I1->O            1   0.254   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_lut<0> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<0> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<1> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<2> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<3> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<4> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<5> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<6> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<7> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<8> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<9> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<10> (Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_cy<10>)
     XORCY:CI->O           1   0.206   1.112  Maddsub_f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT_xor<11> (f3_CH_D_q[15]_f3_CH_D_q[15]_mux_3332_OUT<11>)
     LUT6:I1->O            1   0.254   0.000  _n1191<4>1 (_n1191<4>)
     FDE:D                     0.074          f3_CH_D_q_11
    ----------------------------------------
    Total                      8.035ns (2.523ns logic, 5.512ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f2_mems_control/addr_q_0'
  Clock period: 8.035ns (frequency: 124.463MHz)
  Total number of paths / destination ports: 10692 / 64
-------------------------------------------------------------------------
Delay:               8.035ns (Levels of Logic = 17)
  Source:            mems_rom/f2_CH_D_q_4 (FF)
  Destination:       mems_rom/f2_CH_D_q_11 (FF)
  Source Clock:      f2_mems_control/addr_q_0 rising
  Destination Clock: f2_mems_control/addr_q_0 rising

  Data Path: mems_rom/f2_CH_D_q_4 to mems_rom/f2_CH_D_q_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  f2_CH_D_q_4 (f2_CH_D_q_4)
     LUT6:I0->O            1   0.254   0.958  GND_17_o_f2_CH_D_q[15]_LessThan_3300_o21 (GND_17_o_f2_CH_D_q[15]_LessThan_3300_o2)
     LUT6:I2->O            6   0.254   1.152  GND_17_o_f2_CH_D_q[15]_LessThan_3300_o22 (GND_17_o_f2_CH_D_q[15]_LessThan_3300_o21)
     LUT6:I2->O           12   0.254   1.069  GND_17_o_f2_CH_D_q[15]_LessThan_3300_o23 (GND_17_o_f2_CH_D_q[15]_LessThan_3300_o3)
     LUT2:I1->O            1   0.254   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_lut<0> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<0> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<1> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<2> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<3> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<4> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<5> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<6> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<7> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<8> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<9> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<10> (Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_cy<10>)
     XORCY:CI->O           1   0.206   1.112  Maddsub_f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT_xor<11> (f2_CH_D_q[15]_f2_CH_D_q[15]_mux_3304_OUT<11>)
     LUT6:I1->O            1   0.254   0.000  _n1183<4>1 (_n1183<4>)
     FDE:D                     0.074          f2_CH_D_q_11
    ----------------------------------------
    Total                      8.035ns (2.523ns logic, 5.512ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f1_mems_control/addr_q_0'
  Clock period: 8.035ns (frequency: 124.463MHz)
  Total number of paths / destination ports: 10692 / 64
-------------------------------------------------------------------------
Delay:               8.035ns (Levels of Logic = 17)
  Source:            mems_rom/f1_CH_D_q_4 (FF)
  Destination:       mems_rom/f1_CH_D_q_11 (FF)
  Source Clock:      f1_mems_control/addr_q_0 rising
  Destination Clock: f1_mems_control/addr_q_0 rising

  Data Path: mems_rom/f1_CH_D_q_4 to mems_rom/f1_CH_D_q_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  f1_CH_D_q_4 (f1_CH_D_q_4)
     LUT6:I0->O            1   0.254   0.958  GND_17_o_f1_CH_D_q[15]_LessThan_3272_o21 (GND_17_o_f1_CH_D_q[15]_LessThan_3272_o2)
     LUT6:I2->O            6   0.254   1.152  GND_17_o_f1_CH_D_q[15]_LessThan_3272_o22 (GND_17_o_f1_CH_D_q[15]_LessThan_3272_o21)
     LUT6:I2->O           12   0.254   1.069  GND_17_o_f1_CH_D_q[15]_LessThan_3272_o23 (GND_17_o_f1_CH_D_q[15]_LessThan_3272_o3)
     LUT2:I1->O            1   0.254   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_lut<0> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<0> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<1> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<2> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<3> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<4> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<5> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<6> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<7> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<8> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<9> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<10> (Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_cy<10>)
     XORCY:CI->O           1   0.206   1.112  Maddsub_f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT_xor<11> (f1_CH_D_q[15]_f1_CH_D_q[15]_mux_3276_OUT<11>)
     LUT6:I1->O            1   0.254   0.000  _n1175<4>1 (_n1175<4>)
     FDE:D                     0.074          f1_CH_D_q_11
    ----------------------------------------
    Total                      8.035ns (2.523ns logic, 5.512ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 608 / 608
-------------------------------------------------------------------------
Offset:              6.359ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       f5_mems_control/state_q_FSM_FFd2 (FF)
  Destination Clock: clk rising 1.3X

  Data Path: rst_n to f5_mems_control/state_q_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.328   1.859  rst_n_IBUF (rst_inv)
     INV:I->O            513   0.255   2.459  rst1_INV_0 (rst)
     begin scope: 'f5_mems_control:rst'
     FDR:R                     0.459          state_q_FSM_FFd2
    ----------------------------------------
    Total                      6.359ns (2.042ns logic, 4.317ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 85 / 61
-------------------------------------------------------------------------
Offset:              6.396ns (Levels of Logic = 3)
  Source:            f1_mems_spi_master/state_q_FSM_FFd2 (FF)
  Destination:       f1_MEMS_SPI_CLOCK (PAD)
  Source Clock:      clk rising 1.3X

  Data Path: f1_mems_spi_master/state_q_FSM_FFd2 to f1_MEMS_SPI_CLOCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             47   0.525   1.999  state_q_FSM_FFd2 (state_q_FSM_FFd2)
     LUT3:I0->O            2   0.235   0.725  _n0139_inv111 (sck)
     end scope: 'f1_mems_spi_master:sck'
     OBUF:I->O                 2.912          f1_MEMS_SPI_CLOCK_OBUF (f1_MEMS_SPI_CLOCK)
    ----------------------------------------
    Total                      6.396ns (3.672ns logic, 2.724ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
clk                                     |    8.020|         |         |         |
f1_mems_control/addr_q_0                |    3.079|         |         |         |
f2_mems_control/addr_q_0                |    3.079|         |         |         |
f3_mems_control/addr_q_0                |    2.975|         |         |         |
f4_mems_control/addr_q_0                |    2.975|         |         |         |
f5_mems_control/addr_q_0                |    2.975|         |         |         |
f6_mems_control/addr_q_0                |    2.975|         |         |         |
main_control/state_q[1]_PWR_4_o_Mux_33_o|         |    3.141|         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1_mems_control/addr_q_0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |   12.248|         |         |         |
f1_mems_control/addr_q_0|    8.035|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock f2_mems_control/addr_q_0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |   12.247|         |         |         |
f2_mems_control/addr_q_0|    8.035|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock f3_mems_control/addr_q_0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    5.884|         |         |         |
f3_mems_control/addr_q_0|    8.035|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock f4_mems_control/addr_q_0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    5.884|         |         |         |
f4_mems_control/addr_q_0|    8.035|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock f5_mems_control/addr_q_0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    5.884|         |         |         |
f5_mems_control/addr_q_0|    8.035|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock f6_mems_control/addr_q_0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    5.884|         |         |         |
f6_mems_control/addr_q_0|    8.035|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock main_control/state_q[1]_PWR_4_o_Mux_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    7.434|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.80 secs
 
--> 


Total memory usage is 477200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :   20 (   0 filtered)

