/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 14:24:35 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_XQ_0_0_H__
#define BCHP_VICE_XQ_0_0_H__

/***************************************************************************
 *VICE_XQ_0_0 - Transform (X) and Quantization (Q)Registers
 ***************************************************************************/
#define BCHP_VICE_XQ_0_0_FW_CONTROL              0x01504000 /* [CFG][32] XQ FW control */
#define BCHP_VICE_XQ_0_0_CONFIG                  0x01504004 /* [RW][32] XQ configuration control */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0          0x01504008 /* [RW][32] Quantization-related parameters */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_1          0x0150400c /* [RW][32] Parameters for small coefficient suppression */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2          0x01504010 /* [RW][32] Parameters for VP9 QP segment 1 to 5 */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3          0x01504014 /* [RW][32] Parameters for VP9 QP segment 6 to 8 */
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE            0x01504018 /* [RW][32] Current picture size */
#define BCHP_VICE_XQ_0_0_SCRATCH                 0x01504090 /* [CFG][32] XQ scratch register */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE       0x01504094 /* [CFG][32] XQ Error status enable */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR          0x01504098 /* [WO][32] XQ Error status clear */
#define BCHP_VICE_XQ_0_0_ERR_STATUS              0x0150409c /* [RO][32] XQ Error status */
#define BCHP_VICE_XQ_0_0_STATUS                  0x015040a0 /* [RO][32] XQ status */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MC           0x015040a4 /* [RO][32] DINO Debug Register (MC to XQ) */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC        0x015040a8 /* [RO][32] DINO Debug Register (MBARC to XQ) */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_SG           0x015040ac /* [RO][32] DINO Debug Register (XQ to SG) */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF          0x015040b0 /* [RO][32] DINO Debug Register (XQ to ILF) */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD          0x015040b4 /* [RO][32] DINO Debug Register (XQ to IMD) */

/***************************************************************************
 *FW_CONTROL - XQ FW control
 ***************************************************************************/
/* VICE_XQ_0_0 :: FW_CONTROL :: reserved0 [31:01] */
#define BCHP_VICE_XQ_0_0_FW_CONTROL_reserved0_MASK                 0xfffffffe
#define BCHP_VICE_XQ_0_0_FW_CONTROL_reserved0_SHIFT                1

/* VICE_XQ_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE_XQ_0_0_FW_CONTROL_DONE_WR_REG_MASK               0x00000001
#define BCHP_VICE_XQ_0_0_FW_CONTROL_DONE_WR_REG_SHIFT              0
#define BCHP_VICE_XQ_0_0_FW_CONTROL_DONE_WR_REG_NULL               0
#define BCHP_VICE_XQ_0_0_FW_CONTROL_DONE_WR_REG_DONE               1

/***************************************************************************
 *CONFIG - XQ configuration control
 ***************************************************************************/
/* VICE_XQ_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE_XQ_0_0_CONFIG_AUTO_SHUTOFF_MASK                  0x80000000
#define BCHP_VICE_XQ_0_0_CONFIG_AUTO_SHUTOFF_SHIFT                 31
#define BCHP_VICE_XQ_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT               0x00000001
#define BCHP_VICE_XQ_0_0_CONFIG_AUTO_SHUTOFF_DISABLE               0
#define BCHP_VICE_XQ_0_0_CONFIG_AUTO_SHUTOFF_ENABLE                1

/* VICE_XQ_0_0 :: CONFIG :: reserved0 [30:21] */
#define BCHP_VICE_XQ_0_0_CONFIG_reserved0_MASK                     0x7fe00000
#define BCHP_VICE_XQ_0_0_CONFIG_reserved0_SHIFT                    21

/* VICE_XQ_0_0 :: CONFIG :: SLICE_TYPE [20:19] */
#define BCHP_VICE_XQ_0_0_CONFIG_SLICE_TYPE_MASK                    0x00180000
#define BCHP_VICE_XQ_0_0_CONFIG_SLICE_TYPE_SHIFT                   19
#define BCHP_VICE_XQ_0_0_CONFIG_SLICE_TYPE_DEFAULT                 0x00000000
#define BCHP_VICE_XQ_0_0_CONFIG_SLICE_TYPE_I_SLICE                 0
#define BCHP_VICE_XQ_0_0_CONFIG_SLICE_TYPE_P_SLICE                 1
#define BCHP_VICE_XQ_0_0_CONFIG_SLICE_TYPE_B_SLICE                 2

/* VICE_XQ_0_0 :: CONFIG :: AVC_8X8_TRANSFORM [18:18] */
#define BCHP_VICE_XQ_0_0_CONFIG_AVC_8X8_TRANSFORM_MASK             0x00040000
#define BCHP_VICE_XQ_0_0_CONFIG_AVC_8X8_TRANSFORM_SHIFT            18
#define BCHP_VICE_XQ_0_0_CONFIG_AVC_8X8_TRANSFORM_DEFAULT          0x00000001
#define BCHP_VICE_XQ_0_0_CONFIG_AVC_8X8_TRANSFORM_DISABLE          0
#define BCHP_VICE_XQ_0_0_CONFIG_AVC_8X8_TRANSFORM_ENABLE           1

/* VICE_XQ_0_0 :: CONFIG :: PIC_QP [17:12] */
#define BCHP_VICE_XQ_0_0_CONFIG_PIC_QP_MASK                        0x0003f000
#define BCHP_VICE_XQ_0_0_CONFIG_PIC_QP_SHIFT                       12
#define BCHP_VICE_XQ_0_0_CONFIG_PIC_QP_DEFAULT                     0x0000001a

/* VICE_XQ_0_0 :: CONFIG :: HEVC_32X32_STRONG_FTR [11:11] */
#define BCHP_VICE_XQ_0_0_CONFIG_HEVC_32X32_STRONG_FTR_MASK         0x00000800
#define BCHP_VICE_XQ_0_0_CONFIG_HEVC_32X32_STRONG_FTR_SHIFT        11
#define BCHP_VICE_XQ_0_0_CONFIG_HEVC_32X32_STRONG_FTR_DEFAULT      0x00000001
#define BCHP_VICE_XQ_0_0_CONFIG_HEVC_32X32_STRONG_FTR_DISABLE      0
#define BCHP_VICE_XQ_0_0_CONFIG_HEVC_32X32_STRONG_FTR_ENABLE       1

/* VICE_XQ_0_0 :: CONFIG :: SCALING_LIST [10:10] */
#define BCHP_VICE_XQ_0_0_CONFIG_SCALING_LIST_MASK                  0x00000400
#define BCHP_VICE_XQ_0_0_CONFIG_SCALING_LIST_SHIFT                 10
#define BCHP_VICE_XQ_0_0_CONFIG_SCALING_LIST_DEFAULT               0x00000000
#define BCHP_VICE_XQ_0_0_CONFIG_SCALING_LIST_DISABLE               0
#define BCHP_VICE_XQ_0_0_CONFIG_SCALING_LIST_ENABLE                1

/* VICE_XQ_0_0 :: CONFIG :: XQ_TO_IMD_DINO [09:09] */
#define BCHP_VICE_XQ_0_0_CONFIG_XQ_TO_IMD_DINO_MASK                0x00000200
#define BCHP_VICE_XQ_0_0_CONFIG_XQ_TO_IMD_DINO_SHIFT               9
#define BCHP_VICE_XQ_0_0_CONFIG_XQ_TO_IMD_DINO_DEFAULT             0x00000001
#define BCHP_VICE_XQ_0_0_CONFIG_XQ_TO_IMD_DINO_DISABLE             0
#define BCHP_VICE_XQ_0_0_CONFIG_XQ_TO_IMD_DINO_ENABLE              1

/* VICE_XQ_0_0 :: CONFIG :: SMALL_COEFF_SUPPRESSION [08:08] */
#define BCHP_VICE_XQ_0_0_CONFIG_SMALL_COEFF_SUPPRESSION_MASK       0x00000100
#define BCHP_VICE_XQ_0_0_CONFIG_SMALL_COEFF_SUPPRESSION_SHIFT      8
#define BCHP_VICE_XQ_0_0_CONFIG_SMALL_COEFF_SUPPRESSION_DEFAULT    0x00000001
#define BCHP_VICE_XQ_0_0_CONFIG_SMALL_COEFF_SUPPRESSION_DISABLE    0
#define BCHP_VICE_XQ_0_0_CONFIG_SMALL_COEFF_SUPPRESSION_ENABLE     1

/* VICE_XQ_0_0 :: CONFIG :: FORCE_SKIP_MODE [07:07] */
#define BCHP_VICE_XQ_0_0_CONFIG_FORCE_SKIP_MODE_MASK               0x00000080
#define BCHP_VICE_XQ_0_0_CONFIG_FORCE_SKIP_MODE_SHIFT              7
#define BCHP_VICE_XQ_0_0_CONFIG_FORCE_SKIP_MODE_DEFAULT            0x00000001
#define BCHP_VICE_XQ_0_0_CONFIG_FORCE_SKIP_MODE_DISABLE            0
#define BCHP_VICE_XQ_0_0_CONFIG_FORCE_SKIP_MODE_ENABLE             1

/* VICE_XQ_0_0 :: CONFIG :: FIELD_SCAN [06:06] */
#define BCHP_VICE_XQ_0_0_CONFIG_FIELD_SCAN_MASK                    0x00000040
#define BCHP_VICE_XQ_0_0_CONFIG_FIELD_SCAN_SHIFT                   6
#define BCHP_VICE_XQ_0_0_CONFIG_FIELD_SCAN_DEFAULT                 0x00000000
#define BCHP_VICE_XQ_0_0_CONFIG_FIELD_SCAN_ZIG_ZAG                 0
#define BCHP_VICE_XQ_0_0_CONFIG_FIELD_SCAN_FIELD_ALT               1

/* VICE_XQ_0_0 :: CONFIG :: ENTROPY_MODE [05:05] */
#define BCHP_VICE_XQ_0_0_CONFIG_ENTROPY_MODE_MASK                  0x00000020
#define BCHP_VICE_XQ_0_0_CONFIG_ENTROPY_MODE_SHIFT                 5
#define BCHP_VICE_XQ_0_0_CONFIG_ENTROPY_MODE_DEFAULT               0x00000001
#define BCHP_VICE_XQ_0_0_CONFIG_ENTROPY_MODE_CAVLC                 0
#define BCHP_VICE_XQ_0_0_CONFIG_ENTROPY_MODE_CABAC                 1

/* VICE_XQ_0_0 :: CONFIG :: NON_LINEAR_QUANT [04:04] */
#define BCHP_VICE_XQ_0_0_CONFIG_NON_LINEAR_QUANT_MASK              0x00000010
#define BCHP_VICE_XQ_0_0_CONFIG_NON_LINEAR_QUANT_SHIFT             4
#define BCHP_VICE_XQ_0_0_CONFIG_NON_LINEAR_QUANT_DEFAULT           0x00000000
#define BCHP_VICE_XQ_0_0_CONFIG_NON_LINEAR_QUANT_DISABLE           0
#define BCHP_VICE_XQ_0_0_CONFIG_NON_LINEAR_QUANT_ENABLE            1

/* VICE_XQ_0_0 :: CONFIG :: INTRA_DC_PRECISION [03:02] */
#define BCHP_VICE_XQ_0_0_CONFIG_INTRA_DC_PRECISION_MASK            0x0000000c
#define BCHP_VICE_XQ_0_0_CONFIG_INTRA_DC_PRECISION_SHIFT           2
#define BCHP_VICE_XQ_0_0_CONFIG_INTRA_DC_PRECISION_DEFAULT         0x00000000

/* VICE_XQ_0_0 :: CONFIG :: CODEC [01:00] */
#define BCHP_VICE_XQ_0_0_CONFIG_CODEC_MASK                         0x00000003
#define BCHP_VICE_XQ_0_0_CONFIG_CODEC_SHIFT                        0
#define BCHP_VICE_XQ_0_0_CONFIG_CODEC_DEFAULT                      0x00000000
#define BCHP_VICE_XQ_0_0_CONFIG_CODEC_HEVC                         0
#define BCHP_VICE_XQ_0_0_CONFIG_CODEC_AVC                          1
#define BCHP_VICE_XQ_0_0_CONFIG_CODEC_MPEG2                        2
#define BCHP_VICE_XQ_0_0_CONFIG_CODEC_VP9                          3

/***************************************************************************
 *CONFIG_PARAM_0 - Quantization-related parameters
 ***************************************************************************/
/* VICE_XQ_0_0 :: CONFIG_PARAM_0 :: reserved0 [31:31] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_reserved0_MASK             0x80000000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_reserved0_SHIFT            31

/* VICE_XQ_0_0 :: CONFIG_PARAM_0 :: VP9_QP_YDC_OFFSET [30:26] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_VP9_QP_YDC_OFFSET_MASK     0x7c000000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_VP9_QP_YDC_OFFSET_SHIFT    26
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_VP9_QP_YDC_OFFSET_DEFAULT  0x00000000

/* VICE_XQ_0_0 :: CONFIG_PARAM_0 :: QP_C_OFFSET_1 [25:21] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_QP_C_OFFSET_1_MASK         0x03e00000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_QP_C_OFFSET_1_SHIFT        21
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_QP_C_OFFSET_1_DEFAULT      0x00000000

/* VICE_XQ_0_0 :: CONFIG_PARAM_0 :: QP_C_OFFSET_0 [20:16] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_QP_C_OFFSET_0_MASK         0x001f0000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_QP_C_OFFSET_0_SHIFT        16
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_QP_C_OFFSET_0_DEFAULT      0x00000000

/* VICE_XQ_0_0 :: CONFIG_PARAM_0 :: RND_OFFSET_INTER [15:08] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_RND_OFFSET_INTER_MASK      0x0000ff00
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_RND_OFFSET_INTER_SHIFT     8
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_RND_OFFSET_INTER_DEFAULT   0x00000055

/* VICE_XQ_0_0 :: CONFIG_PARAM_0 :: RND_OFFSET_INTRA [07:00] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_RND_OFFSET_INTRA_MASK      0x000000ff
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_RND_OFFSET_INTRA_SHIFT     0
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_0_RND_OFFSET_INTRA_DEFAULT   0x000000ab

/***************************************************************************
 *CONFIG_PARAM_1 - Parameters for small coefficient suppression
 ***************************************************************************/
/* VICE_XQ_0_0 :: CONFIG_PARAM_1 :: reserved0 [31:08] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_1_reserved0_MASK             0xffffff00
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_1_reserved0_SHIFT            8

/* VICE_XQ_0_0 :: CONFIG_PARAM_1 :: SCS_BIT_COST_1 [07:04] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_1_SCS_BIT_COST_1_MASK        0x000000f0
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_1_SCS_BIT_COST_1_SHIFT       4
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_1_SCS_BIT_COST_1_DEFAULT     0x00000003

/* VICE_XQ_0_0 :: CONFIG_PARAM_1 :: SCS_BIT_COST_0 [03:00] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_1_SCS_BIT_COST_0_MASK        0x0000000f
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_1_SCS_BIT_COST_0_SHIFT       0
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_1_SCS_BIT_COST_0_DEFAULT     0x00000002

/***************************************************************************
 *CONFIG_PARAM_2 - Parameters for VP9 QP segment 1 to 5
 ***************************************************************************/
/* VICE_XQ_0_0 :: CONFIG_PARAM_2 :: reserved0 [31:30] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_reserved0_MASK             0xc0000000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_reserved0_SHIFT            30

/* VICE_XQ_0_0 :: CONFIG_PARAM_2 :: QP_SEGMENT_4 [29:24] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_4_MASK          0x3f000000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_4_SHIFT         24
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_4_DEFAULT       0x0000001a

/* VICE_XQ_0_0 :: CONFIG_PARAM_2 :: QP_SEGMENT_3 [23:18] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_3_MASK          0x00fc0000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_3_SHIFT         18
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_3_DEFAULT       0x0000001a

/* VICE_XQ_0_0 :: CONFIG_PARAM_2 :: QP_SEGMENT_2 [17:12] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_2_MASK          0x0003f000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_2_SHIFT         12
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_2_DEFAULT       0x0000001a

/* VICE_XQ_0_0 :: CONFIG_PARAM_2 :: QP_SEGMENT_1 [11:06] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_1_MASK          0x00000fc0
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_1_SHIFT         6
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_1_DEFAULT       0x0000001a

/* VICE_XQ_0_0 :: CONFIG_PARAM_2 :: QP_SEGMENT_0 [05:00] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_0_MASK          0x0000003f
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_0_SHIFT         0
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_2_QP_SEGMENT_0_DEFAULT       0x0000001a

/***************************************************************************
 *CONFIG_PARAM_3 - Parameters for VP9 QP segment 6 to 8
 ***************************************************************************/
/* VICE_XQ_0_0 :: CONFIG_PARAM_3 :: reserved0 [31:18] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_reserved0_MASK             0xfffc0000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_reserved0_SHIFT            18

/* VICE_XQ_0_0 :: CONFIG_PARAM_3 :: QP_SEGMENT_7 [17:12] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_QP_SEGMENT_7_MASK          0x0003f000
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_QP_SEGMENT_7_SHIFT         12
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_QP_SEGMENT_7_DEFAULT       0x0000001a

/* VICE_XQ_0_0 :: CONFIG_PARAM_3 :: QP_SEGMENT_6 [11:06] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_QP_SEGMENT_6_MASK          0x00000fc0
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_QP_SEGMENT_6_SHIFT         6
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_QP_SEGMENT_6_DEFAULT       0x0000001a

/* VICE_XQ_0_0 :: CONFIG_PARAM_3 :: QP_SEGMENT_5 [05:00] */
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_QP_SEGMENT_5_MASK          0x0000003f
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_QP_SEGMENT_5_SHIFT         0
#define BCHP_VICE_XQ_0_0_CONFIG_PARAM_3_QP_SEGMENT_5_DEFAULT       0x0000001a

/***************************************************************************
 *PICTURE_SIZE - Current picture size
 ***************************************************************************/
/* VICE_XQ_0_0 :: PICTURE_SIZE :: reserved0 [31:26] */
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_reserved0_MASK               0xfc000000
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_reserved0_SHIFT              26

/* VICE_XQ_0_0 :: PICTURE_SIZE :: HSIZE_8X8 [25:16] */
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_HSIZE_8X8_MASK               0x03ff0000
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_HSIZE_8X8_SHIFT              16
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_HSIZE_8X8_DEFAULT            0x000000f0

/* VICE_XQ_0_0 :: PICTURE_SIZE :: reserved1 [15:09] */
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_reserved1_MASK               0x0000fe00
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_reserved1_SHIFT              9

/* VICE_XQ_0_0 :: PICTURE_SIZE :: VSIZE_8X8 [08:00] */
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_VSIZE_8X8_MASK               0x000001ff
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_VSIZE_8X8_SHIFT              0
#define BCHP_VICE_XQ_0_0_PICTURE_SIZE_VSIZE_8X8_DEFAULT            0x00000088

/***************************************************************************
 *QP_LAMBDA_TABLE%i - Small coefficient suppression RDO lambda mantissa and shift values.
 ***************************************************************************/
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_ARRAY_BASE               0x0150401c
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_ARRAY_START              0
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_ARRAY_END                25
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *QP_LAMBDA_TABLE%i - Small coefficient suppression RDO lambda mantissa and shift values.
 ***************************************************************************/
/* VICE_XQ_0_0 :: QP_LAMBDA_TABLEi :: reserved0 [31:26] */
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_reserved0_MASK           0xfc000000
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_reserved0_SHIFT          26

/* VICE_XQ_0_0 :: QP_LAMBDA_TABLEi :: LAMBDA_MANTISSA_1 [25:18] */
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_LAMBDA_MANTISSA_1_MASK   0x03fc0000
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_LAMBDA_MANTISSA_1_SHIFT  18

/* VICE_XQ_0_0 :: QP_LAMBDA_TABLEi :: LAMBDA_SHIFT_1 [17:13] */
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_LAMBDA_SHIFT_1_MASK      0x0003e000
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_LAMBDA_SHIFT_1_SHIFT     13

/* VICE_XQ_0_0 :: QP_LAMBDA_TABLEi :: LAMBDA_MANTISSA_0 [12:05] */
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_LAMBDA_MANTISSA_0_MASK   0x00001fe0
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_LAMBDA_MANTISSA_0_SHIFT  5

/* VICE_XQ_0_0 :: QP_LAMBDA_TABLEi :: LAMBDA_SHIFT_0 [04:00] */
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_LAMBDA_SHIFT_0_MASK      0x0000001f
#define BCHP_VICE_XQ_0_0_QP_LAMBDA_TABLEi_LAMBDA_SHIFT_0_SHIFT     0


/***************************************************************************
 *SCRATCH - XQ scratch register
 ***************************************************************************/
/* VICE_XQ_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE_XQ_0_0_SCRATCH_VALUE_MASK                        0xffffffff
#define BCHP_VICE_XQ_0_0_SCRATCH_VALUE_SHIFT                       0
#define BCHP_VICE_XQ_0_0_SCRATCH_VALUE_DEFAULT                     0x00000000

/***************************************************************************
 *ERR_STATUS_ENABLE - XQ Error status enable
 ***************************************************************************/
/* VICE_XQ_0_0 :: ERR_STATUS_ENABLE :: reserved0 [31:07] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_reserved0_MASK          0xffffff80
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_reserved0_SHIFT         7

/* VICE_XQ_0_0 :: ERR_STATUS_ENABLE :: MBARC_DINO_ERR [06:06] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_ERR_MASK     0x00000040
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_ERR_SHIFT    6
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_ERR_DEFAULT  0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_ERR_DISABLE  0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_ERR_ENABLE   1

/* VICE_XQ_0_0 :: ERR_STATUS_ENABLE :: MC_DINO_ERR [05:05] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_ERR_MASK        0x00000020
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_ERR_SHIFT       5
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_ERR_DEFAULT     0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_ERR_DISABLE     0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_ERR_ENABLE      1

/* VICE_XQ_0_0 :: ERR_STATUS_ENABLE :: MBARC_DINO_FIFO_FULL [04:04] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_FIFO_FULL_MASK 0x00000010
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_FIFO_FULL_SHIFT 4
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_FIFO_FULL_DEFAULT 0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_FIFO_FULL_DISABLE 0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MBARC_DINO_FIFO_FULL_ENABLE 1

/* VICE_XQ_0_0 :: ERR_STATUS_ENABLE :: MC_DINO_FIFO_FULL [03:03] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_FIFO_FULL_MASK  0x00000008
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_FIFO_FULL_SHIFT 3
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_FIFO_FULL_DEFAULT 0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_FIFO_FULL_DISABLE 0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_MC_DINO_FIFO_FULL_ENABLE 1

/* VICE_XQ_0_0 :: ERR_STATUS_ENABLE :: SG_DINO_FIFO_FULL [02:02] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_SG_DINO_FIFO_FULL_MASK  0x00000004
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_SG_DINO_FIFO_FULL_SHIFT 2
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_SG_DINO_FIFO_FULL_DEFAULT 0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_SG_DINO_FIFO_FULL_DISABLE 0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_SG_DINO_FIFO_FULL_ENABLE 1

/* VICE_XQ_0_0 :: ERR_STATUS_ENABLE :: ILF_DINO_FIFO_FULL [01:01] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_ILF_DINO_FIFO_FULL_MASK 0x00000002
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_ILF_DINO_FIFO_FULL_SHIFT 1
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_ILF_DINO_FIFO_FULL_DEFAULT 0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_ILF_DINO_FIFO_FULL_DISABLE 0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_ILF_DINO_FIFO_FULL_ENABLE 1

/* VICE_XQ_0_0 :: ERR_STATUS_ENABLE :: IMD_DINO_FIFO_FULL [00:00] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_IMD_DINO_FIFO_FULL_MASK 0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_IMD_DINO_FIFO_FULL_SHIFT 0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_IMD_DINO_FIFO_FULL_DEFAULT 0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_IMD_DINO_FIFO_FULL_DISABLE 0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ENABLE_IMD_DINO_FIFO_FULL_ENABLE 1

/***************************************************************************
 *ERR_STATUS_CLR - XQ Error status clear
 ***************************************************************************/
/* VICE_XQ_0_0 :: ERR_STATUS_CLR :: reserved0 [31:07] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_reserved0_MASK             0xffffff80
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_reserved0_SHIFT            7

/* VICE_XQ_0_0 :: ERR_STATUS_CLR :: MBARC_DINO_ERR [06:06] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MBARC_DINO_ERR_MASK        0x00000040
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MBARC_DINO_ERR_SHIFT       6
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MBARC_DINO_ERR_DEFAULT     0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS_CLR :: MC_DINO_ERR [05:05] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MC_DINO_ERR_MASK           0x00000020
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MC_DINO_ERR_SHIFT          5
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MC_DINO_ERR_DEFAULT        0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS_CLR :: MBARC_DINO_FIFO_FULL [04:04] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MBARC_DINO_FIFO_FULL_MASK  0x00000010
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MBARC_DINO_FIFO_FULL_SHIFT 4
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MBARC_DINO_FIFO_FULL_DEFAULT 0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS_CLR :: MC_DINO_FIFO_FULL [03:03] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MC_DINO_FIFO_FULL_MASK     0x00000008
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MC_DINO_FIFO_FULL_SHIFT    3
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_MC_DINO_FIFO_FULL_DEFAULT  0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS_CLR :: SG_DINO_FIFO_FULL [02:02] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_SG_DINO_FIFO_FULL_MASK     0x00000004
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_SG_DINO_FIFO_FULL_SHIFT    2
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_SG_DINO_FIFO_FULL_DEFAULT  0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS_CLR :: ILF_DINO_FIFO_FULL [01:01] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_ILF_DINO_FIFO_FULL_MASK    0x00000002
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_ILF_DINO_FIFO_FULL_SHIFT   1
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_ILF_DINO_FIFO_FULL_DEFAULT 0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS_CLR :: IMD_DINO_FIFO_FULL [00:00] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_IMD_DINO_FIFO_FULL_MASK    0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_IMD_DINO_FIFO_FULL_SHIFT   0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_CLR_IMD_DINO_FIFO_FULL_DEFAULT 0x00000000

/***************************************************************************
 *ERR_STATUS - XQ Error status
 ***************************************************************************/
/* VICE_XQ_0_0 :: ERR_STATUS :: reserved0 [31:07] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_reserved0_MASK                 0xffffff80
#define BCHP_VICE_XQ_0_0_ERR_STATUS_reserved0_SHIFT                7

/* VICE_XQ_0_0 :: ERR_STATUS :: MBARC_DINO_ERR [06:06] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MBARC_DINO_ERR_MASK            0x00000040
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MBARC_DINO_ERR_SHIFT           6
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MBARC_DINO_ERR_DEFAULT         0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS :: MC_DINO_ERR [05:05] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MC_DINO_ERR_MASK               0x00000020
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MC_DINO_ERR_SHIFT              5
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MC_DINO_ERR_DEFAULT            0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS :: MBARC_DINO_FIFO_FULL [04:04] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MBARC_DINO_FIFO_FULL_MASK      0x00000010
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MBARC_DINO_FIFO_FULL_SHIFT     4
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MBARC_DINO_FIFO_FULL_DEFAULT   0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS :: MC_DINO_FIFO_FULL [03:03] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MC_DINO_FIFO_FULL_MASK         0x00000008
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MC_DINO_FIFO_FULL_SHIFT        3
#define BCHP_VICE_XQ_0_0_ERR_STATUS_MC_DINO_FIFO_FULL_DEFAULT      0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS :: SG_DINO_FIFO_FULL [02:02] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_SG_DINO_FIFO_FULL_MASK         0x00000004
#define BCHP_VICE_XQ_0_0_ERR_STATUS_SG_DINO_FIFO_FULL_SHIFT        2
#define BCHP_VICE_XQ_0_0_ERR_STATUS_SG_DINO_FIFO_FULL_DEFAULT      0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS :: ILF_DINO_FIFO_FULL [01:01] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ILF_DINO_FIFO_FULL_MASK        0x00000002
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ILF_DINO_FIFO_FULL_SHIFT       1
#define BCHP_VICE_XQ_0_0_ERR_STATUS_ILF_DINO_FIFO_FULL_DEFAULT     0x00000000

/* VICE_XQ_0_0 :: ERR_STATUS :: IMD_DINO_FIFO_FULL [00:00] */
#define BCHP_VICE_XQ_0_0_ERR_STATUS_IMD_DINO_FIFO_FULL_MASK        0x00000001
#define BCHP_VICE_XQ_0_0_ERR_STATUS_IMD_DINO_FIFO_FULL_SHIFT       0
#define BCHP_VICE_XQ_0_0_ERR_STATUS_IMD_DINO_FIFO_FULL_DEFAULT     0x00000000

/***************************************************************************
 *STATUS - XQ status
 ***************************************************************************/
/* VICE_XQ_0_0 :: STATUS :: reserved0 [31:02] */
#define BCHP_VICE_XQ_0_0_STATUS_reserved0_MASK                     0xfffffffc
#define BCHP_VICE_XQ_0_0_STATUS_reserved0_SHIFT                    2

/* VICE_XQ_0_0 :: STATUS :: SHADOW_REGS [01:01] */
#define BCHP_VICE_XQ_0_0_STATUS_SHADOW_REGS_MASK                   0x00000002
#define BCHP_VICE_XQ_0_0_STATUS_SHADOW_REGS_SHIFT                  1
#define BCHP_VICE_XQ_0_0_STATUS_SHADOW_REGS_DEFAULT                0x00000001
#define BCHP_VICE_XQ_0_0_STATUS_SHADOW_REGS_BUSY                   0
#define BCHP_VICE_XQ_0_0_STATUS_SHADOW_REGS_AVAILABLE              1

/* VICE_XQ_0_0 :: STATUS :: PROCESSING_STATUS [00:00] */
#define BCHP_VICE_XQ_0_0_STATUS_PROCESSING_STATUS_MASK             0x00000001
#define BCHP_VICE_XQ_0_0_STATUS_PROCESSING_STATUS_SHIFT            0
#define BCHP_VICE_XQ_0_0_STATUS_PROCESSING_STATUS_DEFAULT          0x00000000
#define BCHP_VICE_XQ_0_0_STATUS_PROCESSING_STATUS_IDLE             0
#define BCHP_VICE_XQ_0_0_STATUS_PROCESSING_STATUS_BUSY             1

/***************************************************************************
 *DINO_DEBUG_MC - DINO Debug Register (MC to XQ)
 ***************************************************************************/
/* VICE_XQ_0_0 :: DINO_DEBUG_MC :: reserved0 [31:16] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MC_reserved0_MASK              0xffff0000
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MC_reserved0_SHIFT             16

/* VICE_XQ_0_0 :: DINO_DEBUG_MC :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MC_CTU_MBCNT_X_MASK            0x0000ff00
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MC_CTU_MBCNT_X_SHIFT           8
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MC_CTU_MBCNT_X_DEFAULT         0x00000000

/* VICE_XQ_0_0 :: DINO_DEBUG_MC :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MC_CTU_MBCNT_Y_MASK            0x000000ff
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MC_CTU_MBCNT_Y_SHIFT           0
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MC_CTU_MBCNT_Y_DEFAULT         0x00000000

/***************************************************************************
 *DINO_DEBUG_MBARC - DINO Debug Register (MBARC to XQ)
 ***************************************************************************/
/* VICE_XQ_0_0 :: DINO_DEBUG_MBARC :: reserved0 [31:16] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC_reserved0_MASK           0xffff0000
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC_reserved0_SHIFT          16

/* VICE_XQ_0_0 :: DINO_DEBUG_MBARC :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC_CTU_MBCNT_X_MASK         0x0000ff00
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC_CTU_MBCNT_X_SHIFT        8
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC_CTU_MBCNT_X_DEFAULT      0x00000000

/* VICE_XQ_0_0 :: DINO_DEBUG_MBARC :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC_CTU_MBCNT_Y_MASK         0x000000ff
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC_CTU_MBCNT_Y_SHIFT        0
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_MBARC_CTU_MBCNT_Y_DEFAULT      0x00000000

/***************************************************************************
 *DINO_DEBUG_SG - DINO Debug Register (XQ to SG)
 ***************************************************************************/
/* VICE_XQ_0_0 :: DINO_DEBUG_SG :: reserved0 [31:16] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_SG_reserved0_MASK              0xffff0000
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_SG_reserved0_SHIFT             16

/* VICE_XQ_0_0 :: DINO_DEBUG_SG :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_SG_CTU_MBCNT_X_MASK            0x0000ff00
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_SG_CTU_MBCNT_X_SHIFT           8
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_SG_CTU_MBCNT_X_DEFAULT         0x00000000

/* VICE_XQ_0_0 :: DINO_DEBUG_SG :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_SG_CTU_MBCNT_Y_MASK            0x000000ff
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_SG_CTU_MBCNT_Y_SHIFT           0
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_SG_CTU_MBCNT_Y_DEFAULT         0x00000000

/***************************************************************************
 *DINO_DEBUG_ILF - DINO Debug Register (XQ to ILF)
 ***************************************************************************/
/* VICE_XQ_0_0 :: DINO_DEBUG_ILF :: reserved0 [31:16] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF_reserved0_MASK             0xffff0000
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF_reserved0_SHIFT            16

/* VICE_XQ_0_0 :: DINO_DEBUG_ILF :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF_CTU_MBCNT_X_MASK           0x0000ff00
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF_CTU_MBCNT_X_SHIFT          8
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF_CTU_MBCNT_X_DEFAULT        0x00000000

/* VICE_XQ_0_0 :: DINO_DEBUG_ILF :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF_CTU_MBCNT_Y_MASK           0x000000ff
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF_CTU_MBCNT_Y_SHIFT          0
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_ILF_CTU_MBCNT_Y_DEFAULT        0x00000000

/***************************************************************************
 *DINO_DEBUG_IMD - DINO Debug Register (XQ to IMD)
 ***************************************************************************/
/* VICE_XQ_0_0 :: DINO_DEBUG_IMD :: reserved0 [31:16] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD_reserved0_MASK             0xffff0000
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD_reserved0_SHIFT            16

/* VICE_XQ_0_0 :: DINO_DEBUG_IMD :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD_CTU_MBCNT_X_MASK           0x0000ff00
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD_CTU_MBCNT_X_SHIFT          8
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD_CTU_MBCNT_X_DEFAULT        0x00000000

/* VICE_XQ_0_0 :: DINO_DEBUG_IMD :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD_CTU_MBCNT_Y_MASK           0x000000ff
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD_CTU_MBCNT_Y_SHIFT          0
#define BCHP_VICE_XQ_0_0_DINO_DEBUG_IMD_CTU_MBCNT_Y_DEFAULT        0x00000000

#endif /* #ifndef BCHP_VICE_XQ_0_0_H__ */

/* End of File */
