// Seed: 1752389590
module module_0;
  logic id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always force id_4 = id_3;
endmodule
module module_2 (
    input  wor   id_0,
    input  uwire id_1,
    output uwire id_2,
    output wor   id_3,
    input  uwire id_4
    , id_8,
    input  uwire id_5,
    output tri   id_6
);
endmodule
module module_3 (
    input tri1 id_0,
    output logic id_1,
    input wire id_2,
    output supply1 id_3
);
  assign id_3 = -1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_0,
      id_3
  );
  initial begin : LABEL_0
    id_1 = id_0;
  end
endmodule
