verilog work "source_gen1.v"
verilog work "gen_tb2.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
