// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hcr_controller,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku060-ffva1517-2-e,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.041000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=106,HLS_SYN_DSP=0,HLS_SYN_FF=7692,HLS_SYN_LUT=9837,HLS_VERSION=2019_2}" *)

module hcr_controller (
        s_axi_cfg_bus_AWVALID,
        s_axi_cfg_bus_AWREADY,
        s_axi_cfg_bus_AWADDR,
        s_axi_cfg_bus_WVALID,
        s_axi_cfg_bus_WREADY,
        s_axi_cfg_bus_WDATA,
        s_axi_cfg_bus_WSTRB,
        s_axi_cfg_bus_ARVALID,
        s_axi_cfg_bus_ARREADY,
        s_axi_cfg_bus_ARADDR,
        s_axi_cfg_bus_RVALID,
        s_axi_cfg_bus_RREADY,
        s_axi_cfg_bus_RDATA,
        s_axi_cfg_bus_RRESP,
        s_axi_cfg_bus_BVALID,
        s_axi_cfg_bus_BREADY,
        s_axi_cfg_bus_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        coef_ch0_V_V_TDATA,
        coef_ch1_V_V_TDATA,
        coef_ch2_V_V_TDATA,
        mt_pulse_V,
        control_flags_V,
        control_hvn,
        filter_select_ch0_V,
        filter_select_ch1_V,
        filter_select_ch2_V,
        pulse_metadata_ch0_V_TDATA,
        pulse_metadata_ch1_V_TDATA,
        pulse_metadata_ch2_V_TDATA,
        pps_address0,
        pps_ce0,
        pps_d0,
        pps_q0,
        pps_we0,
        coef_ch0_V_V_TVALID,
        coef_ch0_V_V_TREADY,
        coef_ch1_V_V_TVALID,
        coef_ch1_V_V_TREADY,
        coef_ch2_V_V_TVALID,
        coef_ch2_V_V_TREADY,
        mt_pulse_V_ap_vld,
        control_flags_V_ap_vld,
        control_hvn_ap_vld,
        filter_select_ch0_V_ap_vld,
        filter_select_ch1_V_ap_vld,
        filter_select_ch2_V_ap_vld,
        pulse_metadata_ch0_V_TVALID,
        pulse_metadata_ch0_V_TREADY,
        pulse_metadata_ch1_V_TVALID,
        pulse_metadata_ch1_V_TREADY,
        pulse_metadata_ch2_V_TVALID,
        pulse_metadata_ch2_V_TREADY
);

parameter    C_S_AXI_CFG_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CFG_BUS_ADDR_WIDTH = 14;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_CFG_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_cfg_bus_AWVALID;
output   s_axi_cfg_bus_AWREADY;
input  [C_S_AXI_CFG_BUS_ADDR_WIDTH - 1:0] s_axi_cfg_bus_AWADDR;
input   s_axi_cfg_bus_WVALID;
output   s_axi_cfg_bus_WREADY;
input  [C_S_AXI_CFG_BUS_DATA_WIDTH - 1:0] s_axi_cfg_bus_WDATA;
input  [C_S_AXI_CFG_BUS_WSTRB_WIDTH - 1:0] s_axi_cfg_bus_WSTRB;
input   s_axi_cfg_bus_ARVALID;
output   s_axi_cfg_bus_ARREADY;
input  [C_S_AXI_CFG_BUS_ADDR_WIDTH - 1:0] s_axi_cfg_bus_ARADDR;
output   s_axi_cfg_bus_RVALID;
input   s_axi_cfg_bus_RREADY;
output  [C_S_AXI_CFG_BUS_DATA_WIDTH - 1:0] s_axi_cfg_bus_RDATA;
output  [1:0] s_axi_cfg_bus_RRESP;
output   s_axi_cfg_bus_BVALID;
input   s_axi_cfg_bus_BREADY;
output  [1:0] s_axi_cfg_bus_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output  [31:0] coef_ch0_V_V_TDATA;
output  [31:0] coef_ch1_V_V_TDATA;
output  [31:0] coef_ch2_V_V_TDATA;
output  [7:0] mt_pulse_V;
output  [31:0] control_flags_V;
output   control_hvn;
output  [2:0] filter_select_ch0_V;
output  [2:0] filter_select_ch1_V;
output  [2:0] filter_select_ch2_V;
output  [855:0] pulse_metadata_ch0_V_TDATA;
output  [855:0] pulse_metadata_ch1_V_TDATA;
output  [855:0] pulse_metadata_ch2_V_TDATA;
output  [0:0] pps_address0;
output   pps_ce0;
output  [0:0] pps_d0;
input  [0:0] pps_q0;
output   pps_we0;
output   coef_ch0_V_V_TVALID;
input   coef_ch0_V_V_TREADY;
output   coef_ch1_V_V_TVALID;
input   coef_ch1_V_V_TREADY;
output   coef_ch2_V_V_TVALID;
input   coef_ch2_V_V_TREADY;
output   mt_pulse_V_ap_vld;
output   control_flags_V_ap_vld;
output   control_hvn_ap_vld;
output   filter_select_ch0_V_ap_vld;
output   filter_select_ch1_V_ap_vld;
output   filter_select_ch2_V_ap_vld;
output   pulse_metadata_ch0_V_TVALID;
input   pulse_metadata_ch0_V_TREADY;
output   pulse_metadata_ch1_V_TVALID;
input   pulse_metadata_ch1_V_TREADY;
output   pulse_metadata_ch2_V_TVALID;
input   pulse_metadata_ch2_V_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [31:0] cfg_pulse_sequence_start_stop_indexes;
wire   [31:0] cfg_num_pulses_to_execute;
wire   [31:0] cfg_total_decimation;
wire   [31:0] cfg_post_decimation;
wire   [31:0] cfg_num_pulses_per_xfer;
wire   [31:0] cfg_enabled_channel_vector;
wire   [31:0] cfg_watchdog;
wire   [31:0] cfg_pulse_sequence_prt_0_q0;
wire   [31:0] cfg_pulse_sequence_prt_1_q0;
wire   [31:0] cfg_pulse_sequence_num_pulses_q0;
wire   [31:0] cfg_pulse_sequence_block_post_time_q0;
wire   [31:0] cfg_pulse_sequence_control_flags_q0;
wire   [31:0] cfg_pulse_sequence_polarization_mode_q0;
wire   [31:0] cfg_pulse_sequence_filter_select_ch0_q0;
wire   [31:0] cfg_pulse_sequence_filter_select_ch1_q0;
wire   [31:0] cfg_pulse_sequence_filter_select_ch2_q0;
wire   [31:0] cfg_pulse_sequence_timer_offset_0_q0;
wire   [31:0] cfg_pulse_sequence_timer_offset_1_q0;
wire   [31:0] cfg_pulse_sequence_timer_offset_2_q0;
wire   [31:0] cfg_pulse_sequence_timer_offset_3_q0;
wire   [31:0] cfg_pulse_sequence_timer_offset_4_q0;
wire   [31:0] cfg_pulse_sequence_timer_offset_5_q0;
wire   [31:0] cfg_pulse_sequence_timer_offset_6_q0;
wire   [31:0] cfg_pulse_sequence_timer_offset_7_q0;
wire   [31:0] cfg_pulse_sequence_timer_width_0_q0;
wire   [31:0] cfg_pulse_sequence_timer_width_1_q0;
wire   [31:0] cfg_pulse_sequence_timer_width_2_q0;
wire   [31:0] cfg_pulse_sequence_timer_width_3_q0;
wire   [31:0] cfg_pulse_sequence_timer_width_4_q0;
wire   [31:0] cfg_pulse_sequence_timer_width_5_q0;
wire   [31:0] cfg_pulse_sequence_timer_width_6_q0;
wire   [31:0] cfg_pulse_sequence_timer_width_7_q0;
wire   [31:0] cfg_filter_coefs_ch0_q0;
wire   [31:0] cfg_filter_coefs_ch1_q0;
wire   [31:0] cfg_filter_coefs_ch2_q0;
wire    scheduler_parser_U0_ap_start;
wire    scheduler_parser_U0_start_full_n;
wire    scheduler_parser_U0_ap_done;
wire    scheduler_parser_U0_ap_continue;
wire    scheduler_parser_U0_ap_idle;
wire    scheduler_parser_U0_ap_ready;
wire    scheduler_parser_U0_start_out;
wire    scheduler_parser_U0_start_write;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_p_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_p_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_p_3_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_p_3_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_n_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_n_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_b_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_b_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_c_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_c_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_p_4_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_p_4_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_f_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_f_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_f_3_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_f_3_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_f_4_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_f_4_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_16_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_16_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_17_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_17_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_18_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_18_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_19_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_19_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_20_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_20_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_21_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_21_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_22_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_22_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_23_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_23_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_24_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_24_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_25_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_25_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_26_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_26_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_27_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_27_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_28_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_28_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_29_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_29_ce0;
wire   [4:0] scheduler_parser_U0_cfg_pulse_sequence_t_30_address0;
wire    scheduler_parser_U0_cfg_pulse_sequence_t_30_ce0;
wire   [8:0] scheduler_parser_U0_cfg_filter_coefs_ch0_address0;
wire    scheduler_parser_U0_cfg_filter_coefs_ch0_ce0;
wire   [8:0] scheduler_parser_U0_cfg_filter_coefs_ch1_address0;
wire    scheduler_parser_U0_cfg_filter_coefs_ch1_ce0;
wire   [8:0] scheduler_parser_U0_cfg_filter_coefs_ch2_address0;
wire    scheduler_parser_U0_cfg_filter_coefs_ch2_ce0;
wire   [31:0] scheduler_parser_U0_coef_ch0_V_V_TDATA;
wire    scheduler_parser_U0_coef_ch0_V_V_TVALID;
wire   [31:0] scheduler_parser_U0_coef_ch1_V_V_TDATA;
wire    scheduler_parser_U0_coef_ch1_V_V_TVALID;
wire   [31:0] scheduler_parser_U0_coef_ch2_V_V_TDATA;
wire    scheduler_parser_U0_coef_ch2_V_V_TVALID;
wire   [852:0] scheduler_parser_U0_pulse_queue_0_V_din;
wire    scheduler_parser_U0_pulse_queue_0_V_write;
wire   [852:0] scheduler_parser_U0_pulse_queue_1_V_din;
wire    scheduler_parser_U0_pulse_queue_1_V_write;
wire   [852:0] scheduler_parser_U0_pulse_queue_2_V_din;
wire    scheduler_parser_U0_pulse_queue_2_V_write;
wire   [852:0] scheduler_parser_U0_pulse_queue_s_V_din;
wire    scheduler_parser_U0_pulse_queue_s_V_write;
wire    ap_sync_continue;
wire    scheduler_cycle_exac_U0_ap_start;
wire    scheduler_cycle_exac_U0_ap_done;
wire    scheduler_cycle_exac_U0_ap_continue;
wire    scheduler_cycle_exac_U0_ap_idle;
wire    scheduler_cycle_exac_U0_ap_ready;
wire   [0:0] scheduler_cycle_exac_U0_pps_address0;
wire    scheduler_cycle_exac_U0_pps_ce0;
wire    scheduler_cycle_exac_U0_pulse_queue_V_read;
wire   [7:0] scheduler_cycle_exac_U0_mt_pulse_V;
wire    scheduler_cycle_exac_U0_mt_pulse_V_ap_vld;
wire   [31:0] scheduler_cycle_exac_U0_control_flags_V;
wire    scheduler_cycle_exac_U0_control_flags_V_ap_vld;
wire    scheduler_cycle_exac_U0_control_hvn;
wire    scheduler_cycle_exac_U0_control_hvn_ap_vld;
wire   [2:0] scheduler_cycle_exac_U0_filter_select_ch0_V;
wire    scheduler_cycle_exac_U0_filter_select_ch0_V_ap_vld;
wire   [2:0] scheduler_cycle_exac_U0_filter_select_ch1_V;
wire    scheduler_cycle_exac_U0_filter_select_ch1_V_ap_vld;
wire   [2:0] scheduler_cycle_exac_U0_filter_select_ch2_V;
wire    scheduler_cycle_exac_U0_filter_select_ch2_V_ap_vld;
wire    output_fifo70_U0_ap_start;
wire    output_fifo70_U0_ap_done;
wire    output_fifo70_U0_ap_continue;
wire    output_fifo70_U0_ap_idle;
wire    output_fifo70_U0_ap_ready;
wire    output_fifo70_U0_pulse_queue_ch0_V_read;
wire   [855:0] output_fifo70_U0_pulse_metadata_ch0_V_TDATA;
wire    output_fifo70_U0_pulse_metadata_ch0_V_TVALID;
wire    output_fifo71_U0_ap_start;
wire    output_fifo71_U0_ap_done;
wire    output_fifo71_U0_ap_continue;
wire    output_fifo71_U0_ap_idle;
wire    output_fifo71_U0_ap_ready;
wire    output_fifo71_U0_pulse_queue_ch0_V_read;
wire   [855:0] output_fifo71_U0_pulse_metadata_ch0_V_TDATA;
wire    output_fifo71_U0_pulse_metadata_ch0_V_TVALID;
wire    output_fifo_U0_ap_start;
wire    output_fifo_U0_ap_done;
wire    output_fifo_U0_ap_continue;
wire    output_fifo_U0_ap_idle;
wire    output_fifo_U0_ap_ready;
wire    output_fifo_U0_in_V_read;
wire   [855:0] output_fifo_U0_out_V_TDATA;
wire    output_fifo_U0_out_V_TVALID;
wire    pulse_queue_ch0_V_full_n;
wire   [852:0] pulse_queue_ch0_V_dout;
wire    pulse_queue_ch0_V_empty_n;
wire    pulse_queue_ch1_V_full_n;
wire   [852:0] pulse_queue_ch1_V_dout;
wire    pulse_queue_ch1_V_empty_n;
wire    pulse_queue_ch2_V_full_n;
wire   [852:0] pulse_queue_ch2_V_dout;
wire    pulse_queue_ch2_V_empty_n;
wire    pulse_queue_schedule_1_full_n;
wire   [852:0] pulse_queue_schedule_1_dout;
wire    pulse_queue_schedule_1_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_scheduler_parser_U0_ap_ready;
wire    ap_sync_scheduler_parser_U0_ap_ready;
reg   [1:0] scheduler_parser_U0_ap_ready_count;
reg    ap_sync_reg_scheduler_cycle_exac_U0_ap_ready;
wire    ap_sync_scheduler_cycle_exac_U0_ap_ready;
reg   [1:0] scheduler_cycle_exac_U0_ap_ready_count;
wire   [0:0] start_for_output_fifo70_U0_din;
wire    start_for_output_fifo70_U0_full_n;
wire   [0:0] start_for_output_fifo70_U0_dout;
wire    start_for_output_fifo70_U0_empty_n;
wire   [0:0] start_for_output_fifo71_U0_din;
wire    start_for_output_fifo71_U0_full_n;
wire   [0:0] start_for_output_fifo71_U0_dout;
wire    start_for_output_fifo71_U0_empty_n;
wire   [0:0] start_for_output_fifo_U0_din;
wire    start_for_output_fifo_U0_full_n;
wire   [0:0] start_for_output_fifo_U0_dout;
wire    start_for_output_fifo_U0_empty_n;
wire    scheduler_cycle_exac_U0_start_full_n;
wire    scheduler_cycle_exac_U0_start_write;
wire    output_fifo70_U0_start_full_n;
wire    output_fifo70_U0_start_write;
wire    output_fifo71_U0_start_full_n;
wire    output_fifo71_U0_start_write;
wire    output_fifo_U0_start_full_n;
wire    output_fifo_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_scheduler_parser_U0_ap_ready = 1'b0;
#0 scheduler_parser_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_scheduler_cycle_exac_U0_ap_ready = 1'b0;
#0 scheduler_cycle_exac_U0_ap_ready_count = 2'd0;
end

hcr_controller_cfg_bus_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CFG_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CFG_BUS_DATA_WIDTH ))
hcr_controller_cfg_bus_s_axi_U(
    .AWVALID(s_axi_cfg_bus_AWVALID),
    .AWREADY(s_axi_cfg_bus_AWREADY),
    .AWADDR(s_axi_cfg_bus_AWADDR),
    .WVALID(s_axi_cfg_bus_WVALID),
    .WREADY(s_axi_cfg_bus_WREADY),
    .WDATA(s_axi_cfg_bus_WDATA),
    .WSTRB(s_axi_cfg_bus_WSTRB),
    .ARVALID(s_axi_cfg_bus_ARVALID),
    .ARREADY(s_axi_cfg_bus_ARREADY),
    .ARADDR(s_axi_cfg_bus_ARADDR),
    .RVALID(s_axi_cfg_bus_RVALID),
    .RREADY(s_axi_cfg_bus_RREADY),
    .RDATA(s_axi_cfg_bus_RDATA),
    .RRESP(s_axi_cfg_bus_RRESP),
    .BVALID(s_axi_cfg_bus_BVALID),
    .BREADY(s_axi_cfg_bus_BREADY),
    .BRESP(s_axi_cfg_bus_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .cfg_pulse_sequence_start_stop_indexes(cfg_pulse_sequence_start_stop_indexes),
    .cfg_num_pulses_to_execute(cfg_num_pulses_to_execute),
    .cfg_total_decimation(cfg_total_decimation),
    .cfg_post_decimation(cfg_post_decimation),
    .cfg_num_pulses_per_xfer(cfg_num_pulses_per_xfer),
    .cfg_enabled_channel_vector(cfg_enabled_channel_vector),
    .cfg_watchdog(cfg_watchdog),
    .cfg_pulse_sequence_prt_0_address0(scheduler_parser_U0_cfg_pulse_sequence_p_address0),
    .cfg_pulse_sequence_prt_0_ce0(scheduler_parser_U0_cfg_pulse_sequence_p_ce0),
    .cfg_pulse_sequence_prt_0_q0(cfg_pulse_sequence_prt_0_q0),
    .cfg_pulse_sequence_prt_1_address0(scheduler_parser_U0_cfg_pulse_sequence_p_3_address0),
    .cfg_pulse_sequence_prt_1_ce0(scheduler_parser_U0_cfg_pulse_sequence_p_3_ce0),
    .cfg_pulse_sequence_prt_1_q0(cfg_pulse_sequence_prt_1_q0),
    .cfg_pulse_sequence_num_pulses_address0(scheduler_parser_U0_cfg_pulse_sequence_n_address0),
    .cfg_pulse_sequence_num_pulses_ce0(scheduler_parser_U0_cfg_pulse_sequence_n_ce0),
    .cfg_pulse_sequence_num_pulses_q0(cfg_pulse_sequence_num_pulses_q0),
    .cfg_pulse_sequence_block_post_time_address0(scheduler_parser_U0_cfg_pulse_sequence_b_address0),
    .cfg_pulse_sequence_block_post_time_ce0(scheduler_parser_U0_cfg_pulse_sequence_b_ce0),
    .cfg_pulse_sequence_block_post_time_q0(cfg_pulse_sequence_block_post_time_q0),
    .cfg_pulse_sequence_control_flags_address0(scheduler_parser_U0_cfg_pulse_sequence_c_address0),
    .cfg_pulse_sequence_control_flags_ce0(scheduler_parser_U0_cfg_pulse_sequence_c_ce0),
    .cfg_pulse_sequence_control_flags_q0(cfg_pulse_sequence_control_flags_q0),
    .cfg_pulse_sequence_polarization_mode_address0(scheduler_parser_U0_cfg_pulse_sequence_p_4_address0),
    .cfg_pulse_sequence_polarization_mode_ce0(scheduler_parser_U0_cfg_pulse_sequence_p_4_ce0),
    .cfg_pulse_sequence_polarization_mode_q0(cfg_pulse_sequence_polarization_mode_q0),
    .cfg_pulse_sequence_filter_select_ch0_address0(scheduler_parser_U0_cfg_pulse_sequence_f_address0),
    .cfg_pulse_sequence_filter_select_ch0_ce0(scheduler_parser_U0_cfg_pulse_sequence_f_ce0),
    .cfg_pulse_sequence_filter_select_ch0_q0(cfg_pulse_sequence_filter_select_ch0_q0),
    .cfg_pulse_sequence_filter_select_ch1_address0(scheduler_parser_U0_cfg_pulse_sequence_f_3_address0),
    .cfg_pulse_sequence_filter_select_ch1_ce0(scheduler_parser_U0_cfg_pulse_sequence_f_3_ce0),
    .cfg_pulse_sequence_filter_select_ch1_q0(cfg_pulse_sequence_filter_select_ch1_q0),
    .cfg_pulse_sequence_filter_select_ch2_address0(scheduler_parser_U0_cfg_pulse_sequence_f_4_address0),
    .cfg_pulse_sequence_filter_select_ch2_ce0(scheduler_parser_U0_cfg_pulse_sequence_f_4_ce0),
    .cfg_pulse_sequence_filter_select_ch2_q0(cfg_pulse_sequence_filter_select_ch2_q0),
    .cfg_pulse_sequence_timer_offset_0_address0(scheduler_parser_U0_cfg_pulse_sequence_t_address0),
    .cfg_pulse_sequence_timer_offset_0_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_ce0),
    .cfg_pulse_sequence_timer_offset_0_q0(cfg_pulse_sequence_timer_offset_0_q0),
    .cfg_pulse_sequence_timer_offset_1_address0(scheduler_parser_U0_cfg_pulse_sequence_t_16_address0),
    .cfg_pulse_sequence_timer_offset_1_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_16_ce0),
    .cfg_pulse_sequence_timer_offset_1_q0(cfg_pulse_sequence_timer_offset_1_q0),
    .cfg_pulse_sequence_timer_offset_2_address0(scheduler_parser_U0_cfg_pulse_sequence_t_17_address0),
    .cfg_pulse_sequence_timer_offset_2_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_17_ce0),
    .cfg_pulse_sequence_timer_offset_2_q0(cfg_pulse_sequence_timer_offset_2_q0),
    .cfg_pulse_sequence_timer_offset_3_address0(scheduler_parser_U0_cfg_pulse_sequence_t_18_address0),
    .cfg_pulse_sequence_timer_offset_3_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_18_ce0),
    .cfg_pulse_sequence_timer_offset_3_q0(cfg_pulse_sequence_timer_offset_3_q0),
    .cfg_pulse_sequence_timer_offset_4_address0(scheduler_parser_U0_cfg_pulse_sequence_t_19_address0),
    .cfg_pulse_sequence_timer_offset_4_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_19_ce0),
    .cfg_pulse_sequence_timer_offset_4_q0(cfg_pulse_sequence_timer_offset_4_q0),
    .cfg_pulse_sequence_timer_offset_5_address0(scheduler_parser_U0_cfg_pulse_sequence_t_20_address0),
    .cfg_pulse_sequence_timer_offset_5_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_20_ce0),
    .cfg_pulse_sequence_timer_offset_5_q0(cfg_pulse_sequence_timer_offset_5_q0),
    .cfg_pulse_sequence_timer_offset_6_address0(scheduler_parser_U0_cfg_pulse_sequence_t_21_address0),
    .cfg_pulse_sequence_timer_offset_6_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_21_ce0),
    .cfg_pulse_sequence_timer_offset_6_q0(cfg_pulse_sequence_timer_offset_6_q0),
    .cfg_pulse_sequence_timer_offset_7_address0(scheduler_parser_U0_cfg_pulse_sequence_t_22_address0),
    .cfg_pulse_sequence_timer_offset_7_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_22_ce0),
    .cfg_pulse_sequence_timer_offset_7_q0(cfg_pulse_sequence_timer_offset_7_q0),
    .cfg_pulse_sequence_timer_width_0_address0(scheduler_parser_U0_cfg_pulse_sequence_t_23_address0),
    .cfg_pulse_sequence_timer_width_0_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_23_ce0),
    .cfg_pulse_sequence_timer_width_0_q0(cfg_pulse_sequence_timer_width_0_q0),
    .cfg_pulse_sequence_timer_width_1_address0(scheduler_parser_U0_cfg_pulse_sequence_t_24_address0),
    .cfg_pulse_sequence_timer_width_1_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_24_ce0),
    .cfg_pulse_sequence_timer_width_1_q0(cfg_pulse_sequence_timer_width_1_q0),
    .cfg_pulse_sequence_timer_width_2_address0(scheduler_parser_U0_cfg_pulse_sequence_t_25_address0),
    .cfg_pulse_sequence_timer_width_2_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_25_ce0),
    .cfg_pulse_sequence_timer_width_2_q0(cfg_pulse_sequence_timer_width_2_q0),
    .cfg_pulse_sequence_timer_width_3_address0(scheduler_parser_U0_cfg_pulse_sequence_t_26_address0),
    .cfg_pulse_sequence_timer_width_3_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_26_ce0),
    .cfg_pulse_sequence_timer_width_3_q0(cfg_pulse_sequence_timer_width_3_q0),
    .cfg_pulse_sequence_timer_width_4_address0(scheduler_parser_U0_cfg_pulse_sequence_t_27_address0),
    .cfg_pulse_sequence_timer_width_4_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_27_ce0),
    .cfg_pulse_sequence_timer_width_4_q0(cfg_pulse_sequence_timer_width_4_q0),
    .cfg_pulse_sequence_timer_width_5_address0(scheduler_parser_U0_cfg_pulse_sequence_t_28_address0),
    .cfg_pulse_sequence_timer_width_5_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_28_ce0),
    .cfg_pulse_sequence_timer_width_5_q0(cfg_pulse_sequence_timer_width_5_q0),
    .cfg_pulse_sequence_timer_width_6_address0(scheduler_parser_U0_cfg_pulse_sequence_t_29_address0),
    .cfg_pulse_sequence_timer_width_6_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_29_ce0),
    .cfg_pulse_sequence_timer_width_6_q0(cfg_pulse_sequence_timer_width_6_q0),
    .cfg_pulse_sequence_timer_width_7_address0(scheduler_parser_U0_cfg_pulse_sequence_t_30_address0),
    .cfg_pulse_sequence_timer_width_7_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_30_ce0),
    .cfg_pulse_sequence_timer_width_7_q0(cfg_pulse_sequence_timer_width_7_q0),
    .cfg_filter_coefs_ch0_address0(scheduler_parser_U0_cfg_filter_coefs_ch0_address0),
    .cfg_filter_coefs_ch0_ce0(scheduler_parser_U0_cfg_filter_coefs_ch0_ce0),
    .cfg_filter_coefs_ch0_q0(cfg_filter_coefs_ch0_q0),
    .cfg_filter_coefs_ch1_address0(scheduler_parser_U0_cfg_filter_coefs_ch1_address0),
    .cfg_filter_coefs_ch1_ce0(scheduler_parser_U0_cfg_filter_coefs_ch1_ce0),
    .cfg_filter_coefs_ch1_q0(cfg_filter_coefs_ch1_q0),
    .cfg_filter_coefs_ch2_address0(scheduler_parser_U0_cfg_filter_coefs_ch2_address0),
    .cfg_filter_coefs_ch2_ce0(scheduler_parser_U0_cfg_filter_coefs_ch2_ce0),
    .cfg_filter_coefs_ch2_q0(cfg_filter_coefs_ch2_q0)
);

scheduler_parser scheduler_parser_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(scheduler_parser_U0_ap_start),
    .start_full_n(scheduler_parser_U0_start_full_n),
    .ap_done(scheduler_parser_U0_ap_done),
    .ap_continue(scheduler_parser_U0_ap_continue),
    .ap_idle(scheduler_parser_U0_ap_idle),
    .ap_ready(scheduler_parser_U0_ap_ready),
    .start_out(scheduler_parser_U0_start_out),
    .start_write(scheduler_parser_U0_start_write),
    .cfg_pulse_sequence_s(cfg_pulse_sequence_start_stop_indexes),
    .cfg_num_pulses_to_ex(cfg_num_pulses_to_execute),
    .cfg_total_decimation(cfg_total_decimation),
    .cfg_post_decimation(cfg_post_decimation),
    .cfg_num_pulses_per_x(cfg_num_pulses_per_xfer),
    .cfg_enabled_channel_vector(cfg_enabled_channel_vector),
    .cfg_watchdog(cfg_watchdog),
    .cfg_pulse_sequence_p_address0(scheduler_parser_U0_cfg_pulse_sequence_p_address0),
    .cfg_pulse_sequence_p_ce0(scheduler_parser_U0_cfg_pulse_sequence_p_ce0),
    .cfg_pulse_sequence_p_q0(cfg_pulse_sequence_prt_0_q0),
    .cfg_pulse_sequence_p_3_address0(scheduler_parser_U0_cfg_pulse_sequence_p_3_address0),
    .cfg_pulse_sequence_p_3_ce0(scheduler_parser_U0_cfg_pulse_sequence_p_3_ce0),
    .cfg_pulse_sequence_p_3_q0(cfg_pulse_sequence_prt_1_q0),
    .cfg_pulse_sequence_n_address0(scheduler_parser_U0_cfg_pulse_sequence_n_address0),
    .cfg_pulse_sequence_n_ce0(scheduler_parser_U0_cfg_pulse_sequence_n_ce0),
    .cfg_pulse_sequence_n_q0(cfg_pulse_sequence_num_pulses_q0),
    .cfg_pulse_sequence_b_address0(scheduler_parser_U0_cfg_pulse_sequence_b_address0),
    .cfg_pulse_sequence_b_ce0(scheduler_parser_U0_cfg_pulse_sequence_b_ce0),
    .cfg_pulse_sequence_b_q0(cfg_pulse_sequence_block_post_time_q0),
    .cfg_pulse_sequence_c_address0(scheduler_parser_U0_cfg_pulse_sequence_c_address0),
    .cfg_pulse_sequence_c_ce0(scheduler_parser_U0_cfg_pulse_sequence_c_ce0),
    .cfg_pulse_sequence_c_q0(cfg_pulse_sequence_control_flags_q0),
    .cfg_pulse_sequence_p_4_address0(scheduler_parser_U0_cfg_pulse_sequence_p_4_address0),
    .cfg_pulse_sequence_p_4_ce0(scheduler_parser_U0_cfg_pulse_sequence_p_4_ce0),
    .cfg_pulse_sequence_p_4_q0(cfg_pulse_sequence_polarization_mode_q0),
    .cfg_pulse_sequence_f_address0(scheduler_parser_U0_cfg_pulse_sequence_f_address0),
    .cfg_pulse_sequence_f_ce0(scheduler_parser_U0_cfg_pulse_sequence_f_ce0),
    .cfg_pulse_sequence_f_q0(cfg_pulse_sequence_filter_select_ch0_q0),
    .cfg_pulse_sequence_f_3_address0(scheduler_parser_U0_cfg_pulse_sequence_f_3_address0),
    .cfg_pulse_sequence_f_3_ce0(scheduler_parser_U0_cfg_pulse_sequence_f_3_ce0),
    .cfg_pulse_sequence_f_3_q0(cfg_pulse_sequence_filter_select_ch1_q0),
    .cfg_pulse_sequence_f_4_address0(scheduler_parser_U0_cfg_pulse_sequence_f_4_address0),
    .cfg_pulse_sequence_f_4_ce0(scheduler_parser_U0_cfg_pulse_sequence_f_4_ce0),
    .cfg_pulse_sequence_f_4_q0(cfg_pulse_sequence_filter_select_ch2_q0),
    .cfg_pulse_sequence_t_address0(scheduler_parser_U0_cfg_pulse_sequence_t_address0),
    .cfg_pulse_sequence_t_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_ce0),
    .cfg_pulse_sequence_t_q0(cfg_pulse_sequence_timer_offset_0_q0),
    .cfg_pulse_sequence_t_16_address0(scheduler_parser_U0_cfg_pulse_sequence_t_16_address0),
    .cfg_pulse_sequence_t_16_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_16_ce0),
    .cfg_pulse_sequence_t_16_q0(cfg_pulse_sequence_timer_offset_1_q0),
    .cfg_pulse_sequence_t_17_address0(scheduler_parser_U0_cfg_pulse_sequence_t_17_address0),
    .cfg_pulse_sequence_t_17_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_17_ce0),
    .cfg_pulse_sequence_t_17_q0(cfg_pulse_sequence_timer_offset_2_q0),
    .cfg_pulse_sequence_t_18_address0(scheduler_parser_U0_cfg_pulse_sequence_t_18_address0),
    .cfg_pulse_sequence_t_18_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_18_ce0),
    .cfg_pulse_sequence_t_18_q0(cfg_pulse_sequence_timer_offset_3_q0),
    .cfg_pulse_sequence_t_19_address0(scheduler_parser_U0_cfg_pulse_sequence_t_19_address0),
    .cfg_pulse_sequence_t_19_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_19_ce0),
    .cfg_pulse_sequence_t_19_q0(cfg_pulse_sequence_timer_offset_4_q0),
    .cfg_pulse_sequence_t_20_address0(scheduler_parser_U0_cfg_pulse_sequence_t_20_address0),
    .cfg_pulse_sequence_t_20_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_20_ce0),
    .cfg_pulse_sequence_t_20_q0(cfg_pulse_sequence_timer_offset_5_q0),
    .cfg_pulse_sequence_t_21_address0(scheduler_parser_U0_cfg_pulse_sequence_t_21_address0),
    .cfg_pulse_sequence_t_21_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_21_ce0),
    .cfg_pulse_sequence_t_21_q0(cfg_pulse_sequence_timer_offset_6_q0),
    .cfg_pulse_sequence_t_22_address0(scheduler_parser_U0_cfg_pulse_sequence_t_22_address0),
    .cfg_pulse_sequence_t_22_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_22_ce0),
    .cfg_pulse_sequence_t_22_q0(cfg_pulse_sequence_timer_offset_7_q0),
    .cfg_pulse_sequence_t_23_address0(scheduler_parser_U0_cfg_pulse_sequence_t_23_address0),
    .cfg_pulse_sequence_t_23_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_23_ce0),
    .cfg_pulse_sequence_t_23_q0(cfg_pulse_sequence_timer_width_0_q0),
    .cfg_pulse_sequence_t_24_address0(scheduler_parser_U0_cfg_pulse_sequence_t_24_address0),
    .cfg_pulse_sequence_t_24_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_24_ce0),
    .cfg_pulse_sequence_t_24_q0(cfg_pulse_sequence_timer_width_1_q0),
    .cfg_pulse_sequence_t_25_address0(scheduler_parser_U0_cfg_pulse_sequence_t_25_address0),
    .cfg_pulse_sequence_t_25_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_25_ce0),
    .cfg_pulse_sequence_t_25_q0(cfg_pulse_sequence_timer_width_2_q0),
    .cfg_pulse_sequence_t_26_address0(scheduler_parser_U0_cfg_pulse_sequence_t_26_address0),
    .cfg_pulse_sequence_t_26_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_26_ce0),
    .cfg_pulse_sequence_t_26_q0(cfg_pulse_sequence_timer_width_3_q0),
    .cfg_pulse_sequence_t_27_address0(scheduler_parser_U0_cfg_pulse_sequence_t_27_address0),
    .cfg_pulse_sequence_t_27_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_27_ce0),
    .cfg_pulse_sequence_t_27_q0(cfg_pulse_sequence_timer_width_4_q0),
    .cfg_pulse_sequence_t_28_address0(scheduler_parser_U0_cfg_pulse_sequence_t_28_address0),
    .cfg_pulse_sequence_t_28_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_28_ce0),
    .cfg_pulse_sequence_t_28_q0(cfg_pulse_sequence_timer_width_5_q0),
    .cfg_pulse_sequence_t_29_address0(scheduler_parser_U0_cfg_pulse_sequence_t_29_address0),
    .cfg_pulse_sequence_t_29_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_29_ce0),
    .cfg_pulse_sequence_t_29_q0(cfg_pulse_sequence_timer_width_6_q0),
    .cfg_pulse_sequence_t_30_address0(scheduler_parser_U0_cfg_pulse_sequence_t_30_address0),
    .cfg_pulse_sequence_t_30_ce0(scheduler_parser_U0_cfg_pulse_sequence_t_30_ce0),
    .cfg_pulse_sequence_t_30_q0(cfg_pulse_sequence_timer_width_7_q0),
    .cfg_filter_coefs_ch0_address0(scheduler_parser_U0_cfg_filter_coefs_ch0_address0),
    .cfg_filter_coefs_ch0_ce0(scheduler_parser_U0_cfg_filter_coefs_ch0_ce0),
    .cfg_filter_coefs_ch0_q0(cfg_filter_coefs_ch0_q0),
    .cfg_filter_coefs_ch1_address0(scheduler_parser_U0_cfg_filter_coefs_ch1_address0),
    .cfg_filter_coefs_ch1_ce0(scheduler_parser_U0_cfg_filter_coefs_ch1_ce0),
    .cfg_filter_coefs_ch1_q0(cfg_filter_coefs_ch1_q0),
    .cfg_filter_coefs_ch2_address0(scheduler_parser_U0_cfg_filter_coefs_ch2_address0),
    .cfg_filter_coefs_ch2_ce0(scheduler_parser_U0_cfg_filter_coefs_ch2_ce0),
    .cfg_filter_coefs_ch2_q0(cfg_filter_coefs_ch2_q0),
    .coef_ch0_V_V_TDATA(scheduler_parser_U0_coef_ch0_V_V_TDATA),
    .coef_ch0_V_V_TVALID(scheduler_parser_U0_coef_ch0_V_V_TVALID),
    .coef_ch0_V_V_TREADY(coef_ch0_V_V_TREADY),
    .coef_ch1_V_V_TDATA(scheduler_parser_U0_coef_ch1_V_V_TDATA),
    .coef_ch1_V_V_TVALID(scheduler_parser_U0_coef_ch1_V_V_TVALID),
    .coef_ch1_V_V_TREADY(coef_ch1_V_V_TREADY),
    .coef_ch2_V_V_TDATA(scheduler_parser_U0_coef_ch2_V_V_TDATA),
    .coef_ch2_V_V_TVALID(scheduler_parser_U0_coef_ch2_V_V_TVALID),
    .coef_ch2_V_V_TREADY(coef_ch2_V_V_TREADY),
    .pulse_queue_0_V_din(scheduler_parser_U0_pulse_queue_0_V_din),
    .pulse_queue_0_V_full_n(pulse_queue_ch0_V_full_n),
    .pulse_queue_0_V_write(scheduler_parser_U0_pulse_queue_0_V_write),
    .pulse_queue_1_V_din(scheduler_parser_U0_pulse_queue_1_V_din),
    .pulse_queue_1_V_full_n(pulse_queue_ch1_V_full_n),
    .pulse_queue_1_V_write(scheduler_parser_U0_pulse_queue_1_V_write),
    .pulse_queue_2_V_din(scheduler_parser_U0_pulse_queue_2_V_din),
    .pulse_queue_2_V_full_n(pulse_queue_ch2_V_full_n),
    .pulse_queue_2_V_write(scheduler_parser_U0_pulse_queue_2_V_write),
    .pulse_queue_s_V_din(scheduler_parser_U0_pulse_queue_s_V_din),
    .pulse_queue_s_V_full_n(pulse_queue_schedule_1_full_n),
    .pulse_queue_s_V_write(scheduler_parser_U0_pulse_queue_s_V_write)
);

scheduler_cycle_exac scheduler_cycle_exac_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(scheduler_cycle_exac_U0_ap_start),
    .ap_done(scheduler_cycle_exac_U0_ap_done),
    .ap_continue(scheduler_cycle_exac_U0_ap_continue),
    .ap_idle(scheduler_cycle_exac_U0_ap_idle),
    .ap_ready(scheduler_cycle_exac_U0_ap_ready),
    .pps_address0(scheduler_cycle_exac_U0_pps_address0),
    .pps_ce0(scheduler_cycle_exac_U0_pps_ce0),
    .pps_q0(pps_q0),
    .pulse_queue_V_dout(pulse_queue_schedule_1_dout),
    .pulse_queue_V_empty_n(pulse_queue_schedule_1_empty_n),
    .pulse_queue_V_read(scheduler_cycle_exac_U0_pulse_queue_V_read),
    .mt_pulse_V(scheduler_cycle_exac_U0_mt_pulse_V),
    .mt_pulse_V_ap_vld(scheduler_cycle_exac_U0_mt_pulse_V_ap_vld),
    .control_flags_V(scheduler_cycle_exac_U0_control_flags_V),
    .control_flags_V_ap_vld(scheduler_cycle_exac_U0_control_flags_V_ap_vld),
    .control_hvn(scheduler_cycle_exac_U0_control_hvn),
    .control_hvn_ap_vld(scheduler_cycle_exac_U0_control_hvn_ap_vld),
    .filter_select_ch0_V(scheduler_cycle_exac_U0_filter_select_ch0_V),
    .filter_select_ch0_V_ap_vld(scheduler_cycle_exac_U0_filter_select_ch0_V_ap_vld),
    .filter_select_ch1_V(scheduler_cycle_exac_U0_filter_select_ch1_V),
    .filter_select_ch1_V_ap_vld(scheduler_cycle_exac_U0_filter_select_ch1_V_ap_vld),
    .filter_select_ch2_V(scheduler_cycle_exac_U0_filter_select_ch2_V),
    .filter_select_ch2_V_ap_vld(scheduler_cycle_exac_U0_filter_select_ch2_V_ap_vld)
);

output_fifo70 output_fifo70_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(output_fifo70_U0_ap_start),
    .ap_done(output_fifo70_U0_ap_done),
    .ap_continue(output_fifo70_U0_ap_continue),
    .ap_idle(output_fifo70_U0_ap_idle),
    .ap_ready(output_fifo70_U0_ap_ready),
    .pulse_queue_ch0_V_dout(pulse_queue_ch0_V_dout),
    .pulse_queue_ch0_V_empty_n(pulse_queue_ch0_V_empty_n),
    .pulse_queue_ch0_V_read(output_fifo70_U0_pulse_queue_ch0_V_read),
    .pulse_metadata_ch0_V_TDATA(output_fifo70_U0_pulse_metadata_ch0_V_TDATA),
    .pulse_metadata_ch0_V_TVALID(output_fifo70_U0_pulse_metadata_ch0_V_TVALID),
    .pulse_metadata_ch0_V_TREADY(pulse_metadata_ch0_V_TREADY)
);

output_fifo71 output_fifo71_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(output_fifo71_U0_ap_start),
    .ap_done(output_fifo71_U0_ap_done),
    .ap_continue(output_fifo71_U0_ap_continue),
    .ap_idle(output_fifo71_U0_ap_idle),
    .ap_ready(output_fifo71_U0_ap_ready),
    .pulse_queue_ch0_V_dout(pulse_queue_ch1_V_dout),
    .pulse_queue_ch0_V_empty_n(pulse_queue_ch1_V_empty_n),
    .pulse_queue_ch0_V_read(output_fifo71_U0_pulse_queue_ch0_V_read),
    .pulse_metadata_ch0_V_TDATA(output_fifo71_U0_pulse_metadata_ch0_V_TDATA),
    .pulse_metadata_ch0_V_TVALID(output_fifo71_U0_pulse_metadata_ch0_V_TVALID),
    .pulse_metadata_ch0_V_TREADY(pulse_metadata_ch1_V_TREADY)
);

output_fifo output_fifo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(output_fifo_U0_ap_start),
    .ap_done(output_fifo_U0_ap_done),
    .ap_continue(output_fifo_U0_ap_continue),
    .ap_idle(output_fifo_U0_ap_idle),
    .ap_ready(output_fifo_U0_ap_ready),
    .in_V_dout(pulse_queue_ch2_V_dout),
    .in_V_empty_n(pulse_queue_ch2_V_empty_n),
    .in_V_read(output_fifo_U0_in_V_read),
    .out_V_TDATA(output_fifo_U0_out_V_TDATA),
    .out_V_TVALID(output_fifo_U0_out_V_TVALID),
    .out_V_TREADY(pulse_metadata_ch2_V_TREADY)
);

fifo_w853_d16_S pulse_queue_ch0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scheduler_parser_U0_pulse_queue_0_V_din),
    .if_full_n(pulse_queue_ch0_V_full_n),
    .if_write(scheduler_parser_U0_pulse_queue_0_V_write),
    .if_dout(pulse_queue_ch0_V_dout),
    .if_empty_n(pulse_queue_ch0_V_empty_n),
    .if_read(output_fifo70_U0_pulse_queue_ch0_V_read)
);

fifo_w853_d16_S pulse_queue_ch1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scheduler_parser_U0_pulse_queue_1_V_din),
    .if_full_n(pulse_queue_ch1_V_full_n),
    .if_write(scheduler_parser_U0_pulse_queue_1_V_write),
    .if_dout(pulse_queue_ch1_V_dout),
    .if_empty_n(pulse_queue_ch1_V_empty_n),
    .if_read(output_fifo71_U0_pulse_queue_ch0_V_read)
);

fifo_w853_d16_S pulse_queue_ch2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scheduler_parser_U0_pulse_queue_2_V_din),
    .if_full_n(pulse_queue_ch2_V_full_n),
    .if_write(scheduler_parser_U0_pulse_queue_2_V_write),
    .if_dout(pulse_queue_ch2_V_dout),
    .if_empty_n(pulse_queue_ch2_V_empty_n),
    .if_read(output_fifo_U0_in_V_read)
);

fifo_w853_d1_A pulse_queue_schedule_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scheduler_parser_U0_pulse_queue_s_V_din),
    .if_full_n(pulse_queue_schedule_1_full_n),
    .if_write(scheduler_parser_U0_pulse_queue_s_V_write),
    .if_dout(pulse_queue_schedule_1_dout),
    .if_empty_n(pulse_queue_schedule_1_empty_n),
    .if_read(scheduler_cycle_exac_U0_pulse_queue_V_read)
);

start_for_output_dEe start_for_output_dEe_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_output_fifo70_U0_din),
    .if_full_n(start_for_output_fifo70_U0_full_n),
    .if_write(scheduler_parser_U0_start_write),
    .if_dout(start_for_output_fifo70_U0_dout),
    .if_empty_n(start_for_output_fifo70_U0_empty_n),
    .if_read(output_fifo70_U0_ap_ready)
);

start_for_output_eOg start_for_output_eOg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_output_fifo71_U0_din),
    .if_full_n(start_for_output_fifo71_U0_full_n),
    .if_write(scheduler_parser_U0_start_write),
    .if_dout(start_for_output_fifo71_U0_dout),
    .if_empty_n(start_for_output_fifo71_U0_empty_n),
    .if_read(output_fifo71_U0_ap_ready)
);

start_for_output_fYi start_for_output_fYi_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_output_fifo_U0_din),
    .if_full_n(start_for_output_fifo_U0_full_n),
    .if_write(scheduler_parser_U0_start_write),
    .if_dout(start_for_output_fifo_U0_dout),
    .if_empty_n(start_for_output_fifo_U0_empty_n),
    .if_read(output_fifo_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_scheduler_cycle_exac_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_scheduler_cycle_exac_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_scheduler_cycle_exac_U0_ap_ready <= ap_sync_scheduler_cycle_exac_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_scheduler_parser_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_scheduler_parser_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_scheduler_parser_U0_ap_ready <= ap_sync_scheduler_parser_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (scheduler_cycle_exac_U0_ap_ready == 1'b0))) begin
        scheduler_cycle_exac_U0_ap_ready_count <= (scheduler_cycle_exac_U0_ap_ready_count - 2'd1);
    end else if (((scheduler_cycle_exac_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        scheduler_cycle_exac_U0_ap_ready_count <= (scheduler_cycle_exac_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (scheduler_parser_U0_ap_ready == 1'b0))) begin
        scheduler_parser_U0_ap_ready_count <= (scheduler_parser_U0_ap_ready_count - 2'd1);
    end else if (((scheduler_parser_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        scheduler_parser_U0_ap_ready_count <= (scheduler_parser_U0_ap_ready_count + 2'd1);
    end
end

assign ap_done = ap_sync_done;

assign ap_idle = (scheduler_parser_U0_ap_idle & scheduler_cycle_exac_U0_ap_idle & output_fifo_U0_ap_idle & output_fifo71_U0_ap_idle & output_fifo70_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (scheduler_parser_U0_ap_done & scheduler_cycle_exac_U0_ap_done & output_fifo_U0_ap_done & output_fifo71_U0_ap_done & output_fifo70_U0_ap_done);

assign ap_sync_ready = (ap_sync_scheduler_parser_U0_ap_ready & ap_sync_scheduler_cycle_exac_U0_ap_ready);

assign ap_sync_scheduler_cycle_exac_U0_ap_ready = (scheduler_cycle_exac_U0_ap_ready | ap_sync_reg_scheduler_cycle_exac_U0_ap_ready);

assign ap_sync_scheduler_parser_U0_ap_ready = (scheduler_parser_U0_ap_ready | ap_sync_reg_scheduler_parser_U0_ap_ready);

assign coef_ch0_V_V_TDATA = scheduler_parser_U0_coef_ch0_V_V_TDATA;

assign coef_ch0_V_V_TVALID = scheduler_parser_U0_coef_ch0_V_V_TVALID;

assign coef_ch1_V_V_TDATA = scheduler_parser_U0_coef_ch1_V_V_TDATA;

assign coef_ch1_V_V_TVALID = scheduler_parser_U0_coef_ch1_V_V_TVALID;

assign coef_ch2_V_V_TDATA = scheduler_parser_U0_coef_ch2_V_V_TDATA;

assign coef_ch2_V_V_TVALID = scheduler_parser_U0_coef_ch2_V_V_TVALID;

assign control_flags_V = scheduler_cycle_exac_U0_control_flags_V;

assign control_flags_V_ap_vld = scheduler_cycle_exac_U0_control_flags_V_ap_vld;

assign control_hvn = scheduler_cycle_exac_U0_control_hvn;

assign control_hvn_ap_vld = scheduler_cycle_exac_U0_control_hvn_ap_vld;

assign filter_select_ch0_V = scheduler_cycle_exac_U0_filter_select_ch0_V;

assign filter_select_ch0_V_ap_vld = scheduler_cycle_exac_U0_filter_select_ch0_V_ap_vld;

assign filter_select_ch1_V = scheduler_cycle_exac_U0_filter_select_ch1_V;

assign filter_select_ch1_V_ap_vld = scheduler_cycle_exac_U0_filter_select_ch1_V_ap_vld;

assign filter_select_ch2_V = scheduler_cycle_exac_U0_filter_select_ch2_V;

assign filter_select_ch2_V_ap_vld = scheduler_cycle_exac_U0_filter_select_ch2_V_ap_vld;

assign mt_pulse_V = scheduler_cycle_exac_U0_mt_pulse_V;

assign mt_pulse_V_ap_vld = scheduler_cycle_exac_U0_mt_pulse_V_ap_vld;

assign output_fifo70_U0_ap_continue = ap_sync_done;

assign output_fifo70_U0_ap_start = start_for_output_fifo70_U0_empty_n;

assign output_fifo70_U0_start_full_n = 1'b1;

assign output_fifo70_U0_start_write = 1'b0;

assign output_fifo71_U0_ap_continue = ap_sync_done;

assign output_fifo71_U0_ap_start = start_for_output_fifo71_U0_empty_n;

assign output_fifo71_U0_start_full_n = 1'b1;

assign output_fifo71_U0_start_write = 1'b0;

assign output_fifo_U0_ap_continue = ap_sync_done;

assign output_fifo_U0_ap_start = start_for_output_fifo_U0_empty_n;

assign output_fifo_U0_start_full_n = 1'b1;

assign output_fifo_U0_start_write = 1'b0;

assign pps_address0 = scheduler_cycle_exac_U0_pps_address0;

assign pps_ce0 = scheduler_cycle_exac_U0_pps_ce0;

assign pps_d0 = 1'd0;

assign pps_we0 = 1'b0;

assign pulse_metadata_ch0_V_TDATA = output_fifo70_U0_pulse_metadata_ch0_V_TDATA;

assign pulse_metadata_ch0_V_TVALID = output_fifo70_U0_pulse_metadata_ch0_V_TVALID;

assign pulse_metadata_ch1_V_TDATA = output_fifo71_U0_pulse_metadata_ch0_V_TDATA;

assign pulse_metadata_ch1_V_TVALID = output_fifo71_U0_pulse_metadata_ch0_V_TVALID;

assign pulse_metadata_ch2_V_TDATA = output_fifo_U0_out_V_TDATA;

assign pulse_metadata_ch2_V_TVALID = output_fifo_U0_out_V_TVALID;

assign scheduler_cycle_exac_U0_ap_continue = ap_sync_done;

assign scheduler_cycle_exac_U0_ap_start = ((ap_sync_reg_scheduler_cycle_exac_U0_ap_ready ^ 1'b1) & ap_start);

assign scheduler_cycle_exac_U0_start_full_n = 1'b1;

assign scheduler_cycle_exac_U0_start_write = 1'b0;

assign scheduler_parser_U0_ap_continue = ap_sync_done;

assign scheduler_parser_U0_ap_start = ((ap_sync_reg_scheduler_parser_U0_ap_ready ^ 1'b1) & ap_start);

assign scheduler_parser_U0_start_full_n = (start_for_output_fifo_U0_full_n & start_for_output_fifo71_U0_full_n & start_for_output_fifo70_U0_full_n);

assign start_for_output_fifo70_U0_din = 1'b1;

assign start_for_output_fifo71_U0_din = 1'b1;

assign start_for_output_fifo_U0_din = 1'b1;

endmodule //hcr_controller
