<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv</a>
defines: 
time_elapsed: 0.084s
ram usage: 11100 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv</a>
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:1</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:1</a>:9: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:1</a>:48: syntax error, unexpected bit
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:2</a>:1: syntax error, unexpected event
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:4</a>:1: syntax error, unexpected IDENTIFIER
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:5</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:9</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:9</a>:48: syntax error, unexpected bit
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:10</a>:1: syntax error, unexpected event
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:12</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:18</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:20</a>:1: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:20</a>:10: syntax error, unexpected IDENTIFIER
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:22</a>:1: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:24</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:31</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:32</a>:1: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:34</a>:1: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:37</a>:1: syntax error, unexpected IDENTIFIER
%Error-UNSUPPORTED: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:40</a>:1: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
%Error: Exiting due to 20 error(s)
        ... See the manual and https://verilator.org for more assistance.
+ exit 1

</pre>
</body>