
---------- Begin Simulation Statistics ----------
final_tick                               258793501500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192580                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656564                       # Number of bytes of host memory used
host_op_rate                                   354769                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   519.26                       # Real time elapsed on the host
host_tick_rate                              498384765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.258794                       # Number of seconds simulated
sim_ticks                                258793501500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218798                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.175870                       # CPI: cycles per instruction
system.cpu.discardedOps                          4373                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       299848235                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.193204                       # IPC: instructions per cycle
system.cpu.numCycles                        517587003                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640478     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380898     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218798                       # Class of committed instruction
system.cpu.tickCycles                       217738768                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1307977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2624264                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1317017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          207                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2634417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            207                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658323                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650054                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1444                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650235                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648836                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986864                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2722                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             210                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              187                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83748444                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83748444                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83748491                       # number of overall hits
system.cpu.dcache.overall_hits::total        83748491                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2632166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2632166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2632190                       # number of overall misses
system.cpu.dcache.overall_misses::total       2632190                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 321279041000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 321279041000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 321279041000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 321279041000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380610                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380610                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030472                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 122058.806701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 122058.806701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 122057.693784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 122057.693784                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1316140                       # number of writebacks
system.cpu.dcache.writebacks::total           1316140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315138                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1317028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1317028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1317038                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1317038                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 157080233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157080233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 157081250000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157081250000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015247                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 119268.711827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119268.711827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 119268.578431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119268.578431                       # average overall mshr miss latency
system.cpu.dcache.replacements                1316782                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37932.748538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37932.748538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35566.917293                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35566.917293                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 321253095000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 321253095000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 122080.673552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 122080.673552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1316363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1316363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 157056581000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 157056581000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119310.996283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119310.996283                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.338028                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.338028                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1017000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1017000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       101700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       101700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.928518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065597                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1317038                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.588567                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            213500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.928518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174078536                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174078536                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071094                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086494                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169186                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31997493                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31997493                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31997493                       # number of overall hits
system.cpu.icache.overall_hits::total        31997493                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          362                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            362                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          362                       # number of overall misses
system.cpu.icache.overall_misses::total           362                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30572500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30572500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30572500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30572500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31997855                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31997855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31997855                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31997855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84454.419890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84454.419890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84454.419890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84454.419890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          235                       # number of writebacks
system.cpu.icache.writebacks::total               235                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          362                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          362                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30210500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30210500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30210500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30210500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83454.419890                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83454.419890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83454.419890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83454.419890                       # average overall mshr miss latency
system.cpu.icache.replacements                    235                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31997493                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31997493                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          362                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           362                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30572500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30572500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31997855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31997855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84454.419890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84454.419890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30210500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30210500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83454.419890                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83454.419890                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           124.790218                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31997855                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          88391.864641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   124.790218                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.974924                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.974924                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63996072                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63996072                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 258793501500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   91                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1006                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1097                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  91                       # number of overall hits
system.l2.overall_hits::.cpu.data                1006                       # number of overall hits
system.l2.overall_hits::total                    1097                       # number of overall hits
system.l2.demand_misses::.cpu.inst                271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316032                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316303                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               271                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316032                       # number of overall misses
system.l2.overall_misses::total               1316303                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 155094955000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     155123401500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28446500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 155094955000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    155123401500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              362                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1317038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1317400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             362                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1317038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1317400                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.748619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999167                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.748619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999167                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104968.634686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117850.443606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117847.791504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104968.634686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117850.443606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117847.791504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1307705                       # number of writebacks
system.l2.writebacks::total                   1307705                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316296                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316296                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25736500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 141934129000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141959865500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25736500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 141934129000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 141959865500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.748619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999162                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.748619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999162                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 94968.634686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107850.632777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107847.980621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 94968.634686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107850.632777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107847.980621                       # average overall mshr miss latency
system.l2.replacements                        1308175                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1316140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1316140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1316140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1316140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          224                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 155076916000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  155076916000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1316363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1316363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117850.616737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117850.616737                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 141918146000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141918146000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 107850.616737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107850.616737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 91                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.748619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.748619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104968.634686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104968.634686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25736500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25736500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.748619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.748619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 94968.634686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94968.634686                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18039000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18039000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.229630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 116380.645161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116380.645161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15983000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15983000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.219259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.219259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 107993.243243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107993.243243                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.736280                       # Cycle average of tags in use
system.l2.tags.total_refs                     2634356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.407328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.297456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8086.031495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987517                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3055                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22391271                       # Number of tag accesses
system.l2.tags.data_accesses                 22391271                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5230820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000182898750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       286071                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       286071                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7688872                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4965383                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316296                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1307705                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265184                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230820                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265184                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230820                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1315991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1315993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 160157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 163020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 279146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 279381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 285692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 285744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 286424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 286436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 286086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 286761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 286769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 286765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 286772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 286096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 286090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 286089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 286084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 286080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 169272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 169030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       286071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.405123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.174393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.255232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       286070    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        286071                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       286071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.284947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.266151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.845195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6259      2.19%      2.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               61      0.02%      2.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           233424     81.60%     83.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2765      0.97%     84.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            40469     14.15%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2720      0.95%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              361      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        286071                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336971776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334772480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1302.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1293.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  258793475000                       # Total gap between requests
system.mem_ctrls.avgGap                      98625.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        69376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336902400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334770752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 268074.737572187441                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1301819396.728553295135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1293582528.385087728500                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1084                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264100                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230820                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49978000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 313478641000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6126748986750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     46105.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     59550.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1171278.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        69376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336902400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336971776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        69376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        69376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334772480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334772480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          271                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316025                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316296                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1307705                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1307705                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       268075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1301819397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1302087471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       268075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       268075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1293589206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1293589206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1293589206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       268075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1301819397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2595676677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265184                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230793                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       326892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       326980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       326992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       327008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       327016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326764                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            214806419000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       313528619000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                40797.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           59547.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4766129                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4656799                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1073048                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   626.012779                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   462.530005                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   394.033235                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3668      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       234513     21.85%     22.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       208228     19.41%     41.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        24870      2.32%     43.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        40123      3.74%     47.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        13336      1.24%     48.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        60841      5.67%     54.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        14838      1.38%     55.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       472631     44.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1073048                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336971776                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334770752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1302.087471                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1293.582528                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3831352560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2036408385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18799991280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13655107620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20428789680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  62737101300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  46545461760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  168034212585                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   649.298424                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 118100237750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8641620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 132051643750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3830217300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2035808775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18793422480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13649631840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 20428789680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  62715466950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  46563680160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  168017017185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   649.231979                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 118145083250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8641620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 132006798250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1307705                       # Transaction distribution
system.membus.trans_dist::CleanEvict              263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315877                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           419                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3940560                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3940560                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671744256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671744256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316296                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         23569760000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22745962750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1037                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2623845                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          235                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1316363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1316363                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          675                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          959                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3950858                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3951817                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       152832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    674093568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              674246400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1308175                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334772480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2625575                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009970                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2625314     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    261      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2625575                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 258793501500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6582708500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1629000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5926674493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
