<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="input--output"><a class="header" href="#input--output">Input / Output</a></h1>
<h2 id="tile-io_w4"><a class="header" href="#tile-io_w4">Tile IO_W4</a></h2>
<p>Cells: 2</p>
<h3 id="bel-io0"><a class="header" href="#bel-io0">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W4 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR3</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1"><a class="header" href="#bel-io1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W4 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO2, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2"><a class="header" href="#bel-io2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W4 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO19, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3"><a class="header" href="#bel-io3">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W4 bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK2</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO7, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest0"><a class="header" href="#bel-pictest0">Bel PICTEST0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W4 bel PICTEST0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL0:IMUX_IO15</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL1:OUT_IO1</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL1:IMUX_IO9</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL0:IMUX_IO6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W4 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK2</td><td>IO3.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK3</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO3.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR2</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR3</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL0:IMUX_CE2</td><td>IO2.CE</td></tr>
<tr><td>TCELL0:IMUX_CE3</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:IMUX_IO0</td><td>IO2.OPOS2, IO3.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO1</td><td>IO0.OPOS2, IO1.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO2</td><td>IO1.TD</td></tr>
<tr><td>TCELL0:IMUX_IO3</td><td>IO0.ONEG3, IO1.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO4</td><td>IO2.OPOS1, IO3.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_IO5</td><td>IO2.OPOS0, IO3.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_IO6</td><td>PICTEST0.SCANSEL1</td></tr>
<tr><td>TCELL0:IMUX_IO7</td><td>IO3.TD</td></tr>
<tr><td>TCELL0:IMUX_IO9</td><td>IO0.RUNAIL, IO2.RUNAIL</td></tr>
<tr><td>TCELL0:IMUX_IO10</td><td>IO2.ONEG2, IO3.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO11</td><td>IO0.OPOS3, IO1.OPOS1</td></tr>
<tr><td>TCELL0:IMUX_IO12</td><td>IO0.ONEG2, IO1.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO15</td><td>PICTEST0.SCANENABLE</td></tr>
<tr><td>TCELL0:IMUX_IO19</td><td>IO2.TD</td></tr>
<tr><td>TCELL0:IMUX_IO22</td><td>IO2.ONEG1, IO3.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_IO23</td><td>IO2.ONEG0, IO3.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_IO30</td><td>IO2.ONEG3, IO3.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO31</td><td>IO2.OPOS3, IO3.OPOS1</td></tr>
<tr><td>TCELL0:OUT_IO0</td><td>IO1.INFF</td></tr>
<tr><td>TCELL0:OUT_IO1</td><td>IO0.LOCK, IO2.LOCK</td></tr>
<tr><td>TCELL0:OUT_IO2</td><td>IO3.INFF</td></tr>
<tr><td>TCELL0:OUT_IO3</td><td>IO2.INFF</td></tr>
<tr><td>TCELL0:OUT_IO4</td><td>IO3.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO6</td><td>IO1.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO8</td><td>IO0.INEG3, IO1.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO9</td><td>IO0.INEG2, IO1.INEG0</td></tr>
<tr><td>TCELL0:OUT_IO10</td><td>IO0.IPOS2, IO1.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO11</td><td>IO1.UP</td></tr>
<tr><td>TCELL0:OUT_IO12</td><td>IO2.IPOS0, IO3.IPOS2</td></tr>
<tr><td>TCELL0:OUT_IO13</td><td>IO2.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO14</td><td>IO2.IPOS1, IO3.IPOS3</td></tr>
<tr><td>TCELL0:OUT_IO15</td><td>IO2.INEG1, IO3.INEG3</td></tr>
<tr><td>TCELL0:OUT_IO16</td><td>IO2.INEG0, IO3.INEG2</td></tr>
<tr><td>TCELL0:OUT_IO17</td><td>IO0.IPOS3, IO1.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO18</td><td>IO3.UP</td></tr>
<tr><td>TCELL0:OUT_IO19</td><td>IO2.IPOS2, IO3.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO20</td><td>IO2.UP</td></tr>
<tr><td>TCELL0:OUT_IO21</td><td>IO2.IPOS3, IO3.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO22</td><td>IO2.INEG3, IO3.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO23</td><td>IO2.INEG2, IO3.INEG0</td></tr>
<tr><td>TCELL0:IO_T_W</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD</td></tr>
<tr><td>TCELL0:IO_T_E</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO0.CLK, PICTEST0.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL1:IMUX_IO0</td><td>IO0.OPOS0, IO1.OPOS2</td></tr>
<tr><td>TCELL1:IMUX_IO7</td><td>IO0.TD</td></tr>
<tr><td>TCELL1:IMUX_IO9</td><td>PICTEST0.SCANSEL0</td></tr>
<tr><td>TCELL1:IMUX_IO10</td><td>IO0.ONEG0, IO1.ONEG2</td></tr>
<tr><td>TCELL1:IMUX_IO30</td><td>IO0.ONEG1, IO1.ONEG3</td></tr>
<tr><td>TCELL1:IMUX_IO31</td><td>IO0.OPOS1, IO1.OPOS3</td></tr>
<tr><td>TCELL1:OUT_IO1</td><td>PICTEST0.SCANOUT</td></tr>
<tr><td>TCELL1:OUT_IO2</td><td>IO0.INFF</td></tr>
<tr><td>TCELL1:OUT_IO4</td><td>IO0.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO18</td><td>IO0.UP</td></tr>
<tr><td>TCELL1:OUT_IO19</td><td>IO0.IPOS0, IO1.IPOS2</td></tr>
<tr><td>TCELL1:OUT_IO21</td><td>IO0.IPOS1, IO1.IPOS3</td></tr>
<tr><td>TCELL1:OUT_IO22</td><td>IO0.INEG1, IO1.INEG3</td></tr>
<tr><td>TCELL1:OUT_IO23</td><td>IO0.INEG0, IO1.INEG2</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_w12"><a class="header" href="#tile-io_w12">Tile IO_W12</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-1"><a class="header" href="#bel-io0-1">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_IO14</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL2:OUT_IO5</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_IO4</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL2:IMUX_IO15</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL3:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-1"><a class="header" href="#bel-io1-1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK2</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_IO17</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR3</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_IO11</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL3:IMUX_IO19</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-1"><a class="header" href="#bel-io2-1">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_IO17</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL2:OUT_IO5</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_IO11</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL2:IMUX_IO15</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL3:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-1"><a class="header" href="#bel-io3-1">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_IO21</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR3</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_IO31</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL2:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io4"><a class="header" href="#bel-io4">Bel IO4</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK2</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_IO21</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_IO7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_IO31</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL1:IMUX_IO6</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL2:IMUX_IO19</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io5"><a class="header" href="#bel-io5">Bel IO5</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_IO14</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_IO4</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL2:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io6"><a class="header" href="#bel-io6">Bel IO6</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK2</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO14</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_IO7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR3</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO4</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL1:IMUX_IO6</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io7"><a class="header" href="#bel-io7">Bel IO7</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO17</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO11</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO19</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io8"><a class="header" href="#bel-io8">Bel IO8</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR3</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io9"><a class="header" href="#bel-io9">Bel IO9</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO2, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io10"><a class="header" href="#bel-io10">Bel IO10</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO19, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io11"><a class="header" href="#bel-io11">Bel IO11</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel IO11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK2</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO7, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest0-1"><a class="header" href="#bel-pictest0-1">Bel PICTEST0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel PICTEST0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK3</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL3:IMUX_IO6</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL3:OUT_IO5</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL3:IMUX_IO15</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL3:IMUX_IO9</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest1"><a class="header" href="#bel-pictest1">Bel PICTEST1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel PICTEST1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK2</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL2:IMUX_IO9</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL2:OUT_IO7</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL2:IMUX_IO6</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL1:IMUX_IO15</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest2"><a class="header" href="#bel-pictest2">Bel PICTEST2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel PICTEST2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL0:IMUX_IO15</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL1:OUT_IO1</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL1:IMUX_IO9</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL0:IMUX_IO6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_W12 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO10.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK2</td><td>IO11.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK3</td><td>IO9.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO11.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR2</td><td>IO10.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR3</td><td>IO8.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO11.CE</td></tr>
<tr><td>TCELL0:IMUX_CE2</td><td>IO10.CE</td></tr>
<tr><td>TCELL0:IMUX_CE3</td><td>IO9.CE</td></tr>
<tr><td>TCELL0:IMUX_IO0</td><td>IO10.OPOS2, IO11.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO1</td><td>IO8.OPOS2, IO9.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO2</td><td>IO9.TD</td></tr>
<tr><td>TCELL0:IMUX_IO3</td><td>IO8.ONEG3, IO9.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO4</td><td>IO10.OPOS1, IO11.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_IO5</td><td>IO10.OPOS0, IO11.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_IO6</td><td>PICTEST2.SCANSEL1</td></tr>
<tr><td>TCELL0:IMUX_IO7</td><td>IO11.TD</td></tr>
<tr><td>TCELL0:IMUX_IO9</td><td>IO8.RUNAIL, IO10.RUNAIL</td></tr>
<tr><td>TCELL0:IMUX_IO10</td><td>IO10.ONEG2, IO11.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO11</td><td>IO8.OPOS3, IO9.OPOS1</td></tr>
<tr><td>TCELL0:IMUX_IO12</td><td>IO8.ONEG2, IO9.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO15</td><td>PICTEST2.SCANENABLE</td></tr>
<tr><td>TCELL0:IMUX_IO19</td><td>IO10.TD</td></tr>
<tr><td>TCELL0:IMUX_IO22</td><td>IO10.ONEG1, IO11.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_IO23</td><td>IO10.ONEG0, IO11.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_IO30</td><td>IO10.ONEG3, IO11.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO31</td><td>IO10.OPOS3, IO11.OPOS1</td></tr>
<tr><td>TCELL0:OUT_IO0</td><td>IO9.INFF</td></tr>
<tr><td>TCELL0:OUT_IO1</td><td>IO8.LOCK, IO10.LOCK</td></tr>
<tr><td>TCELL0:OUT_IO2</td><td>IO11.INFF</td></tr>
<tr><td>TCELL0:OUT_IO3</td><td>IO10.INFF</td></tr>
<tr><td>TCELL0:OUT_IO4</td><td>IO11.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO6</td><td>IO9.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO8</td><td>IO8.INEG3, IO9.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO9</td><td>IO8.INEG2, IO9.INEG0</td></tr>
<tr><td>TCELL0:OUT_IO10</td><td>IO8.IPOS2, IO9.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO11</td><td>IO9.UP</td></tr>
<tr><td>TCELL0:OUT_IO12</td><td>IO10.IPOS0, IO11.IPOS2</td></tr>
<tr><td>TCELL0:OUT_IO13</td><td>IO10.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO14</td><td>IO10.IPOS1, IO11.IPOS3</td></tr>
<tr><td>TCELL0:OUT_IO15</td><td>IO10.INEG1, IO11.INEG3</td></tr>
<tr><td>TCELL0:OUT_IO16</td><td>IO10.INEG0, IO11.INEG2</td></tr>
<tr><td>TCELL0:OUT_IO17</td><td>IO8.IPOS3, IO9.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO18</td><td>IO11.UP</td></tr>
<tr><td>TCELL0:OUT_IO19</td><td>IO10.IPOS2, IO11.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO20</td><td>IO10.UP</td></tr>
<tr><td>TCELL0:OUT_IO21</td><td>IO10.IPOS3, IO11.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO22</td><td>IO10.INEG3, IO11.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO23</td><td>IO10.INEG2, IO11.INEG0</td></tr>
<tr><td>TCELL0:IO_T_W</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD, IO4.TD, IO5.TD, IO6.TD, IO7.TD, IO8.TD, IO9.TD, IO10.TD, IO11.TD</td></tr>
<tr><td>TCELL0:IO_T_E</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD, IO4.TD, IO5.TD, IO6.TD, IO7.TD, IO8.TD, IO9.TD, IO10.TD, IO11.TD</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO8.CLK, PICTEST2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK2</td><td>IO6.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK3</td><td>IO7.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>IO9.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR2</td><td>IO7.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR3</td><td>IO6.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO8.CE</td></tr>
<tr><td>TCELL1:IMUX_CE2</td><td>IO7.CE</td></tr>
<tr><td>TCELL1:IMUX_CE3</td><td>IO6.CE</td></tr>
<tr><td>TCELL1:IMUX_IO0</td><td>IO8.OPOS0, IO9.OPOS2</td></tr>
<tr><td>TCELL1:IMUX_IO1</td><td>IO6.OPOS0, IO7.OPOS2</td></tr>
<tr><td>TCELL1:IMUX_IO2</td><td>IO6.TD</td></tr>
<tr><td>TCELL1:IMUX_IO3</td><td>IO6.ONEG1, IO7.ONEG3</td></tr>
<tr><td>TCELL1:IMUX_IO4</td><td>IO6.OPOS3, IO7.OPOS1</td></tr>
<tr><td>TCELL1:IMUX_IO5</td><td>IO6.OPOS2, IO7.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_IO6</td><td>IO4.RUNAIL, IO6.RUNAIL</td></tr>
<tr><td>TCELL1:IMUX_IO7</td><td>IO8.TD</td></tr>
<tr><td>TCELL1:IMUX_IO9</td><td>PICTEST2.SCANSEL0</td></tr>
<tr><td>TCELL1:IMUX_IO10</td><td>IO8.ONEG0, IO9.ONEG2</td></tr>
<tr><td>TCELL1:IMUX_IO11</td><td>IO6.OPOS1, IO7.OPOS3</td></tr>
<tr><td>TCELL1:IMUX_IO12</td><td>IO6.ONEG0, IO7.ONEG2</td></tr>
<tr><td>TCELL1:IMUX_IO15</td><td>PICTEST1.SCANSEL1</td></tr>
<tr><td>TCELL1:IMUX_IO19</td><td>IO7.TD</td></tr>
<tr><td>TCELL1:IMUX_IO22</td><td>IO6.ONEG3, IO7.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_IO23</td><td>IO6.ONEG2, IO7.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_IO30</td><td>IO8.ONEG1, IO9.ONEG3</td></tr>
<tr><td>TCELL1:IMUX_IO31</td><td>IO8.OPOS1, IO9.OPOS3</td></tr>
<tr><td>TCELL1:OUT_IO0</td><td>IO6.INFF</td></tr>
<tr><td>TCELL1:OUT_IO1</td><td>PICTEST2.SCANOUT</td></tr>
<tr><td>TCELL1:OUT_IO2</td><td>IO8.INFF</td></tr>
<tr><td>TCELL1:OUT_IO3</td><td>IO7.INFF</td></tr>
<tr><td>TCELL1:OUT_IO4</td><td>IO8.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO6</td><td>IO6.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO7</td><td>IO4.LOCK, IO6.LOCK</td></tr>
<tr><td>TCELL1:OUT_IO8</td><td>IO6.INEG1, IO7.INEG3</td></tr>
<tr><td>TCELL1:OUT_IO9</td><td>IO6.INEG0, IO7.INEG2</td></tr>
<tr><td>TCELL1:OUT_IO10</td><td>IO6.IPOS0, IO7.IPOS2</td></tr>
<tr><td>TCELL1:OUT_IO11</td><td>IO6.UP</td></tr>
<tr><td>TCELL1:OUT_IO12</td><td>IO6.IPOS2, IO7.IPOS0</td></tr>
<tr><td>TCELL1:OUT_IO13</td><td>IO7.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO14</td><td>IO6.IPOS3, IO7.IPOS1</td></tr>
<tr><td>TCELL1:OUT_IO15</td><td>IO6.INEG3, IO7.INEG1</td></tr>
<tr><td>TCELL1:OUT_IO16</td><td>IO6.INEG2, IO7.INEG0</td></tr>
<tr><td>TCELL1:OUT_IO17</td><td>IO6.IPOS1, IO7.IPOS3</td></tr>
<tr><td>TCELL1:OUT_IO18</td><td>IO8.UP</td></tr>
<tr><td>TCELL1:OUT_IO19</td><td>IO8.IPOS0, IO9.IPOS2</td></tr>
<tr><td>TCELL1:OUT_IO20</td><td>IO7.UP</td></tr>
<tr><td>TCELL1:OUT_IO21</td><td>IO8.IPOS1, IO9.IPOS3</td></tr>
<tr><td>TCELL1:OUT_IO22</td><td>IO8.INEG1, IO9.INEG3</td></tr>
<tr><td>TCELL1:OUT_IO23</td><td>IO8.INEG0, IO9.INEG2</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO5.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK2</td><td>IO4.CLK, PICTEST1.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK3</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO4.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR2</td><td>IO5.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR3</td><td>IO3.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO5.CE</td></tr>
<tr><td>TCELL2:IMUX_CE2</td><td>IO4.CE</td></tr>
<tr><td>TCELL2:IMUX_CE3</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:IMUX_IO0</td><td>IO4.OPOS2, IO5.OPOS0</td></tr>
<tr><td>TCELL2:IMUX_IO1</td><td>IO2.OPOS2, IO3.OPOS0</td></tr>
<tr><td>TCELL2:IMUX_IO2</td><td>IO3.TD</td></tr>
<tr><td>TCELL2:IMUX_IO3</td><td>IO2.ONEG3, IO3.ONEG1</td></tr>
<tr><td>TCELL2:IMUX_IO4</td><td>IO4.OPOS1, IO5.OPOS3</td></tr>
<tr><td>TCELL2:IMUX_IO5</td><td>IO4.OPOS0, IO5.OPOS2</td></tr>
<tr><td>TCELL2:IMUX_IO6</td><td>PICTEST1.SCANSEL0</td></tr>
<tr><td>TCELL2:IMUX_IO7</td><td>IO5.TD</td></tr>
<tr><td>TCELL2:IMUX_IO9</td><td>PICTEST1.SCANENABLE</td></tr>
<tr><td>TCELL2:IMUX_IO10</td><td>IO4.ONEG2, IO5.ONEG0</td></tr>
<tr><td>TCELL2:IMUX_IO11</td><td>IO2.OPOS3, IO3.OPOS1</td></tr>
<tr><td>TCELL2:IMUX_IO12</td><td>IO2.ONEG2, IO3.ONEG0</td></tr>
<tr><td>TCELL2:IMUX_IO15</td><td>IO0.RUNAIL, IO2.RUNAIL</td></tr>
<tr><td>TCELL2:IMUX_IO19</td><td>IO4.TD</td></tr>
<tr><td>TCELL2:IMUX_IO22</td><td>IO4.ONEG1, IO5.ONEG3</td></tr>
<tr><td>TCELL2:IMUX_IO23</td><td>IO4.ONEG0, IO5.ONEG2</td></tr>
<tr><td>TCELL2:IMUX_IO30</td><td>IO4.ONEG3, IO5.ONEG1</td></tr>
<tr><td>TCELL2:IMUX_IO31</td><td>IO4.OPOS3, IO5.OPOS1</td></tr>
<tr><td>TCELL2:OUT_IO0</td><td>IO3.INFF</td></tr>
<tr><td>TCELL2:OUT_IO2</td><td>IO5.INFF</td></tr>
<tr><td>TCELL2:OUT_IO3</td><td>IO4.INFF</td></tr>
<tr><td>TCELL2:OUT_IO4</td><td>IO5.INDDCK</td></tr>
<tr><td>TCELL2:OUT_IO5</td><td>IO0.LOCK, IO2.LOCK</td></tr>
<tr><td>TCELL2:OUT_IO6</td><td>IO3.INDDCK</td></tr>
<tr><td>TCELL2:OUT_IO7</td><td>PICTEST1.SCANOUT</td></tr>
<tr><td>TCELL2:OUT_IO8</td><td>IO2.INEG3, IO3.INEG1</td></tr>
<tr><td>TCELL2:OUT_IO9</td><td>IO2.INEG2, IO3.INEG0</td></tr>
<tr><td>TCELL2:OUT_IO10</td><td>IO2.IPOS2, IO3.IPOS0</td></tr>
<tr><td>TCELL2:OUT_IO11</td><td>IO3.UP</td></tr>
<tr><td>TCELL2:OUT_IO12</td><td>IO4.IPOS0, IO5.IPOS2</td></tr>
<tr><td>TCELL2:OUT_IO13</td><td>IO4.INDDCK</td></tr>
<tr><td>TCELL2:OUT_IO14</td><td>IO4.IPOS1, IO5.IPOS3</td></tr>
<tr><td>TCELL2:OUT_IO15</td><td>IO4.INEG1, IO5.INEG3</td></tr>
<tr><td>TCELL2:OUT_IO16</td><td>IO4.INEG0, IO5.INEG2</td></tr>
<tr><td>TCELL2:OUT_IO17</td><td>IO2.IPOS3, IO3.IPOS1</td></tr>
<tr><td>TCELL2:OUT_IO18</td><td>IO5.UP</td></tr>
<tr><td>TCELL2:OUT_IO19</td><td>IO4.IPOS2, IO5.IPOS0</td></tr>
<tr><td>TCELL2:OUT_IO20</td><td>IO4.UP</td></tr>
<tr><td>TCELL2:OUT_IO21</td><td>IO4.IPOS3, IO5.IPOS1</td></tr>
<tr><td>TCELL2:OUT_IO22</td><td>IO4.INEG3, IO5.INEG1</td></tr>
<tr><td>TCELL2:OUT_IO23</td><td>IO4.INEG2, IO5.INEG0</td></tr>
<tr><td>TCELL3:IMUX_CLK0</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CLK2</td><td>IO1.CLK</td></tr>
<tr><td>TCELL3:IMUX_CLK3</td><td>IO0.CLK, PICTEST0.CLK</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>IO2.LSR</td></tr>
<tr><td>TCELL3:IMUX_LSR2</td><td>IO0.LSR</td></tr>
<tr><td>TCELL3:IMUX_LSR3</td><td>IO1.LSR</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL3:IMUX_CE2</td><td>IO1.CE</td></tr>
<tr><td>TCELL3:IMUX_CE3</td><td>IO0.CE</td></tr>
<tr><td>TCELL3:IMUX_IO0</td><td>IO2.OPOS0, IO3.OPOS2</td></tr>
<tr><td>TCELL3:IMUX_IO1</td><td>IO0.OPOS0, IO1.OPOS2</td></tr>
<tr><td>TCELL3:IMUX_IO2</td><td>IO0.TD</td></tr>
<tr><td>TCELL3:IMUX_IO3</td><td>IO0.ONEG1, IO1.ONEG3</td></tr>
<tr><td>TCELL3:IMUX_IO4</td><td>IO0.OPOS3, IO1.OPOS1</td></tr>
<tr><td>TCELL3:IMUX_IO5</td><td>IO0.OPOS2, IO1.OPOS0</td></tr>
<tr><td>TCELL3:IMUX_IO6</td><td>PICTEST0.SCANENABLE</td></tr>
<tr><td>TCELL3:IMUX_IO7</td><td>IO2.TD</td></tr>
<tr><td>TCELL3:IMUX_IO9</td><td>PICTEST0.SCANSEL1</td></tr>
<tr><td>TCELL3:IMUX_IO10</td><td>IO2.ONEG0, IO3.ONEG2</td></tr>
<tr><td>TCELL3:IMUX_IO11</td><td>IO0.OPOS1, IO1.OPOS3</td></tr>
<tr><td>TCELL3:IMUX_IO12</td><td>IO0.ONEG0, IO1.ONEG2</td></tr>
<tr><td>TCELL3:IMUX_IO15</td><td>PICTEST0.SCANSEL0</td></tr>
<tr><td>TCELL3:IMUX_IO19</td><td>IO1.TD</td></tr>
<tr><td>TCELL3:IMUX_IO22</td><td>IO0.ONEG3, IO1.ONEG1</td></tr>
<tr><td>TCELL3:IMUX_IO23</td><td>IO0.ONEG2, IO1.ONEG0</td></tr>
<tr><td>TCELL3:IMUX_IO30</td><td>IO2.ONEG1, IO3.ONEG3</td></tr>
<tr><td>TCELL3:IMUX_IO31</td><td>IO2.OPOS1, IO3.OPOS3</td></tr>
<tr><td>TCELL3:OUT_IO0</td><td>IO0.INFF</td></tr>
<tr><td>TCELL3:OUT_IO2</td><td>IO2.INFF</td></tr>
<tr><td>TCELL3:OUT_IO3</td><td>IO1.INFF</td></tr>
<tr><td>TCELL3:OUT_IO4</td><td>IO2.INDDCK</td></tr>
<tr><td>TCELL3:OUT_IO5</td><td>PICTEST0.SCANOUT</td></tr>
<tr><td>TCELL3:OUT_IO6</td><td>IO0.INDDCK</td></tr>
<tr><td>TCELL3:OUT_IO8</td><td>IO0.INEG1, IO1.INEG3</td></tr>
<tr><td>TCELL3:OUT_IO9</td><td>IO0.INEG0, IO1.INEG2</td></tr>
<tr><td>TCELL3:OUT_IO10</td><td>IO0.IPOS0, IO1.IPOS2</td></tr>
<tr><td>TCELL3:OUT_IO11</td><td>IO0.UP</td></tr>
<tr><td>TCELL3:OUT_IO12</td><td>IO0.IPOS2, IO1.IPOS0</td></tr>
<tr><td>TCELL3:OUT_IO13</td><td>IO1.INDDCK</td></tr>
<tr><td>TCELL3:OUT_IO14</td><td>IO0.IPOS3, IO1.IPOS1</td></tr>
<tr><td>TCELL3:OUT_IO15</td><td>IO0.INEG3, IO1.INEG1</td></tr>
<tr><td>TCELL3:OUT_IO16</td><td>IO0.INEG2, IO1.INEG0</td></tr>
<tr><td>TCELL3:OUT_IO17</td><td>IO0.IPOS1, IO1.IPOS3</td></tr>
<tr><td>TCELL3:OUT_IO18</td><td>IO2.UP</td></tr>
<tr><td>TCELL3:OUT_IO19</td><td>IO2.IPOS0, IO3.IPOS2</td></tr>
<tr><td>TCELL3:OUT_IO20</td><td>IO1.UP</td></tr>
<tr><td>TCELL3:OUT_IO21</td><td>IO2.IPOS1, IO3.IPOS3</td></tr>
<tr><td>TCELL3:OUT_IO22</td><td>IO2.INEG1, IO3.INEG3</td></tr>
<tr><td>TCELL3:OUT_IO23</td><td>IO2.INEG0, IO3.INEG2</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_e4"><a class="header" href="#tile-io_e4">Tile IO_E4</a></h2>
<p>Cells: 2</p>
<h3 id="bel-io0-2"><a class="header" href="#bel-io0-2">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E4 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-2"><a class="header" href="#bel-io1-2">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E4 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO2, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-2"><a class="header" href="#bel-io2-2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E4 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO19, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-2"><a class="header" href="#bel-io3-2">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E4 bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO7, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest0-2"><a class="header" href="#bel-pictest0-2">Bel PICTEST0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E4 bel PICTEST0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL0:IMUX_IO15</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL1:OUT_IO1</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL1:IMUX_IO9</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL0:IMUX_IO6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E4 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO3.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK3</td><td>IO2.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR2</td><td>IO3.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO2.CE</td></tr>
<tr><td>TCELL0:IMUX_CE3</td><td>IO3.CE</td></tr>
<tr><td>TCELL0:IMUX_IO0</td><td>IO2.OPOS2, IO3.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO1</td><td>IO0.OPOS2, IO1.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO2</td><td>IO1.TD</td></tr>
<tr><td>TCELL0:IMUX_IO3</td><td>IO0.ONEG3, IO1.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO4</td><td>IO2.OPOS1, IO3.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_IO5</td><td>IO2.OPOS0, IO3.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_IO6</td><td>PICTEST0.SCANSEL1</td></tr>
<tr><td>TCELL0:IMUX_IO7</td><td>IO3.TD</td></tr>
<tr><td>TCELL0:IMUX_IO9</td><td>IO0.RUNAIL, IO2.RUNAIL</td></tr>
<tr><td>TCELL0:IMUX_IO10</td><td>IO2.ONEG2, IO3.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO11</td><td>IO0.OPOS3, IO1.OPOS1</td></tr>
<tr><td>TCELL0:IMUX_IO12</td><td>IO0.ONEG2, IO1.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO15</td><td>PICTEST0.SCANENABLE</td></tr>
<tr><td>TCELL0:IMUX_IO19</td><td>IO2.TD</td></tr>
<tr><td>TCELL0:IMUX_IO22</td><td>IO2.ONEG1, IO3.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_IO23</td><td>IO2.ONEG0, IO3.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_IO30</td><td>IO2.ONEG3, IO3.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO31</td><td>IO2.OPOS3, IO3.OPOS1</td></tr>
<tr><td>TCELL0:OUT_IO0</td><td>IO1.INFF</td></tr>
<tr><td>TCELL0:OUT_IO1</td><td>IO0.LOCK, IO2.LOCK</td></tr>
<tr><td>TCELL0:OUT_IO2</td><td>IO3.INFF</td></tr>
<tr><td>TCELL0:OUT_IO3</td><td>IO2.INFF</td></tr>
<tr><td>TCELL0:OUT_IO4</td><td>IO3.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO6</td><td>IO1.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO8</td><td>IO0.INEG3, IO1.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO9</td><td>IO0.INEG2, IO1.INEG0</td></tr>
<tr><td>TCELL0:OUT_IO10</td><td>IO0.IPOS2, IO1.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO11</td><td>IO1.UP</td></tr>
<tr><td>TCELL0:OUT_IO12</td><td>IO2.IPOS0, IO3.IPOS2</td></tr>
<tr><td>TCELL0:OUT_IO13</td><td>IO2.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO14</td><td>IO2.IPOS1, IO3.IPOS3</td></tr>
<tr><td>TCELL0:OUT_IO15</td><td>IO2.INEG1, IO3.INEG3</td></tr>
<tr><td>TCELL0:OUT_IO16</td><td>IO2.INEG0, IO3.INEG2</td></tr>
<tr><td>TCELL0:OUT_IO17</td><td>IO0.IPOS3, IO1.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO18</td><td>IO3.UP</td></tr>
<tr><td>TCELL0:OUT_IO19</td><td>IO2.IPOS2, IO3.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO20</td><td>IO2.UP</td></tr>
<tr><td>TCELL0:OUT_IO21</td><td>IO2.IPOS3, IO3.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO22</td><td>IO2.INEG3, IO3.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO23</td><td>IO2.INEG2, IO3.INEG0</td></tr>
<tr><td>TCELL0:IO_T_W</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD</td></tr>
<tr><td>TCELL0:IO_T_E</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD</td></tr>
<tr><td>TCELL1:IMUX_CLK3</td><td>IO0.CLK, PICTEST0.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR2</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE3</td><td>IO0.CE</td></tr>
<tr><td>TCELL1:IMUX_IO0</td><td>IO0.OPOS0, IO1.OPOS2</td></tr>
<tr><td>TCELL1:IMUX_IO7</td><td>IO0.TD</td></tr>
<tr><td>TCELL1:IMUX_IO9</td><td>PICTEST0.SCANSEL0</td></tr>
<tr><td>TCELL1:IMUX_IO10</td><td>IO0.ONEG0, IO1.ONEG2</td></tr>
<tr><td>TCELL1:IMUX_IO30</td><td>IO0.ONEG1, IO1.ONEG3</td></tr>
<tr><td>TCELL1:IMUX_IO31</td><td>IO0.OPOS1, IO1.OPOS3</td></tr>
<tr><td>TCELL1:OUT_IO1</td><td>PICTEST0.SCANOUT</td></tr>
<tr><td>TCELL1:OUT_IO2</td><td>IO0.INFF</td></tr>
<tr><td>TCELL1:OUT_IO4</td><td>IO0.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO18</td><td>IO0.UP</td></tr>
<tr><td>TCELL1:OUT_IO19</td><td>IO0.IPOS0, IO1.IPOS2</td></tr>
<tr><td>TCELL1:OUT_IO21</td><td>IO0.IPOS1, IO1.IPOS3</td></tr>
<tr><td>TCELL1:OUT_IO22</td><td>IO0.INEG1, IO1.INEG3</td></tr>
<tr><td>TCELL1:OUT_IO23</td><td>IO0.INEG0, IO1.INEG2</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_e12"><a class="header" href="#tile-io_e12">Tile IO_E12</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-3"><a class="header" href="#bel-io0-3">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_IO14</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL2:OUT_IO5</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_IO4</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL2:IMUX_IO15</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL3:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-3"><a class="header" href="#bel-io1-3">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_IO17</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_IO11</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL3:IMUX_IO19</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-3"><a class="header" href="#bel-io2-3">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_IO17</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL2:OUT_IO5</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_IO11</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL2:IMUX_IO15</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL3:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-3"><a class="header" href="#bel-io3-3">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_IO21</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_IO31</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL2:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io4-1"><a class="header" href="#bel-io4-1">Bel IO4</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_IO21</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_IO7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_IO31</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL1:IMUX_IO6</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL2:IMUX_IO19</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io5-1"><a class="header" href="#bel-io5-1">Bel IO5</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_IO14</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_IO4</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL2:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io6-1"><a class="header" href="#bel-io6-1">Bel IO6</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO14</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_IO7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO4</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL1:IMUX_IO6</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io7-1"><a class="header" href="#bel-io7-1">Bel IO7</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO17</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO11</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO19</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io8-1"><a class="header" href="#bel-io8-1">Bel IO8</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io9-1"><a class="header" href="#bel-io9-1">Bel IO9</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO2, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io10-1"><a class="header" href="#bel-io10-1">Bel IO10</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL0:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO19, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io11-1"><a class="header" href="#bel-io11-1">Bel IO11</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel IO11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO7, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest0-3"><a class="header" href="#bel-pictest0-3">Bel PICTEST0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel PICTEST0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL3:IMUX_IO6</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL3:OUT_IO5</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL3:IMUX_IO15</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL3:IMUX_IO9</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest1-1"><a class="header" href="#bel-pictest1-1">Bel PICTEST1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel PICTEST1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL2:IMUX_IO9</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL2:OUT_IO7</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL2:IMUX_IO6</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL1:IMUX_IO15</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest2-1"><a class="header" href="#bel-pictest2-1">Bel PICTEST2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel PICTEST2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL0:IMUX_IO15</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL1:OUT_IO1</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL1:IMUX_IO9</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL0:IMUX_IO6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_E12 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO9.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO11.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK3</td><td>IO10.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO8.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO10.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR2</td><td>IO11.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO9.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO10.CE</td></tr>
<tr><td>TCELL0:IMUX_CE3</td><td>IO11.CE</td></tr>
<tr><td>TCELL0:IMUX_IO0</td><td>IO10.OPOS2, IO11.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO1</td><td>IO8.OPOS2, IO9.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO2</td><td>IO9.TD</td></tr>
<tr><td>TCELL0:IMUX_IO3</td><td>IO8.ONEG3, IO9.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO4</td><td>IO10.OPOS1, IO11.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_IO5</td><td>IO10.OPOS0, IO11.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_IO6</td><td>PICTEST2.SCANSEL1</td></tr>
<tr><td>TCELL0:IMUX_IO7</td><td>IO11.TD</td></tr>
<tr><td>TCELL0:IMUX_IO9</td><td>IO8.RUNAIL, IO10.RUNAIL</td></tr>
<tr><td>TCELL0:IMUX_IO10</td><td>IO10.ONEG2, IO11.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO11</td><td>IO8.OPOS3, IO9.OPOS1</td></tr>
<tr><td>TCELL0:IMUX_IO12</td><td>IO8.ONEG2, IO9.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO15</td><td>PICTEST2.SCANENABLE</td></tr>
<tr><td>TCELL0:IMUX_IO19</td><td>IO10.TD</td></tr>
<tr><td>TCELL0:IMUX_IO22</td><td>IO10.ONEG1, IO11.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_IO23</td><td>IO10.ONEG0, IO11.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_IO30</td><td>IO10.ONEG3, IO11.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO31</td><td>IO10.OPOS3, IO11.OPOS1</td></tr>
<tr><td>TCELL0:OUT_IO0</td><td>IO9.INFF</td></tr>
<tr><td>TCELL0:OUT_IO1</td><td>IO8.LOCK, IO10.LOCK</td></tr>
<tr><td>TCELL0:OUT_IO2</td><td>IO11.INFF</td></tr>
<tr><td>TCELL0:OUT_IO3</td><td>IO10.INFF</td></tr>
<tr><td>TCELL0:OUT_IO4</td><td>IO11.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO6</td><td>IO9.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO8</td><td>IO8.INEG3, IO9.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO9</td><td>IO8.INEG2, IO9.INEG0</td></tr>
<tr><td>TCELL0:OUT_IO10</td><td>IO8.IPOS2, IO9.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO11</td><td>IO9.UP</td></tr>
<tr><td>TCELL0:OUT_IO12</td><td>IO10.IPOS0, IO11.IPOS2</td></tr>
<tr><td>TCELL0:OUT_IO13</td><td>IO10.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO14</td><td>IO10.IPOS1, IO11.IPOS3</td></tr>
<tr><td>TCELL0:OUT_IO15</td><td>IO10.INEG1, IO11.INEG3</td></tr>
<tr><td>TCELL0:OUT_IO16</td><td>IO10.INEG0, IO11.INEG2</td></tr>
<tr><td>TCELL0:OUT_IO17</td><td>IO8.IPOS3, IO9.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO18</td><td>IO11.UP</td></tr>
<tr><td>TCELL0:OUT_IO19</td><td>IO10.IPOS2, IO11.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO20</td><td>IO10.UP</td></tr>
<tr><td>TCELL0:OUT_IO21</td><td>IO10.IPOS3, IO11.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO22</td><td>IO10.INEG3, IO11.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO23</td><td>IO10.INEG2, IO11.INEG0</td></tr>
<tr><td>TCELL0:IO_T_W</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD, IO4.TD, IO5.TD, IO6.TD, IO7.TD, IO8.TD, IO9.TD, IO10.TD, IO11.TD</td></tr>
<tr><td>TCELL0:IO_T_E</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD, IO4.TD, IO5.TD, IO6.TD, IO7.TD, IO8.TD, IO9.TD, IO10.TD, IO11.TD</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO7.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO6.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK3</td><td>IO8.CLK, PICTEST2.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO6.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>IO7.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR2</td><td>IO9.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO6.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO7.CE</td></tr>
<tr><td>TCELL1:IMUX_CE3</td><td>IO8.CE</td></tr>
<tr><td>TCELL1:IMUX_IO0</td><td>IO8.OPOS0, IO9.OPOS2</td></tr>
<tr><td>TCELL1:IMUX_IO1</td><td>IO6.OPOS0, IO7.OPOS2</td></tr>
<tr><td>TCELL1:IMUX_IO2</td><td>IO6.TD</td></tr>
<tr><td>TCELL1:IMUX_IO3</td><td>IO6.ONEG1, IO7.ONEG3</td></tr>
<tr><td>TCELL1:IMUX_IO4</td><td>IO6.OPOS3, IO7.OPOS1</td></tr>
<tr><td>TCELL1:IMUX_IO5</td><td>IO6.OPOS2, IO7.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_IO6</td><td>IO4.RUNAIL, IO6.RUNAIL</td></tr>
<tr><td>TCELL1:IMUX_IO7</td><td>IO8.TD</td></tr>
<tr><td>TCELL1:IMUX_IO9</td><td>PICTEST2.SCANSEL0</td></tr>
<tr><td>TCELL1:IMUX_IO10</td><td>IO8.ONEG0, IO9.ONEG2</td></tr>
<tr><td>TCELL1:IMUX_IO11</td><td>IO6.OPOS1, IO7.OPOS3</td></tr>
<tr><td>TCELL1:IMUX_IO12</td><td>IO6.ONEG0, IO7.ONEG2</td></tr>
<tr><td>TCELL1:IMUX_IO15</td><td>PICTEST1.SCANSEL1</td></tr>
<tr><td>TCELL1:IMUX_IO19</td><td>IO7.TD</td></tr>
<tr><td>TCELL1:IMUX_IO22</td><td>IO6.ONEG3, IO7.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_IO23</td><td>IO6.ONEG2, IO7.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_IO30</td><td>IO8.ONEG1, IO9.ONEG3</td></tr>
<tr><td>TCELL1:IMUX_IO31</td><td>IO8.OPOS1, IO9.OPOS3</td></tr>
<tr><td>TCELL1:OUT_IO0</td><td>IO6.INFF</td></tr>
<tr><td>TCELL1:OUT_IO1</td><td>PICTEST2.SCANOUT</td></tr>
<tr><td>TCELL1:OUT_IO2</td><td>IO8.INFF</td></tr>
<tr><td>TCELL1:OUT_IO3</td><td>IO7.INFF</td></tr>
<tr><td>TCELL1:OUT_IO4</td><td>IO8.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO6</td><td>IO6.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO7</td><td>IO4.LOCK, IO6.LOCK</td></tr>
<tr><td>TCELL1:OUT_IO8</td><td>IO6.INEG1, IO7.INEG3</td></tr>
<tr><td>TCELL1:OUT_IO9</td><td>IO6.INEG0, IO7.INEG2</td></tr>
<tr><td>TCELL1:OUT_IO10</td><td>IO6.IPOS0, IO7.IPOS2</td></tr>
<tr><td>TCELL1:OUT_IO11</td><td>IO6.UP</td></tr>
<tr><td>TCELL1:OUT_IO12</td><td>IO6.IPOS2, IO7.IPOS0</td></tr>
<tr><td>TCELL1:OUT_IO13</td><td>IO7.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO14</td><td>IO6.IPOS3, IO7.IPOS1</td></tr>
<tr><td>TCELL1:OUT_IO15</td><td>IO6.INEG3, IO7.INEG1</td></tr>
<tr><td>TCELL1:OUT_IO16</td><td>IO6.INEG2, IO7.INEG0</td></tr>
<tr><td>TCELL1:OUT_IO17</td><td>IO6.IPOS1, IO7.IPOS3</td></tr>
<tr><td>TCELL1:OUT_IO18</td><td>IO8.UP</td></tr>
<tr><td>TCELL1:OUT_IO19</td><td>IO8.IPOS0, IO9.IPOS2</td></tr>
<tr><td>TCELL1:OUT_IO20</td><td>IO7.UP</td></tr>
<tr><td>TCELL1:OUT_IO21</td><td>IO8.IPOS1, IO9.IPOS3</td></tr>
<tr><td>TCELL1:OUT_IO22</td><td>IO8.INEG1, IO9.INEG3</td></tr>
<tr><td>TCELL1:OUT_IO23</td><td>IO8.INEG0, IO9.INEG2</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO4.CLK, PICTEST1.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK3</td><td>IO5.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO5.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR2</td><td>IO4.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO4.CE</td></tr>
<tr><td>TCELL2:IMUX_CE3</td><td>IO5.CE</td></tr>
<tr><td>TCELL2:IMUX_IO0</td><td>IO4.OPOS2, IO5.OPOS0</td></tr>
<tr><td>TCELL2:IMUX_IO1</td><td>IO2.OPOS2, IO3.OPOS0</td></tr>
<tr><td>TCELL2:IMUX_IO2</td><td>IO3.TD</td></tr>
<tr><td>TCELL2:IMUX_IO3</td><td>IO2.ONEG3, IO3.ONEG1</td></tr>
<tr><td>TCELL2:IMUX_IO4</td><td>IO4.OPOS1, IO5.OPOS3</td></tr>
<tr><td>TCELL2:IMUX_IO5</td><td>IO4.OPOS0, IO5.OPOS2</td></tr>
<tr><td>TCELL2:IMUX_IO6</td><td>PICTEST1.SCANSEL0</td></tr>
<tr><td>TCELL2:IMUX_IO7</td><td>IO5.TD</td></tr>
<tr><td>TCELL2:IMUX_IO9</td><td>PICTEST1.SCANENABLE</td></tr>
<tr><td>TCELL2:IMUX_IO10</td><td>IO4.ONEG2, IO5.ONEG0</td></tr>
<tr><td>TCELL2:IMUX_IO11</td><td>IO2.OPOS3, IO3.OPOS1</td></tr>
<tr><td>TCELL2:IMUX_IO12</td><td>IO2.ONEG2, IO3.ONEG0</td></tr>
<tr><td>TCELL2:IMUX_IO15</td><td>IO0.RUNAIL, IO2.RUNAIL</td></tr>
<tr><td>TCELL2:IMUX_IO19</td><td>IO4.TD</td></tr>
<tr><td>TCELL2:IMUX_IO22</td><td>IO4.ONEG1, IO5.ONEG3</td></tr>
<tr><td>TCELL2:IMUX_IO23</td><td>IO4.ONEG0, IO5.ONEG2</td></tr>
<tr><td>TCELL2:IMUX_IO30</td><td>IO4.ONEG3, IO5.ONEG1</td></tr>
<tr><td>TCELL2:IMUX_IO31</td><td>IO4.OPOS3, IO5.OPOS1</td></tr>
<tr><td>TCELL2:OUT_IO0</td><td>IO3.INFF</td></tr>
<tr><td>TCELL2:OUT_IO2</td><td>IO5.INFF</td></tr>
<tr><td>TCELL2:OUT_IO3</td><td>IO4.INFF</td></tr>
<tr><td>TCELL2:OUT_IO4</td><td>IO5.INDDCK</td></tr>
<tr><td>TCELL2:OUT_IO5</td><td>IO0.LOCK, IO2.LOCK</td></tr>
<tr><td>TCELL2:OUT_IO6</td><td>IO3.INDDCK</td></tr>
<tr><td>TCELL2:OUT_IO7</td><td>PICTEST1.SCANOUT</td></tr>
<tr><td>TCELL2:OUT_IO8</td><td>IO2.INEG3, IO3.INEG1</td></tr>
<tr><td>TCELL2:OUT_IO9</td><td>IO2.INEG2, IO3.INEG0</td></tr>
<tr><td>TCELL2:OUT_IO10</td><td>IO2.IPOS2, IO3.IPOS0</td></tr>
<tr><td>TCELL2:OUT_IO11</td><td>IO3.UP</td></tr>
<tr><td>TCELL2:OUT_IO12</td><td>IO4.IPOS0, IO5.IPOS2</td></tr>
<tr><td>TCELL2:OUT_IO13</td><td>IO4.INDDCK</td></tr>
<tr><td>TCELL2:OUT_IO14</td><td>IO4.IPOS1, IO5.IPOS3</td></tr>
<tr><td>TCELL2:OUT_IO15</td><td>IO4.INEG1, IO5.INEG3</td></tr>
<tr><td>TCELL2:OUT_IO16</td><td>IO4.INEG0, IO5.INEG2</td></tr>
<tr><td>TCELL2:OUT_IO17</td><td>IO2.IPOS3, IO3.IPOS1</td></tr>
<tr><td>TCELL2:OUT_IO18</td><td>IO5.UP</td></tr>
<tr><td>TCELL2:OUT_IO19</td><td>IO4.IPOS2, IO5.IPOS0</td></tr>
<tr><td>TCELL2:OUT_IO20</td><td>IO4.UP</td></tr>
<tr><td>TCELL2:OUT_IO21</td><td>IO4.IPOS3, IO5.IPOS1</td></tr>
<tr><td>TCELL2:OUT_IO22</td><td>IO4.INEG3, IO5.INEG1</td></tr>
<tr><td>TCELL2:OUT_IO23</td><td>IO4.INEG2, IO5.INEG0</td></tr>
<tr><td>TCELL3:IMUX_CLK0</td><td>IO0.CLK, PICTEST0.CLK</td></tr>
<tr><td>TCELL3:IMUX_CLK1</td><td>IO1.CLK</td></tr>
<tr><td>TCELL3:IMUX_CLK3</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>IO0.LSR</td></tr>
<tr><td>TCELL3:IMUX_LSR2</td><td>IO2.LSR</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL3:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL3:IMUX_CE3</td><td>IO2.CE</td></tr>
<tr><td>TCELL3:IMUX_IO0</td><td>IO2.OPOS0, IO3.OPOS2</td></tr>
<tr><td>TCELL3:IMUX_IO1</td><td>IO0.OPOS0, IO1.OPOS2</td></tr>
<tr><td>TCELL3:IMUX_IO2</td><td>IO0.TD</td></tr>
<tr><td>TCELL3:IMUX_IO3</td><td>IO0.ONEG1, IO1.ONEG3</td></tr>
<tr><td>TCELL3:IMUX_IO4</td><td>IO0.OPOS3, IO1.OPOS1</td></tr>
<tr><td>TCELL3:IMUX_IO5</td><td>IO0.OPOS2, IO1.OPOS0</td></tr>
<tr><td>TCELL3:IMUX_IO6</td><td>PICTEST0.SCANENABLE</td></tr>
<tr><td>TCELL3:IMUX_IO7</td><td>IO2.TD</td></tr>
<tr><td>TCELL3:IMUX_IO9</td><td>PICTEST0.SCANSEL1</td></tr>
<tr><td>TCELL3:IMUX_IO10</td><td>IO2.ONEG0, IO3.ONEG2</td></tr>
<tr><td>TCELL3:IMUX_IO11</td><td>IO0.OPOS1, IO1.OPOS3</td></tr>
<tr><td>TCELL3:IMUX_IO12</td><td>IO0.ONEG0, IO1.ONEG2</td></tr>
<tr><td>TCELL3:IMUX_IO15</td><td>PICTEST0.SCANSEL0</td></tr>
<tr><td>TCELL3:IMUX_IO19</td><td>IO1.TD</td></tr>
<tr><td>TCELL3:IMUX_IO22</td><td>IO0.ONEG3, IO1.ONEG1</td></tr>
<tr><td>TCELL3:IMUX_IO23</td><td>IO0.ONEG2, IO1.ONEG0</td></tr>
<tr><td>TCELL3:IMUX_IO30</td><td>IO2.ONEG1, IO3.ONEG3</td></tr>
<tr><td>TCELL3:IMUX_IO31</td><td>IO2.OPOS1, IO3.OPOS3</td></tr>
<tr><td>TCELL3:OUT_IO0</td><td>IO0.INFF</td></tr>
<tr><td>TCELL3:OUT_IO2</td><td>IO2.INFF</td></tr>
<tr><td>TCELL3:OUT_IO3</td><td>IO1.INFF</td></tr>
<tr><td>TCELL3:OUT_IO4</td><td>IO2.INDDCK</td></tr>
<tr><td>TCELL3:OUT_IO5</td><td>PICTEST0.SCANOUT</td></tr>
<tr><td>TCELL3:OUT_IO6</td><td>IO0.INDDCK</td></tr>
<tr><td>TCELL3:OUT_IO8</td><td>IO0.INEG1, IO1.INEG3</td></tr>
<tr><td>TCELL3:OUT_IO9</td><td>IO0.INEG0, IO1.INEG2</td></tr>
<tr><td>TCELL3:OUT_IO10</td><td>IO0.IPOS0, IO1.IPOS2</td></tr>
<tr><td>TCELL3:OUT_IO11</td><td>IO0.UP</td></tr>
<tr><td>TCELL3:OUT_IO12</td><td>IO0.IPOS2, IO1.IPOS0</td></tr>
<tr><td>TCELL3:OUT_IO13</td><td>IO1.INDDCK</td></tr>
<tr><td>TCELL3:OUT_IO14</td><td>IO0.IPOS3, IO1.IPOS1</td></tr>
<tr><td>TCELL3:OUT_IO15</td><td>IO0.INEG3, IO1.INEG1</td></tr>
<tr><td>TCELL3:OUT_IO16</td><td>IO0.INEG2, IO1.INEG0</td></tr>
<tr><td>TCELL3:OUT_IO17</td><td>IO0.IPOS1, IO1.IPOS3</td></tr>
<tr><td>TCELL3:OUT_IO18</td><td>IO2.UP</td></tr>
<tr><td>TCELL3:OUT_IO19</td><td>IO2.IPOS0, IO3.IPOS2</td></tr>
<tr><td>TCELL3:OUT_IO20</td><td>IO1.UP</td></tr>
<tr><td>TCELL3:OUT_IO21</td><td>IO2.IPOS1, IO3.IPOS3</td></tr>
<tr><td>TCELL3:OUT_IO22</td><td>IO2.INEG1, IO3.INEG3</td></tr>
<tr><td>TCELL3:OUT_IO23</td><td>IO2.INEG0, IO3.INEG2</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_s4"><a class="header" href="#tile-io_s4">Tile IO_S4</a></h2>
<p>Cells: 2</p>
<h3 id="bel-io0-4"><a class="header" href="#bel-io0-4">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S4 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_IO5</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL1:IMUX_IO15</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO2, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-4"><a class="header" href="#bel-io1-4">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S4 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO19, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-4"><a class="header" href="#bel-io2-4">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S4 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO17</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_IO5</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO11</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL1:IMUX_IO15</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO7, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-4"><a class="header" href="#bel-io3-4">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S4 bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest0-4"><a class="header" href="#bel-pictest0-4">Bel PICTEST0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S4 bel PICTEST0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL0:IMUX_IO6</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL0:OUT_IO5</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL0:IMUX_IO15</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S4 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO0.CLK, PICTEST0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK3</td><td>IO3.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR2</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:IMUX_CE3</td><td>IO2.CE</td></tr>
<tr><td>TCELL0:IMUX_IO0</td><td>IO2.OPOS0, IO3.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_IO1</td><td>IO0.OPOS0, IO1.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_IO2</td><td>IO0.TD</td></tr>
<tr><td>TCELL0:IMUX_IO3</td><td>IO0.ONEG1, IO1.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_IO4</td><td>IO0.OPOS3, IO1.OPOS1</td></tr>
<tr><td>TCELL0:IMUX_IO5</td><td>IO0.OPOS2, IO1.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO6</td><td>PICTEST0.SCANENABLE</td></tr>
<tr><td>TCELL0:IMUX_IO7</td><td>IO2.TD</td></tr>
<tr><td>TCELL0:IMUX_IO9</td><td>PICTEST0.SCANSEL1</td></tr>
<tr><td>TCELL0:IMUX_IO10</td><td>IO2.ONEG0, IO3.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_IO11</td><td>IO0.OPOS1, IO1.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_IO12</td><td>IO0.ONEG0, IO1.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_IO15</td><td>PICTEST0.SCANSEL0</td></tr>
<tr><td>TCELL0:IMUX_IO19</td><td>IO1.TD</td></tr>
<tr><td>TCELL0:IMUX_IO22</td><td>IO0.ONEG3, IO1.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO23</td><td>IO0.ONEG2, IO1.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO30</td><td>IO2.ONEG1, IO3.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_IO31</td><td>IO2.OPOS1, IO3.OPOS3</td></tr>
<tr><td>TCELL0:OUT_IO0</td><td>IO0.INFF</td></tr>
<tr><td>TCELL0:OUT_IO2</td><td>IO2.INFF</td></tr>
<tr><td>TCELL0:OUT_IO3</td><td>IO1.INFF</td></tr>
<tr><td>TCELL0:OUT_IO4</td><td>IO2.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO5</td><td>PICTEST0.SCANOUT</td></tr>
<tr><td>TCELL0:OUT_IO6</td><td>IO0.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO8</td><td>IO0.INEG1, IO1.INEG3</td></tr>
<tr><td>TCELL0:OUT_IO9</td><td>IO0.INEG0, IO1.INEG2</td></tr>
<tr><td>TCELL0:OUT_IO10</td><td>IO0.IPOS0, IO1.IPOS2</td></tr>
<tr><td>TCELL0:OUT_IO11</td><td>IO0.UP</td></tr>
<tr><td>TCELL0:OUT_IO12</td><td>IO0.IPOS2, IO1.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO13</td><td>IO1.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO14</td><td>IO0.IPOS3, IO1.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO15</td><td>IO0.INEG3, IO1.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO16</td><td>IO0.INEG2, IO1.INEG0</td></tr>
<tr><td>TCELL0:OUT_IO17</td><td>IO0.IPOS1, IO1.IPOS3</td></tr>
<tr><td>TCELL0:OUT_IO18</td><td>IO2.UP</td></tr>
<tr><td>TCELL0:OUT_IO19</td><td>IO2.IPOS0, IO3.IPOS2</td></tr>
<tr><td>TCELL0:OUT_IO20</td><td>IO1.UP</td></tr>
<tr><td>TCELL0:OUT_IO21</td><td>IO2.IPOS1, IO3.IPOS3</td></tr>
<tr><td>TCELL0:OUT_IO22</td><td>IO2.INEG1, IO3.INEG3</td></tr>
<tr><td>TCELL0:OUT_IO23</td><td>IO2.INEG0, IO3.INEG2</td></tr>
<tr><td>TCELL0:IO_T_W</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD</td></tr>
<tr><td>TCELL0:IO_T_E</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL1:IMUX_IO1</td><td>IO2.OPOS2, IO3.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_IO2</td><td>IO3.TD</td></tr>
<tr><td>TCELL1:IMUX_IO3</td><td>IO2.ONEG3, IO3.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_IO11</td><td>IO2.OPOS3, IO3.OPOS1</td></tr>
<tr><td>TCELL1:IMUX_IO12</td><td>IO2.ONEG2, IO3.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_IO15</td><td>IO0.RUNAIL, IO2.RUNAIL</td></tr>
<tr><td>TCELL1:OUT_IO0</td><td>IO3.INFF</td></tr>
<tr><td>TCELL1:OUT_IO5</td><td>IO0.LOCK, IO2.LOCK</td></tr>
<tr><td>TCELL1:OUT_IO6</td><td>IO3.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO8</td><td>IO2.INEG3, IO3.INEG1</td></tr>
<tr><td>TCELL1:OUT_IO9</td><td>IO2.INEG2, IO3.INEG0</td></tr>
<tr><td>TCELL1:OUT_IO10</td><td>IO2.IPOS2, IO3.IPOS0</td></tr>
<tr><td>TCELL1:OUT_IO11</td><td>IO3.UP</td></tr>
<tr><td>TCELL1:OUT_IO17</td><td>IO2.IPOS3, IO3.IPOS1</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_s12"><a class="header" href="#tile-io_s12">Tile IO_S12</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-5"><a class="header" href="#bel-io0-5">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_IO5</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL1:IMUX_IO15</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO2, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-5"><a class="header" href="#bel-io1-5">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO17</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO11</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO19, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-5"><a class="header" href="#bel-io2-5">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO17</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL1:OUT_IO5</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO11</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL1:IMUX_IO15</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_IO7, TCELL0:IO_T_W, TCELL0:IO_T_E</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-5"><a class="header" href="#bel-io3-5">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_IO21</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_IO31</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io4-2"><a class="header" href="#bel-io4-2">Bel IO4</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL2:OUT_IO7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL2:IMUX_IO6</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO19</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io5-2"><a class="header" href="#bel-io5-2">Bel IO5</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_IO14</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_IO4</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL1:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io6-2"><a class="header" href="#bel-io6-2">Bel IO6</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_IO14</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL2:OUT_IO7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_IO4</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL2:IMUX_IO6</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL2:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io7-2"><a class="header" href="#bel-io7-2">Bel IO7</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_IO17</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_IO11</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL2:IMUX_IO19</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io8-2"><a class="header" href="#bel-io8-2">Bel IO8</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_IO9</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_IO8</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_IO10</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_IO17</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL3:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_IO12</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_IO3</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_IO1</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_IO11</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL3:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL2:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-io9-2"><a class="header" href="#bel-io9-2">Bel IO9</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_IO6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_IO9</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_IO8</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_IO0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_IO10</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_IO17</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_IO21</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_IO12</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_IO3</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_IO1</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_IO11</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_IO31</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL3:IMUX_IO2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_IO11</td></tr>
</tbody>
</table></div>
<h3 id="bel-io10-2"><a class="header" href="#bel-io10-2">Bel IO10</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_IO13</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_IO16</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_IO15</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_IO23</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_IO22</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_IO3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_IO12</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_IO14</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_IO19</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_IO21</td></tr>
<tr><td>LOCK</td><td>output</td><td>TCELL3:OUT_IO1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_IO23</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_IO22</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_IO10</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_IO30</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_IO5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_IO4</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_IO0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_IO31</td></tr>
<tr><td>RUNAIL</td><td>input</td><td>TCELL3:IMUX_IO9</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL3:IMUX_IO19</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_IO20</td></tr>
</tbody>
</table></div>
<h3 id="bel-io11-2"><a class="header" href="#bel-io11-2">Bel IO11</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel IO11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_IO4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_IO23</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_IO22</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_IO16</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_IO15</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_IO2</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_IO19</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_IO21</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_IO12</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_IO14</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_IO10</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_IO30</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_IO23</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_IO22</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_IO0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_IO31</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_IO5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_IO4</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IO_T_W, TCELL0:IO_T_E, TCELL3:IMUX_IO7</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_IO18</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest0-5"><a class="header" href="#bel-pictest0-5">Bel PICTEST0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel PICTEST0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL0:IMUX_IO6</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL0:OUT_IO5</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL0:IMUX_IO15</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL0:IMUX_IO9</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest1-2"><a class="header" href="#bel-pictest1-2">Bel PICTEST1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel PICTEST1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL1:IMUX_IO9</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL1:OUT_IO7</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL1:IMUX_IO6</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL2:IMUX_IO15</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest2-2"><a class="header" href="#bel-pictest2-2">Bel PICTEST2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel PICTEST2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL3:IMUX_IO15</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL2:OUT_IO1</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL2:IMUX_IO9</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL3:IMUX_IO6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_S12 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO0.CLK, PICTEST0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK3</td><td>IO3.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR2</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:IMUX_CE3</td><td>IO2.CE</td></tr>
<tr><td>TCELL0:IMUX_IO0</td><td>IO2.OPOS0, IO3.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_IO1</td><td>IO0.OPOS0, IO1.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_IO2</td><td>IO0.TD</td></tr>
<tr><td>TCELL0:IMUX_IO3</td><td>IO0.ONEG1, IO1.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_IO4</td><td>IO0.OPOS3, IO1.OPOS1</td></tr>
<tr><td>TCELL0:IMUX_IO5</td><td>IO0.OPOS2, IO1.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_IO6</td><td>PICTEST0.SCANENABLE</td></tr>
<tr><td>TCELL0:IMUX_IO7</td><td>IO2.TD</td></tr>
<tr><td>TCELL0:IMUX_IO9</td><td>PICTEST0.SCANSEL1</td></tr>
<tr><td>TCELL0:IMUX_IO10</td><td>IO2.ONEG0, IO3.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_IO11</td><td>IO0.OPOS1, IO1.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_IO12</td><td>IO0.ONEG0, IO1.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_IO15</td><td>PICTEST0.SCANSEL0</td></tr>
<tr><td>TCELL0:IMUX_IO19</td><td>IO1.TD</td></tr>
<tr><td>TCELL0:IMUX_IO22</td><td>IO0.ONEG3, IO1.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_IO23</td><td>IO0.ONEG2, IO1.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_IO30</td><td>IO2.ONEG1, IO3.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_IO31</td><td>IO2.OPOS1, IO3.OPOS3</td></tr>
<tr><td>TCELL0:OUT_IO0</td><td>IO0.INFF</td></tr>
<tr><td>TCELL0:OUT_IO2</td><td>IO2.INFF</td></tr>
<tr><td>TCELL0:OUT_IO3</td><td>IO1.INFF</td></tr>
<tr><td>TCELL0:OUT_IO4</td><td>IO2.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO5</td><td>PICTEST0.SCANOUT</td></tr>
<tr><td>TCELL0:OUT_IO6</td><td>IO0.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO8</td><td>IO0.INEG1, IO1.INEG3</td></tr>
<tr><td>TCELL0:OUT_IO9</td><td>IO0.INEG0, IO1.INEG2</td></tr>
<tr><td>TCELL0:OUT_IO10</td><td>IO0.IPOS0, IO1.IPOS2</td></tr>
<tr><td>TCELL0:OUT_IO11</td><td>IO0.UP</td></tr>
<tr><td>TCELL0:OUT_IO12</td><td>IO0.IPOS2, IO1.IPOS0</td></tr>
<tr><td>TCELL0:OUT_IO13</td><td>IO1.INDDCK</td></tr>
<tr><td>TCELL0:OUT_IO14</td><td>IO0.IPOS3, IO1.IPOS1</td></tr>
<tr><td>TCELL0:OUT_IO15</td><td>IO0.INEG3, IO1.INEG1</td></tr>
<tr><td>TCELL0:OUT_IO16</td><td>IO0.INEG2, IO1.INEG0</td></tr>
<tr><td>TCELL0:OUT_IO17</td><td>IO0.IPOS1, IO1.IPOS3</td></tr>
<tr><td>TCELL0:OUT_IO18</td><td>IO2.UP</td></tr>
<tr><td>TCELL0:OUT_IO19</td><td>IO2.IPOS0, IO3.IPOS2</td></tr>
<tr><td>TCELL0:OUT_IO20</td><td>IO1.UP</td></tr>
<tr><td>TCELL0:OUT_IO21</td><td>IO2.IPOS1, IO3.IPOS3</td></tr>
<tr><td>TCELL0:OUT_IO22</td><td>IO2.INEG1, IO3.INEG3</td></tr>
<tr><td>TCELL0:OUT_IO23</td><td>IO2.INEG0, IO3.INEG2</td></tr>
<tr><td>TCELL0:IO_T_W</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD, IO4.TD, IO5.TD, IO6.TD, IO7.TD, IO8.TD, IO9.TD, IO10.TD, IO11.TD</td></tr>
<tr><td>TCELL0:IO_T_E</td><td>IO0.TD, IO1.TD, IO2.TD, IO3.TD, IO4.TD, IO5.TD, IO6.TD, IO7.TD, IO8.TD, IO9.TD, IO10.TD, IO11.TD</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO5.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK3</td><td>IO4.CLK, PICTEST1.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>IO5.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR2</td><td>IO4.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO4.CE</td></tr>
<tr><td>TCELL1:IMUX_CE3</td><td>IO5.CE</td></tr>
<tr><td>TCELL1:IMUX_IO0</td><td>IO4.OPOS2, IO5.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_IO1</td><td>IO2.OPOS2, IO3.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_IO2</td><td>IO3.TD</td></tr>
<tr><td>TCELL1:IMUX_IO3</td><td>IO2.ONEG3, IO3.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_IO4</td><td>IO4.OPOS1, IO5.OPOS3</td></tr>
<tr><td>TCELL1:IMUX_IO5</td><td>IO4.OPOS0, IO5.OPOS2</td></tr>
<tr><td>TCELL1:IMUX_IO6</td><td>PICTEST1.SCANSEL0</td></tr>
<tr><td>TCELL1:IMUX_IO7</td><td>IO5.TD</td></tr>
<tr><td>TCELL1:IMUX_IO9</td><td>PICTEST1.SCANENABLE</td></tr>
<tr><td>TCELL1:IMUX_IO10</td><td>IO4.ONEG2, IO5.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_IO11</td><td>IO2.OPOS3, IO3.OPOS1</td></tr>
<tr><td>TCELL1:IMUX_IO12</td><td>IO2.ONEG2, IO3.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_IO15</td><td>IO0.RUNAIL, IO2.RUNAIL</td></tr>
<tr><td>TCELL1:IMUX_IO19</td><td>IO4.TD</td></tr>
<tr><td>TCELL1:IMUX_IO22</td><td>IO4.ONEG1, IO5.ONEG3</td></tr>
<tr><td>TCELL1:IMUX_IO23</td><td>IO4.ONEG0, IO5.ONEG2</td></tr>
<tr><td>TCELL1:IMUX_IO30</td><td>IO4.ONEG3, IO5.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_IO31</td><td>IO4.OPOS3, IO5.OPOS1</td></tr>
<tr><td>TCELL1:OUT_IO0</td><td>IO3.INFF</td></tr>
<tr><td>TCELL1:OUT_IO2</td><td>IO5.INFF</td></tr>
<tr><td>TCELL1:OUT_IO3</td><td>IO4.INFF</td></tr>
<tr><td>TCELL1:OUT_IO4</td><td>IO5.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO5</td><td>IO0.LOCK, IO2.LOCK</td></tr>
<tr><td>TCELL1:OUT_IO6</td><td>IO3.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO7</td><td>PICTEST1.SCANOUT</td></tr>
<tr><td>TCELL1:OUT_IO8</td><td>IO2.INEG3, IO3.INEG1</td></tr>
<tr><td>TCELL1:OUT_IO9</td><td>IO2.INEG2, IO3.INEG0</td></tr>
<tr><td>TCELL1:OUT_IO10</td><td>IO2.IPOS2, IO3.IPOS0</td></tr>
<tr><td>TCELL1:OUT_IO11</td><td>IO3.UP</td></tr>
<tr><td>TCELL1:OUT_IO12</td><td>IO4.IPOS0, IO5.IPOS2</td></tr>
<tr><td>TCELL1:OUT_IO13</td><td>IO4.INDDCK</td></tr>
<tr><td>TCELL1:OUT_IO14</td><td>IO4.IPOS1, IO5.IPOS3</td></tr>
<tr><td>TCELL1:OUT_IO15</td><td>IO4.INEG1, IO5.INEG3</td></tr>
<tr><td>TCELL1:OUT_IO16</td><td>IO4.INEG0, IO5.INEG2</td></tr>
<tr><td>TCELL1:OUT_IO17</td><td>IO2.IPOS3, IO3.IPOS1</td></tr>
<tr><td>TCELL1:OUT_IO18</td><td>IO5.UP</td></tr>
<tr><td>TCELL1:OUT_IO19</td><td>IO4.IPOS2, IO5.IPOS0</td></tr>
<tr><td>TCELL1:OUT_IO20</td><td>IO4.UP</td></tr>
<tr><td>TCELL1:OUT_IO21</td><td>IO4.IPOS3, IO5.IPOS1</td></tr>
<tr><td>TCELL1:OUT_IO22</td><td>IO4.INEG3, IO5.INEG1</td></tr>
<tr><td>TCELL1:OUT_IO23</td><td>IO4.INEG2, IO5.INEG0</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO7.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO6.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK3</td><td>IO9.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO6.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO7.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR2</td><td>IO9.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO6.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO7.CE</td></tr>
<tr><td>TCELL2:IMUX_CE3</td><td>IO8.CE</td></tr>
<tr><td>TCELL2:IMUX_IO0</td><td>IO8.OPOS0, IO9.OPOS2</td></tr>
<tr><td>TCELL2:IMUX_IO1</td><td>IO6.OPOS0, IO7.OPOS2</td></tr>
<tr><td>TCELL2:IMUX_IO2</td><td>IO6.TD</td></tr>
<tr><td>TCELL2:IMUX_IO3</td><td>IO6.ONEG1, IO7.ONEG3</td></tr>
<tr><td>TCELL2:IMUX_IO4</td><td>IO6.OPOS3, IO7.OPOS1</td></tr>
<tr><td>TCELL2:IMUX_IO5</td><td>IO6.OPOS2, IO7.OPOS0</td></tr>
<tr><td>TCELL2:IMUX_IO6</td><td>IO4.RUNAIL, IO6.RUNAIL</td></tr>
<tr><td>TCELL2:IMUX_IO7</td><td>IO8.TD</td></tr>
<tr><td>TCELL2:IMUX_IO9</td><td>PICTEST2.SCANSEL0</td></tr>
<tr><td>TCELL2:IMUX_IO10</td><td>IO8.ONEG0, IO9.ONEG2</td></tr>
<tr><td>TCELL2:IMUX_IO11</td><td>IO6.OPOS1, IO7.OPOS3</td></tr>
<tr><td>TCELL2:IMUX_IO12</td><td>IO6.ONEG0, IO7.ONEG2</td></tr>
<tr><td>TCELL2:IMUX_IO15</td><td>PICTEST1.SCANSEL1</td></tr>
<tr><td>TCELL2:IMUX_IO19</td><td>IO7.TD</td></tr>
<tr><td>TCELL2:IMUX_IO22</td><td>IO6.ONEG3, IO7.ONEG1</td></tr>
<tr><td>TCELL2:IMUX_IO23</td><td>IO6.ONEG2, IO7.ONEG0</td></tr>
<tr><td>TCELL2:IMUX_IO30</td><td>IO8.ONEG1, IO9.ONEG3</td></tr>
<tr><td>TCELL2:IMUX_IO31</td><td>IO8.OPOS1, IO9.OPOS3</td></tr>
<tr><td>TCELL2:OUT_IO0</td><td>IO6.INFF</td></tr>
<tr><td>TCELL2:OUT_IO1</td><td>PICTEST2.SCANOUT</td></tr>
<tr><td>TCELL2:OUT_IO2</td><td>IO8.INFF</td></tr>
<tr><td>TCELL2:OUT_IO3</td><td>IO7.INFF</td></tr>
<tr><td>TCELL2:OUT_IO4</td><td>IO8.INDDCK</td></tr>
<tr><td>TCELL2:OUT_IO6</td><td>IO6.INDDCK</td></tr>
<tr><td>TCELL2:OUT_IO7</td><td>IO4.LOCK, IO6.LOCK</td></tr>
<tr><td>TCELL2:OUT_IO8</td><td>IO6.INEG1, IO7.INEG3</td></tr>
<tr><td>TCELL2:OUT_IO9</td><td>IO6.INEG0, IO7.INEG2</td></tr>
<tr><td>TCELL2:OUT_IO10</td><td>IO6.IPOS0, IO7.IPOS2</td></tr>
<tr><td>TCELL2:OUT_IO11</td><td>IO6.UP</td></tr>
<tr><td>TCELL2:OUT_IO12</td><td>IO6.IPOS2, IO7.IPOS0</td></tr>
<tr><td>TCELL2:OUT_IO13</td><td>IO7.INDDCK</td></tr>
<tr><td>TCELL2:OUT_IO14</td><td>IO6.IPOS3, IO7.IPOS1</td></tr>
<tr><td>TCELL2:OUT_IO15</td><td>IO6.INEG3, IO7.INEG1</td></tr>
<tr><td>TCELL2:OUT_IO16</td><td>IO6.INEG2, IO7.INEG0</td></tr>
<tr><td>TCELL2:OUT_IO17</td><td>IO6.IPOS1, IO7.IPOS3</td></tr>
<tr><td>TCELL2:OUT_IO18</td><td>IO8.UP</td></tr>
<tr><td>TCELL2:OUT_IO19</td><td>IO8.IPOS0, IO9.IPOS2</td></tr>
<tr><td>TCELL2:OUT_IO20</td><td>IO7.UP</td></tr>
<tr><td>TCELL2:OUT_IO21</td><td>IO8.IPOS1, IO9.IPOS3</td></tr>
<tr><td>TCELL2:OUT_IO22</td><td>IO8.INEG1, IO9.INEG3</td></tr>
<tr><td>TCELL2:OUT_IO23</td><td>IO8.INEG0, IO9.INEG2</td></tr>
<tr><td>TCELL3:IMUX_CLK0</td><td>IO8.CLK, PICTEST2.CLK</td></tr>
<tr><td>TCELL3:IMUX_CLK1</td><td>IO11.CLK</td></tr>
<tr><td>TCELL3:IMUX_CLK3</td><td>IO10.CLK</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO8.LSR</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>IO10.LSR</td></tr>
<tr><td>TCELL3:IMUX_LSR2</td><td>IO11.LSR</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO9.CE</td></tr>
<tr><td>TCELL3:IMUX_CE1</td><td>IO10.CE</td></tr>
<tr><td>TCELL3:IMUX_CE3</td><td>IO11.CE</td></tr>
<tr><td>TCELL3:IMUX_IO0</td><td>IO10.OPOS2, IO11.OPOS0</td></tr>
<tr><td>TCELL3:IMUX_IO1</td><td>IO8.OPOS2, IO9.OPOS0</td></tr>
<tr><td>TCELL3:IMUX_IO2</td><td>IO9.TD</td></tr>
<tr><td>TCELL3:IMUX_IO3</td><td>IO8.ONEG3, IO9.ONEG1</td></tr>
<tr><td>TCELL3:IMUX_IO4</td><td>IO10.OPOS1, IO11.OPOS3</td></tr>
<tr><td>TCELL3:IMUX_IO5</td><td>IO10.OPOS0, IO11.OPOS2</td></tr>
<tr><td>TCELL3:IMUX_IO6</td><td>PICTEST2.SCANSEL1</td></tr>
<tr><td>TCELL3:IMUX_IO7</td><td>IO11.TD</td></tr>
<tr><td>TCELL3:IMUX_IO9</td><td>IO8.RUNAIL, IO10.RUNAIL</td></tr>
<tr><td>TCELL3:IMUX_IO10</td><td>IO10.ONEG2, IO11.ONEG0</td></tr>
<tr><td>TCELL3:IMUX_IO11</td><td>IO8.OPOS3, IO9.OPOS1</td></tr>
<tr><td>TCELL3:IMUX_IO12</td><td>IO8.ONEG2, IO9.ONEG0</td></tr>
<tr><td>TCELL3:IMUX_IO15</td><td>PICTEST2.SCANENABLE</td></tr>
<tr><td>TCELL3:IMUX_IO19</td><td>IO10.TD</td></tr>
<tr><td>TCELL3:IMUX_IO22</td><td>IO10.ONEG1, IO11.ONEG3</td></tr>
<tr><td>TCELL3:IMUX_IO23</td><td>IO10.ONEG0, IO11.ONEG2</td></tr>
<tr><td>TCELL3:IMUX_IO30</td><td>IO10.ONEG3, IO11.ONEG1</td></tr>
<tr><td>TCELL3:IMUX_IO31</td><td>IO10.OPOS3, IO11.OPOS1</td></tr>
<tr><td>TCELL3:OUT_IO0</td><td>IO9.INFF</td></tr>
<tr><td>TCELL3:OUT_IO1</td><td>IO8.LOCK, IO10.LOCK</td></tr>
<tr><td>TCELL3:OUT_IO2</td><td>IO11.INFF</td></tr>
<tr><td>TCELL3:OUT_IO3</td><td>IO10.INFF</td></tr>
<tr><td>TCELL3:OUT_IO4</td><td>IO11.INDDCK</td></tr>
<tr><td>TCELL3:OUT_IO6</td><td>IO9.INDDCK</td></tr>
<tr><td>TCELL3:OUT_IO8</td><td>IO8.INEG3, IO9.INEG1</td></tr>
<tr><td>TCELL3:OUT_IO9</td><td>IO8.INEG2, IO9.INEG0</td></tr>
<tr><td>TCELL3:OUT_IO10</td><td>IO8.IPOS2, IO9.IPOS0</td></tr>
<tr><td>TCELL3:OUT_IO11</td><td>IO9.UP</td></tr>
<tr><td>TCELL3:OUT_IO12</td><td>IO10.IPOS0, IO11.IPOS2</td></tr>
<tr><td>TCELL3:OUT_IO13</td><td>IO10.INDDCK</td></tr>
<tr><td>TCELL3:OUT_IO14</td><td>IO10.IPOS1, IO11.IPOS3</td></tr>
<tr><td>TCELL3:OUT_IO15</td><td>IO10.INEG1, IO11.INEG3</td></tr>
<tr><td>TCELL3:OUT_IO16</td><td>IO10.INEG0, IO11.INEG2</td></tr>
<tr><td>TCELL3:OUT_IO17</td><td>IO8.IPOS3, IO9.IPOS1</td></tr>
<tr><td>TCELL3:OUT_IO18</td><td>IO11.UP</td></tr>
<tr><td>TCELL3:OUT_IO19</td><td>IO10.IPOS2, IO11.IPOS0</td></tr>
<tr><td>TCELL3:OUT_IO20</td><td>IO10.UP</td></tr>
<tr><td>TCELL3:OUT_IO21</td><td>IO10.IPOS3, IO11.IPOS1</td></tr>
<tr><td>TCELL3:OUT_IO22</td><td>IO10.INEG3, IO11.INEG1</td></tr>
<tr><td>TCELL3:OUT_IO23</td><td>IO10.INEG2, IO11.INEG0</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_n4"><a class="header" href="#tile-io_n4">Tile IO_N4</a></h2>
<p>Cells: 2</p>
<h3 id="bel-io0-6"><a class="header" href="#bel-io0-6">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N4 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_OFX2</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_OFX1</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_OFX3</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_OFX4</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-6"><a class="header" href="#bel-io1-6">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N4 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_OFX2</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_OFX3</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_OFX4</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_OFX1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-6"><a class="header" href="#bel-io2-6">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N4 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_OFX7</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_OFX2</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_OFX5</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_OFX6</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-6"><a class="header" href="#bel-io3-6">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N4 bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_OFX2</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_OFX7</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest0-6"><a class="header" href="#bel-pictest0-6">Bel PICTEST0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N4 bel PICTEST0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL0:OUT_OFX0</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N4 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TD</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.ONEG0, IO1.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.ONEG3, IO1.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.ONEG1, IO1.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>PICTEST0.SCANENABLE</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>IO2.OPOS0, IO3.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>PICTEST0.SCANSEL1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.OPOS1, IO1.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.TD</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.OPOS3, IO1.OPOS1</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.ONEG2, IO1.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>IO2.OPOS1, IO3.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>IO2.ONEG0, IO3.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.OPOS0, IO1.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>PICTEST0.SCANSEL0</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>IO0.OPOS2, IO1.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>IO2.TD</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>IO2.ONEG1, IO3.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO0.CLK, PICTEST0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK3</td><td>IO3.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR2</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:IMUX_CE3</td><td>IO2.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.INFF</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.INDDCK</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.INEG0, IO1.INEG2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO1.UP</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO1.INDDCK</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO2.INDDCK</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO2.INEG1, IO3.INEG3</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.UP</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.IPOS0, IO1.IPOS2</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INFF</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.INEG3, IO1.INEG1</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.INEG2, IO1.INEG0</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>IO2.IPOS0, IO3.IPOS2</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>IO2.IPOS1, IO3.IPOS3</td></tr>
<tr><td>TCELL0:OUT_OFX0</td><td>PICTEST0.SCANOUT</td></tr>
<tr><td>TCELL0:OUT_OFX1</td><td>IO0.IPOS1, IO1.IPOS3</td></tr>
<tr><td>TCELL0:OUT_OFX2</td><td>IO0.INEG1, IO1.INEG3</td></tr>
<tr><td>TCELL0:OUT_OFX3</td><td>IO0.IPOS2, IO1.IPOS0</td></tr>
<tr><td>TCELL0:OUT_OFX4</td><td>IO0.IPOS3, IO1.IPOS1</td></tr>
<tr><td>TCELL0:OUT_OFX5</td><td>IO2.INFF</td></tr>
<tr><td>TCELL0:OUT_OFX6</td><td>IO2.UP</td></tr>
<tr><td>TCELL0:OUT_OFX7</td><td>IO2.INEG0, IO3.INEG2</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO3.TD</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO2.ONEG2, IO3.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO2.ONEG3, IO3.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO2.OPOS3, IO3.OPOS1</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO2.OPOS2, IO3.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO3.INFF</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO3.INDDCK</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO2.INEG2, IO3.INEG0</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO3.UP</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO2.IPOS2, IO3.IPOS0</td></tr>
<tr><td>TCELL1:OUT_OFX1</td><td>IO2.IPOS3, IO3.IPOS1</td></tr>
<tr><td>TCELL1:OUT_OFX2</td><td>IO2.INEG3, IO3.INEG1</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_n8"><a class="header" href="#tile-io_n8">Tile IO_N8</a></h2>
<p>Cells: 3</p>
<h3 id="bel-io0-7"><a class="header" href="#bel-io0-7">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_OFX2</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_OFX1</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_OFX3</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_OFX4</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-7"><a class="header" href="#bel-io1-7">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_OFX2</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_OFX3</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_OFX4</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_OFX1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-7"><a class="header" href="#bel-io2-7">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_OFX7</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_OFX2</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_OFX5</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_OFX6</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-7"><a class="header" href="#bel-io3-7">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_OFX2</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_OFX7</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io4-3"><a class="header" href="#bel-io4-3">Bel IO4</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel IO4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_OFX7</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_OFX3</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_OFX4</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
</tbody>
</table></div>
<h3 id="bel-io5-3"><a class="header" href="#bel-io5-3">Bel IO5</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel IO5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_OFX7</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_OFX5</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_OFX3</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_OFX4</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_OFX6</td></tr>
</tbody>
</table></div>
<h3 id="bel-io6-3"><a class="header" href="#bel-io6-3">Bel IO6</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel IO6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_OFX2</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_OFX1</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_OFX3</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_OFX4</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io7-3"><a class="header" href="#bel-io7-3">Bel IO7</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel IO7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_OFX2</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_OFX3</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_OFX4</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_OFX1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest0-7"><a class="header" href="#bel-pictest0-7">Bel PICTEST0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel PICTEST0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL0:OUT_OFX0</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest1-3"><a class="header" href="#bel-pictest1-3">Bel PICTEST1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel PICTEST1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N8 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TD</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.ONEG0, IO1.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.ONEG3, IO1.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.ONEG1, IO1.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>PICTEST0.SCANENABLE</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>IO2.OPOS0, IO3.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>PICTEST0.SCANSEL1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.OPOS1, IO1.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.TD</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.OPOS3, IO1.OPOS1</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.ONEG2, IO1.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>IO2.OPOS1, IO3.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>IO2.ONEG0, IO3.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.OPOS0, IO1.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>PICTEST0.SCANSEL0</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>IO0.OPOS2, IO1.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>IO2.TD</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>IO2.ONEG1, IO3.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO0.CLK, PICTEST0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK3</td><td>IO3.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR2</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:IMUX_CE3</td><td>IO2.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.INFF</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.INDDCK</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.INEG0, IO1.INEG2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO1.UP</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO1.INDDCK</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO2.INDDCK</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO2.INEG1, IO3.INEG3</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.UP</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.IPOS0, IO1.IPOS2</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INFF</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.INEG3, IO1.INEG1</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.INEG2, IO1.INEG0</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>IO2.IPOS0, IO3.IPOS2</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>IO2.IPOS1, IO3.IPOS3</td></tr>
<tr><td>TCELL0:OUT_OFX0</td><td>PICTEST0.SCANOUT</td></tr>
<tr><td>TCELL0:OUT_OFX1</td><td>IO0.IPOS1, IO1.IPOS3</td></tr>
<tr><td>TCELL0:OUT_OFX2</td><td>IO0.INEG1, IO1.INEG3</td></tr>
<tr><td>TCELL0:OUT_OFX3</td><td>IO0.IPOS2, IO1.IPOS0</td></tr>
<tr><td>TCELL0:OUT_OFX4</td><td>IO0.IPOS3, IO1.IPOS1</td></tr>
<tr><td>TCELL0:OUT_OFX5</td><td>IO2.INFF</td></tr>
<tr><td>TCELL0:OUT_OFX6</td><td>IO2.UP</td></tr>
<tr><td>TCELL0:OUT_OFX7</td><td>IO2.INEG0, IO3.INEG2</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO3.TD</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO2.ONEG2, IO3.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO4.ONEG1, IO5.ONEG3</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO2.ONEG3, IO3.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>PICTEST1.SCANSEL0</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>IO4.OPOS2, IO5.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>PICTEST1.SCANENABLE</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO2.OPOS3, IO3.OPOS1</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO4.TD</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO4.OPOS1, IO5.OPOS3</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO4.ONEG0, IO5.ONEG2</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>IO4.OPOS3, IO5.OPOS1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>IO4.ONEG2, IO5.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO2.OPOS2, IO3.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_D3</td><td>IO4.OPOS0, IO5.OPOS2</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>IO5.TD</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>IO4.ONEG3, IO5.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO5.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK3</td><td>IO4.CLK, PICTEST1.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>IO5.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR2</td><td>IO4.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO4.CE</td></tr>
<tr><td>TCELL1:IMUX_CE3</td><td>IO5.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO3.INFF</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO3.INDDCK</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO2.INEG2, IO3.INEG0</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO4.UP</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO4.INDDCK</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO5.INDDCK</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO4.INEG3, IO5.INEG1</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO3.UP</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO2.IPOS2, IO3.IPOS0</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>PICTEST1.SCANOUT</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO4.INFF</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO4.INEG1, IO5.INEG3</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO4.INEG0, IO5.INEG2</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>IO4.IPOS2, IO5.IPOS0</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>IO4.IPOS3, IO5.IPOS1</td></tr>
<tr><td>TCELL1:OUT_OFX1</td><td>IO2.IPOS3, IO3.IPOS1</td></tr>
<tr><td>TCELL1:OUT_OFX2</td><td>IO2.INEG3, IO3.INEG1</td></tr>
<tr><td>TCELL1:OUT_OFX3</td><td>IO4.IPOS0, IO5.IPOS2</td></tr>
<tr><td>TCELL1:OUT_OFX4</td><td>IO4.IPOS1, IO5.IPOS3</td></tr>
<tr><td>TCELL1:OUT_OFX5</td><td>IO5.INFF</td></tr>
<tr><td>TCELL1:OUT_OFX6</td><td>IO5.UP</td></tr>
<tr><td>TCELL1:OUT_OFX7</td><td>IO4.INEG2, IO5.INEG0</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO6.TD</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO6.ONEG0, IO7.ONEG2</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO6.ONEG3, IO7.ONEG1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO6.ONEG1, IO7.ONEG3</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO6.OPOS1, IO7.OPOS3</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO7.TD</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO6.OPOS3, IO7.OPOS1</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO6.ONEG2, IO7.ONEG0</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO6.OPOS0, IO7.OPOS2</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>PICTEST1.SCANSEL1</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>IO6.OPOS2, IO7.OPOS0</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO7.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO6.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO6.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO7.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO6.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO7.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO6.INFF</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO6.INDDCK</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO6.INEG0, IO7.INEG2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO7.UP</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO7.INDDCK</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO6.UP</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO6.IPOS0, IO7.IPOS2</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO7.INFF</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO6.INEG3, IO7.INEG1</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO6.INEG2, IO7.INEG0</td></tr>
<tr><td>TCELL2:OUT_OFX1</td><td>IO6.IPOS1, IO7.IPOS3</td></tr>
<tr><td>TCELL2:OUT_OFX2</td><td>IO6.INEG1, IO7.INEG3</td></tr>
<tr><td>TCELL2:OUT_OFX3</td><td>IO6.IPOS2, IO7.IPOS0</td></tr>
<tr><td>TCELL2:OUT_OFX4</td><td>IO6.IPOS3, IO7.IPOS1</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_n12"><a class="header" href="#tile-io_n12">Tile IO_N12</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-8"><a class="header" href="#bel-io0-8">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_OFX2</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_OFX1</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_OFX3</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_OFX4</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-8"><a class="header" href="#bel-io1-8">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_OFX2</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_OFX3</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_OFX4</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_OFX1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-8"><a class="header" href="#bel-io2-8">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL0:OUT_OFX7</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_OFX2</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL0:OUT_OFX5</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL0:OUT_OFX6</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-8"><a class="header" href="#bel-io3-8">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_OFX2</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL0:OUT_OFX7</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_OFX1</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL0:OUT_Q7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io4-4"><a class="header" href="#bel-io4-4">Bel IO4</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_OFX7</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_OFX3</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_OFX4</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
</tbody>
</table></div>
<h3 id="bel-io5-4"><a class="header" href="#bel-io5-4">Bel IO5</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL1:OUT_OFX7</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL1:OUT_OFX5</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL1:OUT_OFX3</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL1:OUT_OFX4</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL1:IMUX_D3</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL1:OUT_OFX6</td></tr>
</tbody>
</table></div>
<h3 id="bel-io6-4"><a class="header" href="#bel-io6-4">Bel IO6</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_OFX2</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_OFX1</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_OFX3</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_OFX4</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io7-4"><a class="header" href="#bel-io7-4">Bel IO7</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_OFX2</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_OFX3</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_OFX4</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_OFX1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
</tbody>
</table></div>
<h3 id="bel-io8-3"><a class="header" href="#bel-io8-3">Bel IO8</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL2:OUT_OFX7</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_OFX2</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL2:OUT_OFX5</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_OFX1</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL2:OUT_OFX6</td></tr>
</tbody>
</table></div>
<h3 id="bel-io9-3"><a class="header" href="#bel-io9-3">Bel IO9</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_OFX2</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL2:OUT_OFX7</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_OFX1</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
</tbody>
</table></div>
<h3 id="bel-io10-3"><a class="header" href="#bel-io10-3">Bel IO10</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE1</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK3</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_OFX7</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_OFX3</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_OFX4</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_C7</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_D3</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
</tbody>
</table></div>
<h3 id="bel-io11-3"><a class="header" href="#bel-io11-3">Bel IO11</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel IO11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK1</td></tr>
<tr><td>INDDCK</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>INEG0</td><td>output</td><td>TCELL3:OUT_OFX7</td></tr>
<tr><td>INEG1</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>INEG2</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>INEG3</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>INFF</td><td>output</td><td>TCELL3:OUT_OFX5</td></tr>
<tr><td>IPOS0</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>IPOS1</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>IPOS2</td><td>output</td><td>TCELL3:OUT_OFX3</td></tr>
<tr><td>IPOS3</td><td>output</td><td>TCELL3:OUT_OFX4</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR2</td></tr>
<tr><td>ONEG0</td><td>input</td><td>TCELL3:IMUX_C7</td></tr>
<tr><td>ONEG1</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>ONEG2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>ONEG3</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>OPOS0</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>OPOS1</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>OPOS2</td><td>input</td><td>TCELL3:IMUX_D3</td></tr>
<tr><td>OPOS3</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>TD</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>UP</td><td>output</td><td>TCELL3:OUT_OFX6</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest0-8"><a class="header" href="#bel-pictest0-8">Bel PICTEST0</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel PICTEST0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK1</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL0:OUT_OFX0</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest1-4"><a class="header" href="#bel-pictest1-4">Bel PICTEST1</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel PICTEST1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK3</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-pictest2-3"><a class="header" href="#bel-pictest2-3">Bel PICTEST2</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel PICTEST2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0</td></tr>
<tr><td>SCANENABLE</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>SCANOUT</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>SCANSEL0</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SCANSEL1</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_N12 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TD</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.ONEG0, IO1.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.ONEG3, IO1.ONEG1</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.ONEG1, IO1.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>PICTEST0.SCANENABLE</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>IO2.OPOS0, IO3.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>PICTEST0.SCANSEL1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.OPOS1, IO1.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO1.TD</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.OPOS3, IO1.OPOS1</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.ONEG2, IO1.ONEG0</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>IO2.OPOS1, IO3.OPOS3</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>IO2.ONEG0, IO3.ONEG2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.OPOS0, IO1.OPOS2</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>PICTEST0.SCANSEL0</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>IO0.OPOS2, IO1.OPOS0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>IO2.TD</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>IO2.ONEG1, IO3.ONEG3</td></tr>
<tr><td>TCELL0:IMUX_CLK0</td><td>IO1.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK1</td><td>IO0.CLK, PICTEST0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CLK3</td><td>IO3.CLK</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_LSR2</td><td>IO2.LSR</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:IMUX_CE1</td><td>IO1.CE</td></tr>
<tr><td>TCELL0:IMUX_CE3</td><td>IO2.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.INFF</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.INDDCK</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.INEG0, IO1.INEG2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO1.UP</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO1.INDDCK</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO2.INDDCK</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO2.INEG1, IO3.INEG3</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.UP</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.IPOS0, IO1.IPOS2</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO1.INFF</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.INEG3, IO1.INEG1</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.INEG2, IO1.INEG0</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>IO2.IPOS0, IO3.IPOS2</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>IO2.IPOS1, IO3.IPOS3</td></tr>
<tr><td>TCELL0:OUT_OFX0</td><td>PICTEST0.SCANOUT</td></tr>
<tr><td>TCELL0:OUT_OFX1</td><td>IO0.IPOS1, IO1.IPOS3</td></tr>
<tr><td>TCELL0:OUT_OFX2</td><td>IO0.INEG1, IO1.INEG3</td></tr>
<tr><td>TCELL0:OUT_OFX3</td><td>IO0.IPOS2, IO1.IPOS0</td></tr>
<tr><td>TCELL0:OUT_OFX4</td><td>IO0.IPOS3, IO1.IPOS1</td></tr>
<tr><td>TCELL0:OUT_OFX5</td><td>IO2.INFF</td></tr>
<tr><td>TCELL0:OUT_OFX6</td><td>IO2.UP</td></tr>
<tr><td>TCELL0:OUT_OFX7</td><td>IO2.INEG0, IO3.INEG2</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO3.TD</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO2.ONEG2, IO3.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO4.ONEG1, IO5.ONEG3</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO2.ONEG3, IO3.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>PICTEST1.SCANSEL0</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>IO4.OPOS2, IO5.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>PICTEST1.SCANENABLE</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO2.OPOS3, IO3.OPOS1</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO4.TD</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO4.OPOS1, IO5.OPOS3</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO4.ONEG0, IO5.ONEG2</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>IO4.OPOS3, IO5.OPOS1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>IO4.ONEG2, IO5.ONEG0</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO2.OPOS2, IO3.OPOS0</td></tr>
<tr><td>TCELL1:IMUX_D3</td><td>IO4.OPOS0, IO5.OPOS2</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>IO5.TD</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>IO4.ONEG3, IO5.ONEG1</td></tr>
<tr><td>TCELL1:IMUX_CLK0</td><td>IO2.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK1</td><td>IO5.CLK</td></tr>
<tr><td>TCELL1:IMUX_CLK3</td><td>IO4.CLK, PICTEST1.CLK</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR1</td><td>IO5.LSR</td></tr>
<tr><td>TCELL1:IMUX_LSR2</td><td>IO4.LSR</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL1:IMUX_CE1</td><td>IO4.CE</td></tr>
<tr><td>TCELL1:IMUX_CE3</td><td>IO5.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO3.INFF</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO3.INDDCK</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO2.INEG2, IO3.INEG0</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO4.UP</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO4.INDDCK</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO5.INDDCK</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO4.INEG3, IO5.INEG1</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO3.UP</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO2.IPOS2, IO3.IPOS0</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>PICTEST1.SCANOUT</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO4.INFF</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO4.INEG1, IO5.INEG3</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO4.INEG0, IO5.INEG2</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>IO4.IPOS2, IO5.IPOS0</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>IO4.IPOS3, IO5.IPOS1</td></tr>
<tr><td>TCELL1:OUT_OFX1</td><td>IO2.IPOS3, IO3.IPOS1</td></tr>
<tr><td>TCELL1:OUT_OFX2</td><td>IO2.INEG3, IO3.INEG1</td></tr>
<tr><td>TCELL1:OUT_OFX3</td><td>IO4.IPOS0, IO5.IPOS2</td></tr>
<tr><td>TCELL1:OUT_OFX4</td><td>IO4.IPOS1, IO5.IPOS3</td></tr>
<tr><td>TCELL1:OUT_OFX5</td><td>IO5.INFF</td></tr>
<tr><td>TCELL1:OUT_OFX6</td><td>IO5.UP</td></tr>
<tr><td>TCELL1:OUT_OFX7</td><td>IO4.INEG2, IO5.INEG0</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO6.TD</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO6.ONEG0, IO7.ONEG2</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO6.ONEG3, IO7.ONEG1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO6.ONEG1, IO7.ONEG3</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>IO8.OPOS0, IO9.OPOS2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>PICTEST2.SCANSEL0</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO6.OPOS1, IO7.OPOS3</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO7.TD</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO6.OPOS3, IO7.OPOS1</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO6.ONEG2, IO7.ONEG0</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>IO8.OPOS1, IO9.OPOS3</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>IO8.ONEG0, IO9.ONEG2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO6.OPOS0, IO7.OPOS2</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>PICTEST1.SCANSEL1</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>IO6.OPOS2, IO7.OPOS0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>IO8.TD</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>IO8.ONEG1, IO9.ONEG3</td></tr>
<tr><td>TCELL2:IMUX_CLK0</td><td>IO7.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK1</td><td>IO6.CLK</td></tr>
<tr><td>TCELL2:IMUX_CLK3</td><td>IO9.CLK</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO6.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>IO7.LSR</td></tr>
<tr><td>TCELL2:IMUX_LSR2</td><td>IO9.LSR</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO6.CE</td></tr>
<tr><td>TCELL2:IMUX_CE1</td><td>IO7.CE</td></tr>
<tr><td>TCELL2:IMUX_CE3</td><td>IO8.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO6.INFF</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO6.INDDCK</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO6.INEG0, IO7.INEG2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO7.UP</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO7.INDDCK</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>PICTEST2.SCANOUT</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO8.INDDCK</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO8.INEG1, IO9.INEG3</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO6.UP</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO6.IPOS0, IO7.IPOS2</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO7.INFF</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO6.INEG3, IO7.INEG1</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO6.INEG2, IO7.INEG0</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>IO8.IPOS0, IO9.IPOS2</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>IO8.IPOS1, IO9.IPOS3</td></tr>
<tr><td>TCELL2:OUT_OFX1</td><td>IO6.IPOS1, IO7.IPOS3</td></tr>
<tr><td>TCELL2:OUT_OFX2</td><td>IO6.INEG1, IO7.INEG3</td></tr>
<tr><td>TCELL2:OUT_OFX3</td><td>IO6.IPOS2, IO7.IPOS0</td></tr>
<tr><td>TCELL2:OUT_OFX4</td><td>IO6.IPOS3, IO7.IPOS1</td></tr>
<tr><td>TCELL2:OUT_OFX5</td><td>IO8.INFF</td></tr>
<tr><td>TCELL2:OUT_OFX6</td><td>IO8.UP</td></tr>
<tr><td>TCELL2:OUT_OFX7</td><td>IO8.INEG0, IO9.INEG2</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO9.TD</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO8.ONEG2, IO9.ONEG0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO10.ONEG1, IO11.ONEG3</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO8.ONEG3, IO9.ONEG1</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>PICTEST2.SCANSEL1</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>IO10.OPOS2, IO11.OPOS0</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO8.OPOS3, IO9.OPOS1</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO10.TD</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO10.OPOS1, IO11.OPOS3</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO10.ONEG0, IO11.ONEG2</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>IO10.OPOS3, IO11.OPOS1</td></tr>
<tr><td>TCELL3:IMUX_C7</td><td>IO10.ONEG2, IO11.ONEG0</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO8.OPOS2, IO9.OPOS0</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>PICTEST2.SCANENABLE</td></tr>
<tr><td>TCELL3:IMUX_D3</td><td>IO10.OPOS0, IO11.OPOS2</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>IO11.TD</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>IO10.ONEG3, IO11.ONEG1</td></tr>
<tr><td>TCELL3:IMUX_CLK0</td><td>IO8.CLK, PICTEST2.CLK</td></tr>
<tr><td>TCELL3:IMUX_CLK1</td><td>IO11.CLK</td></tr>
<tr><td>TCELL3:IMUX_CLK3</td><td>IO10.CLK</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO8.LSR</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>IO10.LSR</td></tr>
<tr><td>TCELL3:IMUX_LSR2</td><td>IO11.LSR</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO9.CE</td></tr>
<tr><td>TCELL3:IMUX_CE1</td><td>IO10.CE</td></tr>
<tr><td>TCELL3:IMUX_CE3</td><td>IO11.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO9.INFF</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO9.INDDCK</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO8.INEG2, IO9.INEG0</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO10.UP</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO10.INDDCK</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO11.INDDCK</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO10.INEG3, IO11.INEG1</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO9.UP</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO8.IPOS2, IO9.IPOS0</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO10.INFF</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO10.INEG1, IO11.INEG3</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO10.INEG0, IO11.INEG2</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>IO10.IPOS2, IO11.IPOS0</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>IO10.IPOS3, IO11.IPOS1</td></tr>
<tr><td>TCELL3:OUT_OFX1</td><td>IO8.IPOS3, IO9.IPOS1</td></tr>
<tr><td>TCELL3:OUT_OFX2</td><td>IO8.INEG3, IO9.INEG1</td></tr>
<tr><td>TCELL3:OUT_OFX3</td><td>IO10.IPOS0, IO11.IPOS2</td></tr>
<tr><td>TCELL3:OUT_OFX4</td><td>IO10.IPOS1, IO11.IPOS3</td></tr>
<tr><td>TCELL3:OUT_OFX5</td><td>IO11.INFF</td></tr>
<tr><td>TCELL3:OUT_OFX6</td><td>IO11.UP</td></tr>
<tr><td>TCELL3:OUT_OFX7</td><td>IO10.INEG2, IO11.INEG0</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_int_w"><a class="header" href="#tile-io_int_w">Tile IO_INT_W</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-io_int"><a class="header" href="#switchbox-io_int">Switchbox IO_INT</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_INT_W switchbox IO_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="3">OUT_F0</td><td>OUT_IO22</td><td>mux</td>
</tr>
<tr><td>IO_W30_8</td><td>mux</td>
</tr>
<tr><td>IO_E30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F1</td><td>OUT_IO20</td><td>mux</td>
</tr>
<tr><td>IO_W28_8</td><td>mux</td>
</tr>
<tr><td>IO_E28_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F2</td><td>OUT_IO2</td><td>mux</td>
</tr>
<tr><td>IO_W7_8</td><td>mux</td>
</tr>
<tr><td>IO_E7_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F3</td><td>OUT_IO13</td><td>mux</td>
</tr>
<tr><td>IO_W21_8</td><td>mux</td>
</tr>
<tr><td>IO_E21_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F4</td><td>OUT_IO1</td><td>mux</td>
</tr>
<tr><td>IO_W4_8</td><td>mux</td>
</tr>
<tr><td>IO_E4_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F5</td><td>OUT_IO9</td><td>mux</td>
</tr>
<tr><td>IO_W17_8</td><td>mux</td>
</tr>
<tr><td>IO_E17_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F6</td><td>OUT_IO6</td><td>mux</td>
</tr>
<tr><td>IO_W14_8</td><td>mux</td>
</tr>
<tr><td>IO_E14_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F7</td><td>OUT_IO4</td><td>mux</td>
</tr>
<tr><td>IO_W12_8</td><td>mux</td>
</tr>
<tr><td>IO_E12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q0</td><td>OUT_IO21</td><td>mux</td>
</tr>
<tr><td>IO_W29_8</td><td>mux</td>
</tr>
<tr><td>IO_E29_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q1</td><td>OUT_IO19</td><td>mux</td>
</tr>
<tr><td>IO_W27_8</td><td>mux</td>
</tr>
<tr><td>IO_E27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q2</td><td>OUT_IO16</td><td>mux</td>
</tr>
<tr><td>IO_W24_8</td><td>mux</td>
</tr>
<tr><td>IO_E24_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q3</td><td>OUT_IO15</td><td>mux</td>
</tr>
<tr><td>IO_W23_8</td><td>mux</td>
</tr>
<tr><td>IO_E23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q4</td><td>OUT_IO11</td><td>mux</td>
</tr>
<tr><td>IO_W19_8</td><td>mux</td>
</tr>
<tr><td>IO_E19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q5</td><td>OUT_IO10</td><td>mux</td>
</tr>
<tr><td>IO_W18_8</td><td>mux</td>
</tr>
<tr><td>IO_E18_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q6</td><td>OUT_IO5</td><td>mux</td>
</tr>
<tr><td>IO_W13_8</td><td>mux</td>
</tr>
<tr><td>IO_E13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q7</td><td>OUT_IO0</td><td>mux</td>
</tr>
<tr><td>IO_W0_8</td><td>mux</td>
</tr>
<tr><td>IO_E0_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX0</td><td>OUT_IO23</td><td>mux</td>
</tr>
<tr><td>IO_W31_8</td><td>mux</td>
</tr>
<tr><td>IO_E31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX1</td><td>OUT_IO18</td><td>mux</td>
</tr>
<tr><td>IO_W26_8</td><td>mux</td>
</tr>
<tr><td>IO_E26_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX2</td><td>OUT_IO17</td><td>mux</td>
</tr>
<tr><td>IO_W25_8</td><td>mux</td>
</tr>
<tr><td>IO_E25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX3</td><td>OUT_IO14</td><td>mux</td>
</tr>
<tr><td>IO_W22_8</td><td>mux</td>
</tr>
<tr><td>IO_E22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX4</td><td>OUT_IO12</td><td>mux</td>
</tr>
<tr><td>IO_W20_8</td><td>mux</td>
</tr>
<tr><td>IO_E20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX5</td><td>OUT_IO8</td><td>mux</td>
</tr>
<tr><td>IO_W16_8</td><td>mux</td>
</tr>
<tr><td>IO_E16_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX6</td><td>OUT_IO7</td><td>mux</td>
</tr>
<tr><td>IO_W15_8</td><td>mux</td>
</tr>
<tr><td>IO_E15_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX7</td><td>OUT_IO3</td><td>mux</td>
</tr>
<tr><td>IO_W11_8</td><td>mux</td>
</tr>
<tr><td>IO_E11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO0</td><td>IMUX_B7</td><td>mux</td>
</tr>
<tr><td>IO_W0_8</td><td>mux</td>
</tr>
<tr><td>IO_E0_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO1</td><td>IMUX_D7</td><td>mux</td>
</tr>
<tr><td>IO_W1_8</td><td>mux</td>
</tr>
<tr><td>IO_E1_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO2</td><td>IMUX_D6</td><td>mux</td>
</tr>
<tr><td>IO_W2_8</td><td>mux</td>
</tr>
<tr><td>IO_E2_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO3</td><td>IMUX_B5</td><td>mux</td>
</tr>
<tr><td>IO_W3_8</td><td>mux</td>
</tr>
<tr><td>IO_E3_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO4</td><td>IMUX_C4</td><td>mux</td>
</tr>
<tr><td>IO_W4_8</td><td>mux</td>
</tr>
<tr><td>IO_E4_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO5</td><td>IMUX_A4</td><td>mux</td>
</tr>
<tr><td>IO_W5_8</td><td>mux</td>
</tr>
<tr><td>IO_E5_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO6</td><td>IMUX_D3</td><td>mux</td>
</tr>
<tr><td>IO_W6_8</td><td>mux</td>
</tr>
<tr><td>IO_E6_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO7</td><td>IMUX_C2</td><td>mux</td>
</tr>
<tr><td>IO_W7_8</td><td>mux</td>
</tr>
<tr><td>IO_E7_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO9</td><td>IMUX_D1</td><td>mux</td>
</tr>
<tr><td>IO_W9_8</td><td>mux</td>
</tr>
<tr><td>IO_E9_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO10</td><td>IMUX_B0</td><td>mux</td>
</tr>
<tr><td>IO_W10_8</td><td>mux</td>
</tr>
<tr><td>IO_E10_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO11</td><td>IMUX_A7</td><td>mux</td>
</tr>
<tr><td>IO_W11_8</td><td>mux</td>
</tr>
<tr><td>IO_E11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO12</td><td>IMUX_C7</td><td>mux</td>
</tr>
<tr><td>IO_W12_8</td><td>mux</td>
</tr>
<tr><td>IO_E12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO15</td><td>IMUX_A6</td><td>mux</td>
</tr>
<tr><td>IO_W15_8</td><td>mux</td>
</tr>
<tr><td>IO_E15_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO19</td><td>IMUX_D4</td><td>mux</td>
</tr>
<tr><td>IO_W19_8</td><td>mux</td>
</tr>
<tr><td>IO_E19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO20</td><td>IMUX_B4</td><td>mux</td>
</tr>
<tr><td>IO_W20_8</td><td>mux</td>
</tr>
<tr><td>IO_E20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO22</td><td>IMUX_B3</td><td>mux</td>
</tr>
<tr><td>IO_W22_8</td><td>mux</td>
</tr>
<tr><td>IO_E22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO23</td><td>IMUX_C3</td><td>mux</td>
</tr>
<tr><td>IO_W23_8</td><td>mux</td>
</tr>
<tr><td>IO_E23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO25</td><td>IMUX_B2</td><td>mux</td>
</tr>
<tr><td>IO_W25_8</td><td>mux</td>
</tr>
<tr><td>IO_E25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO27</td><td>IMUX_B1</td><td>mux</td>
</tr>
<tr><td>IO_W27_8</td><td>mux</td>
</tr>
<tr><td>IO_E27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO30</td><td>IMUX_C0</td><td>mux</td>
</tr>
<tr><td>IO_W30_8</td><td>mux</td>
</tr>
<tr><td>IO_E30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO31</td><td>IMUX_A0</td><td>mux</td>
</tr>
<tr><td>IO_W31_8</td><td>mux</td>
</tr>
<tr><td>IO_E31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W0_0</td><td>IMUX_D2</td><td>mux</td>
</tr>
<tr><td>OUT_IO16</td><td>mux</td>
</tr>
<tr><td>IO_W24_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W1_0</td><td>IMUX_B2</td><td>mux</td>
</tr>
<tr><td>OUT_IO17</td><td>mux</td>
</tr>
<tr><td>IO_W25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W2_0</td><td>IMUX_A2</td><td>mux</td>
</tr>
<tr><td>OUT_IO18</td><td>mux</td>
</tr>
<tr><td>IO_W26_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W3_0</td><td>IMUX_B1</td><td>mux</td>
</tr>
<tr><td>OUT_IO19</td><td>mux</td>
</tr>
<tr><td>IO_W27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W4_0</td><td>IMUX_C1</td><td>mux</td>
</tr>
<tr><td>OUT_IO20</td><td>mux</td>
</tr>
<tr><td>IO_W28_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W5_0</td><td>IMUX_D0</td><td>mux</td>
</tr>
<tr><td>OUT_IO21</td><td>mux</td>
</tr>
<tr><td>IO_W29_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W6_0</td><td>IMUX_C0</td><td>mux</td>
</tr>
<tr><td>OUT_IO22</td><td>mux</td>
</tr>
<tr><td>IO_W30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W7_0</td><td>IMUX_A0</td><td>mux</td>
</tr>
<tr><td>OUT_IO23</td><td>mux</td>
</tr>
<tr><td>IO_W31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W8_0</td><td>IMUX_A5</td><td>mux</td>
</tr>
<tr><td>OUT_IO8</td><td>mux</td>
</tr>
<tr><td>IO_W16_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W9_0</td><td>IMUX_C5</td><td>mux</td>
</tr>
<tr><td>OUT_IO9</td><td>mux</td>
</tr>
<tr><td>IO_W17_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W10_0</td><td>IMUX_D5</td><td>mux</td>
</tr>
<tr><td>OUT_IO10</td><td>mux</td>
</tr>
<tr><td>IO_W18_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W11_0</td><td>IMUX_D4</td><td>mux</td>
</tr>
<tr><td>OUT_IO11</td><td>mux</td>
</tr>
<tr><td>IO_W19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W12_0</td><td>IMUX_B4</td><td>mux</td>
</tr>
<tr><td>OUT_IO12</td><td>mux</td>
</tr>
<tr><td>IO_W20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W13_0</td><td>IMUX_A3</td><td>mux</td>
</tr>
<tr><td>OUT_IO13</td><td>mux</td>
</tr>
<tr><td>IO_W21_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W14_0</td><td>IMUX_B3</td><td>mux</td>
</tr>
<tr><td>OUT_IO14</td><td>mux</td>
</tr>
<tr><td>IO_W22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W15_0</td><td>IMUX_C3</td><td>mux</td>
</tr>
<tr><td>OUT_IO15</td><td>mux</td>
</tr>
<tr><td>IO_W23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W16_0</td><td>IMUX_B7</td><td>mux</td>
</tr>
<tr><td>OUT_IO0</td><td>mux</td>
</tr>
<tr><td>IO_W0_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W17_0</td><td>IMUX_D7</td><td>mux</td>
</tr>
<tr><td>IO_W1_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W18_0</td><td>IMUX_D6</td><td>mux</td>
</tr>
<tr><td>IO_W2_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W19_0</td><td>IMUX_B5</td><td>mux</td>
</tr>
<tr><td>IO_W3_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W20_0</td><td>IMUX_C4</td><td>mux</td>
</tr>
<tr><td>OUT_IO1</td><td>mux</td>
</tr>
<tr><td>IO_W4_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W21_0</td><td>IMUX_A4</td><td>mux</td>
</tr>
<tr><td>IO_W5_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W22_0</td><td>IMUX_D3</td><td>mux</td>
</tr>
<tr><td>IO_W6_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W23_0</td><td>IMUX_C2</td><td>mux</td>
</tr>
<tr><td>OUT_IO2</td><td>mux</td>
</tr>
<tr><td>IO_W7_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W24_0</td><td>IMUX_A1</td><td>mux</td>
</tr>
<tr><td>IO_W8_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W25_0</td><td>IMUX_D1</td><td>mux</td>
</tr>
<tr><td>IO_W9_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W26_0</td><td>IMUX_B0</td><td>mux</td>
</tr>
<tr><td>IO_W10_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W27_0</td><td>IMUX_A7</td><td>mux</td>
</tr>
<tr><td>OUT_IO3</td><td>mux</td>
</tr>
<tr><td>IO_W11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W28_0</td><td>IMUX_C7</td><td>mux</td>
</tr>
<tr><td>OUT_IO4</td><td>mux</td>
</tr>
<tr><td>IO_W12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W29_0</td><td>IMUX_C6</td><td>mux</td>
</tr>
<tr><td>OUT_IO5</td><td>mux</td>
</tr>
<tr><td>IO_W13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W30_0</td><td>IMUX_B6</td><td>mux</td>
</tr>
<tr><td>OUT_IO6</td><td>mux</td>
</tr>
<tr><td>IO_W14_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W31_0</td><td>IMUX_A6</td><td>mux</td>
</tr>
<tr><td>OUT_IO7</td><td>mux</td>
</tr>
<tr><td>IO_W15_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E0_0</td><td>IMUX_D2</td><td>mux</td>
</tr>
<tr><td>OUT_IO16</td><td>mux</td>
</tr>
<tr><td>IO_E24_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E1_0</td><td>IMUX_B2</td><td>mux</td>
</tr>
<tr><td>OUT_IO17</td><td>mux</td>
</tr>
<tr><td>IO_E25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E2_0</td><td>IMUX_A2</td><td>mux</td>
</tr>
<tr><td>OUT_IO18</td><td>mux</td>
</tr>
<tr><td>IO_E26_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E3_0</td><td>IMUX_B1</td><td>mux</td>
</tr>
<tr><td>OUT_IO19</td><td>mux</td>
</tr>
<tr><td>IO_E27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E4_0</td><td>IMUX_C1</td><td>mux</td>
</tr>
<tr><td>OUT_IO20</td><td>mux</td>
</tr>
<tr><td>IO_E28_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E5_0</td><td>IMUX_D0</td><td>mux</td>
</tr>
<tr><td>OUT_IO21</td><td>mux</td>
</tr>
<tr><td>IO_E29_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E6_0</td><td>IMUX_C0</td><td>mux</td>
</tr>
<tr><td>OUT_IO22</td><td>mux</td>
</tr>
<tr><td>IO_E30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E7_0</td><td>IMUX_A0</td><td>mux</td>
</tr>
<tr><td>OUT_IO23</td><td>mux</td>
</tr>
<tr><td>IO_E31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E8_0</td><td>IMUX_A5</td><td>mux</td>
</tr>
<tr><td>OUT_IO8</td><td>mux</td>
</tr>
<tr><td>IO_E16_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E9_0</td><td>IMUX_C5</td><td>mux</td>
</tr>
<tr><td>OUT_IO9</td><td>mux</td>
</tr>
<tr><td>IO_E17_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E10_0</td><td>IMUX_D5</td><td>mux</td>
</tr>
<tr><td>OUT_IO10</td><td>mux</td>
</tr>
<tr><td>IO_E18_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E11_0</td><td>IMUX_D4</td><td>mux</td>
</tr>
<tr><td>OUT_IO11</td><td>mux</td>
</tr>
<tr><td>IO_E19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E12_0</td><td>IMUX_B4</td><td>mux</td>
</tr>
<tr><td>OUT_IO12</td><td>mux</td>
</tr>
<tr><td>IO_E20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E13_0</td><td>IMUX_A3</td><td>mux</td>
</tr>
<tr><td>OUT_IO13</td><td>mux</td>
</tr>
<tr><td>IO_E21_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E14_0</td><td>IMUX_B3</td><td>mux</td>
</tr>
<tr><td>OUT_IO14</td><td>mux</td>
</tr>
<tr><td>IO_E22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E15_0</td><td>IMUX_C3</td><td>mux</td>
</tr>
<tr><td>OUT_IO15</td><td>mux</td>
</tr>
<tr><td>IO_E23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E16_0</td><td>IMUX_B7</td><td>mux</td>
</tr>
<tr><td>OUT_IO0</td><td>mux</td>
</tr>
<tr><td>IO_E0_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E17_0</td><td>IMUX_D7</td><td>mux</td>
</tr>
<tr><td>IO_E1_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E18_0</td><td>IMUX_D6</td><td>mux</td>
</tr>
<tr><td>IO_E2_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E19_0</td><td>IMUX_B5</td><td>mux</td>
</tr>
<tr><td>IO_E3_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E20_0</td><td>IMUX_C4</td><td>mux</td>
</tr>
<tr><td>OUT_IO1</td><td>mux</td>
</tr>
<tr><td>IO_E4_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E21_0</td><td>IMUX_A4</td><td>mux</td>
</tr>
<tr><td>IO_E5_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E22_0</td><td>IMUX_D3</td><td>mux</td>
</tr>
<tr><td>IO_E6_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E23_0</td><td>IMUX_C2</td><td>mux</td>
</tr>
<tr><td>OUT_IO2</td><td>mux</td>
</tr>
<tr><td>IO_E7_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E24_0</td><td>IMUX_A1</td><td>mux</td>
</tr>
<tr><td>IO_E8_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E25_0</td><td>IMUX_D1</td><td>mux</td>
</tr>
<tr><td>IO_E9_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E26_0</td><td>IMUX_B0</td><td>mux</td>
</tr>
<tr><td>IO_E10_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E27_0</td><td>IMUX_A7</td><td>mux</td>
</tr>
<tr><td>OUT_IO3</td><td>mux</td>
</tr>
<tr><td>IO_E11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E28_0</td><td>IMUX_C7</td><td>mux</td>
</tr>
<tr><td>OUT_IO4</td><td>mux</td>
</tr>
<tr><td>IO_E12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E29_0</td><td>IMUX_C6</td><td>mux</td>
</tr>
<tr><td>OUT_IO5</td><td>mux</td>
</tr>
<tr><td>IO_E13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E30_0</td><td>IMUX_B6</td><td>mux</td>
</tr>
<tr><td>OUT_IO6</td><td>mux</td>
</tr>
<tr><td>IO_E14_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E31_0</td><td>IMUX_A6</td><td>mux</td>
</tr>
<tr><td>OUT_IO7</td><td>mux</td>
</tr>
<tr><td>IO_E15_8</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-io_int_e"><a class="header" href="#tile-io_int_e">Tile IO_INT_E</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-io_int-1"><a class="header" href="#switchbox-io_int-1">Switchbox IO_INT</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_INT_E switchbox IO_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="3">OUT_F0</td><td>OUT_IO4</td><td>mux</td>
</tr>
<tr><td>IO_W12_8</td><td>mux</td>
</tr>
<tr><td>IO_E12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F1</td><td>OUT_IO6</td><td>mux</td>
</tr>
<tr><td>IO_W14_8</td><td>mux</td>
</tr>
<tr><td>IO_E14_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F2</td><td>OUT_IO9</td><td>mux</td>
</tr>
<tr><td>IO_W17_8</td><td>mux</td>
</tr>
<tr><td>IO_E17_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F3</td><td>OUT_IO1</td><td>mux</td>
</tr>
<tr><td>IO_W4_8</td><td>mux</td>
</tr>
<tr><td>IO_E4_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F4</td><td>OUT_IO13</td><td>mux</td>
</tr>
<tr><td>IO_W21_8</td><td>mux</td>
</tr>
<tr><td>IO_E21_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F5</td><td>OUT_IO2</td><td>mux</td>
</tr>
<tr><td>IO_W7_8</td><td>mux</td>
</tr>
<tr><td>IO_E7_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F6</td><td>OUT_IO20</td><td>mux</td>
</tr>
<tr><td>IO_W28_8</td><td>mux</td>
</tr>
<tr><td>IO_E28_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F7</td><td>OUT_IO22</td><td>mux</td>
</tr>
<tr><td>IO_W30_8</td><td>mux</td>
</tr>
<tr><td>IO_E30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q0</td><td>OUT_IO0</td><td>mux</td>
</tr>
<tr><td>IO_W0_8</td><td>mux</td>
</tr>
<tr><td>IO_E0_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q1</td><td>OUT_IO5</td><td>mux</td>
</tr>
<tr><td>IO_W13_8</td><td>mux</td>
</tr>
<tr><td>IO_E13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q2</td><td>OUT_IO10</td><td>mux</td>
</tr>
<tr><td>IO_W18_8</td><td>mux</td>
</tr>
<tr><td>IO_E18_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q3</td><td>OUT_IO11</td><td>mux</td>
</tr>
<tr><td>IO_W19_8</td><td>mux</td>
</tr>
<tr><td>IO_E19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q4</td><td>OUT_IO15</td><td>mux</td>
</tr>
<tr><td>IO_W23_8</td><td>mux</td>
</tr>
<tr><td>IO_E23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q5</td><td>OUT_IO16</td><td>mux</td>
</tr>
<tr><td>IO_W24_8</td><td>mux</td>
</tr>
<tr><td>IO_E24_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q6</td><td>OUT_IO19</td><td>mux</td>
</tr>
<tr><td>IO_W27_8</td><td>mux</td>
</tr>
<tr><td>IO_E27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q7</td><td>OUT_IO21</td><td>mux</td>
</tr>
<tr><td>IO_W29_8</td><td>mux</td>
</tr>
<tr><td>IO_E29_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX0</td><td>OUT_IO3</td><td>mux</td>
</tr>
<tr><td>IO_W11_8</td><td>mux</td>
</tr>
<tr><td>IO_E11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX1</td><td>OUT_IO7</td><td>mux</td>
</tr>
<tr><td>IO_W15_8</td><td>mux</td>
</tr>
<tr><td>IO_E15_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX2</td><td>OUT_IO8</td><td>mux</td>
</tr>
<tr><td>IO_W16_8</td><td>mux</td>
</tr>
<tr><td>IO_E16_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX3</td><td>OUT_IO12</td><td>mux</td>
</tr>
<tr><td>IO_W20_8</td><td>mux</td>
</tr>
<tr><td>IO_E20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX4</td><td>OUT_IO14</td><td>mux</td>
</tr>
<tr><td>IO_W22_8</td><td>mux</td>
</tr>
<tr><td>IO_E22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX5</td><td>OUT_IO17</td><td>mux</td>
</tr>
<tr><td>IO_W25_8</td><td>mux</td>
</tr>
<tr><td>IO_E25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX6</td><td>OUT_IO18</td><td>mux</td>
</tr>
<tr><td>IO_W26_8</td><td>mux</td>
</tr>
<tr><td>IO_E26_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX7</td><td>OUT_IO23</td><td>mux</td>
</tr>
<tr><td>IO_W31_8</td><td>mux</td>
</tr>
<tr><td>IO_E31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO0</td><td>IMUX_B0</td><td>mux</td>
</tr>
<tr><td>IO_W0_8</td><td>mux</td>
</tr>
<tr><td>IO_E0_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO1</td><td>IMUX_D0</td><td>mux</td>
</tr>
<tr><td>IO_W1_8</td><td>mux</td>
</tr>
<tr><td>IO_E1_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO2</td><td>IMUX_D1</td><td>mux</td>
</tr>
<tr><td>IO_W2_8</td><td>mux</td>
</tr>
<tr><td>IO_E2_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO3</td><td>IMUX_B2</td><td>mux</td>
</tr>
<tr><td>IO_W3_8</td><td>mux</td>
</tr>
<tr><td>IO_E3_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO4</td><td>IMUX_C3</td><td>mux</td>
</tr>
<tr><td>IO_W4_8</td><td>mux</td>
</tr>
<tr><td>IO_E4_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO5</td><td>IMUX_A3</td><td>mux</td>
</tr>
<tr><td>IO_W5_8</td><td>mux</td>
</tr>
<tr><td>IO_E5_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO6</td><td>IMUX_D4</td><td>mux</td>
</tr>
<tr><td>IO_W6_8</td><td>mux</td>
</tr>
<tr><td>IO_E6_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO7</td><td>IMUX_C5</td><td>mux</td>
</tr>
<tr><td>IO_W7_8</td><td>mux</td>
</tr>
<tr><td>IO_E7_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO9</td><td>IMUX_D6</td><td>mux</td>
</tr>
<tr><td>IO_W9_8</td><td>mux</td>
</tr>
<tr><td>IO_E9_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO10</td><td>IMUX_B7</td><td>mux</td>
</tr>
<tr><td>IO_W10_8</td><td>mux</td>
</tr>
<tr><td>IO_E10_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO11</td><td>IMUX_A0</td><td>mux</td>
</tr>
<tr><td>IO_W11_8</td><td>mux</td>
</tr>
<tr><td>IO_E11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO12</td><td>IMUX_C0</td><td>mux</td>
</tr>
<tr><td>IO_W12_8</td><td>mux</td>
</tr>
<tr><td>IO_E12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO15</td><td>IMUX_A1</td><td>mux</td>
</tr>
<tr><td>IO_W15_8</td><td>mux</td>
</tr>
<tr><td>IO_E15_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO19</td><td>IMUX_D3</td><td>mux</td>
</tr>
<tr><td>IO_W19_8</td><td>mux</td>
</tr>
<tr><td>IO_E19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO20</td><td>IMUX_B3</td><td>mux</td>
</tr>
<tr><td>IO_W20_8</td><td>mux</td>
</tr>
<tr><td>IO_E20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO22</td><td>IMUX_B4</td><td>mux</td>
</tr>
<tr><td>IO_W22_8</td><td>mux</td>
</tr>
<tr><td>IO_E22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO23</td><td>IMUX_C4</td><td>mux</td>
</tr>
<tr><td>IO_W23_8</td><td>mux</td>
</tr>
<tr><td>IO_E23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO25</td><td>IMUX_B5</td><td>mux</td>
</tr>
<tr><td>IO_W25_8</td><td>mux</td>
</tr>
<tr><td>IO_E25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO27</td><td>IMUX_B6</td><td>mux</td>
</tr>
<tr><td>IO_W27_8</td><td>mux</td>
</tr>
<tr><td>IO_E27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO30</td><td>IMUX_C7</td><td>mux</td>
</tr>
<tr><td>IO_W30_8</td><td>mux</td>
</tr>
<tr><td>IO_E30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO31</td><td>IMUX_A7</td><td>mux</td>
</tr>
<tr><td>IO_W31_8</td><td>mux</td>
</tr>
<tr><td>IO_E31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W0_0</td><td>IMUX_D5</td><td>mux</td>
</tr>
<tr><td>OUT_IO16</td><td>mux</td>
</tr>
<tr><td>IO_W24_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W1_0</td><td>IMUX_B5</td><td>mux</td>
</tr>
<tr><td>OUT_IO17</td><td>mux</td>
</tr>
<tr><td>IO_W25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W2_0</td><td>IMUX_A5</td><td>mux</td>
</tr>
<tr><td>OUT_IO18</td><td>mux</td>
</tr>
<tr><td>IO_W26_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W3_0</td><td>IMUX_B6</td><td>mux</td>
</tr>
<tr><td>OUT_IO19</td><td>mux</td>
</tr>
<tr><td>IO_W27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W4_0</td><td>IMUX_C6</td><td>mux</td>
</tr>
<tr><td>OUT_IO20</td><td>mux</td>
</tr>
<tr><td>IO_W28_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W5_0</td><td>IMUX_D7</td><td>mux</td>
</tr>
<tr><td>OUT_IO21</td><td>mux</td>
</tr>
<tr><td>IO_W29_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W6_0</td><td>IMUX_C7</td><td>mux</td>
</tr>
<tr><td>OUT_IO22</td><td>mux</td>
</tr>
<tr><td>IO_W30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W7_0</td><td>IMUX_A7</td><td>mux</td>
</tr>
<tr><td>OUT_IO23</td><td>mux</td>
</tr>
<tr><td>IO_W31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W8_0</td><td>IMUX_A2</td><td>mux</td>
</tr>
<tr><td>OUT_IO8</td><td>mux</td>
</tr>
<tr><td>IO_W16_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W9_0</td><td>IMUX_C2</td><td>mux</td>
</tr>
<tr><td>OUT_IO9</td><td>mux</td>
</tr>
<tr><td>IO_W17_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W10_0</td><td>IMUX_D2</td><td>mux</td>
</tr>
<tr><td>OUT_IO10</td><td>mux</td>
</tr>
<tr><td>IO_W18_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W11_0</td><td>IMUX_D3</td><td>mux</td>
</tr>
<tr><td>OUT_IO11</td><td>mux</td>
</tr>
<tr><td>IO_W19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W12_0</td><td>IMUX_B3</td><td>mux</td>
</tr>
<tr><td>OUT_IO12</td><td>mux</td>
</tr>
<tr><td>IO_W20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W13_0</td><td>IMUX_A4</td><td>mux</td>
</tr>
<tr><td>OUT_IO13</td><td>mux</td>
</tr>
<tr><td>IO_W21_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W14_0</td><td>IMUX_B4</td><td>mux</td>
</tr>
<tr><td>OUT_IO14</td><td>mux</td>
</tr>
<tr><td>IO_W22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W15_0</td><td>IMUX_C4</td><td>mux</td>
</tr>
<tr><td>OUT_IO15</td><td>mux</td>
</tr>
<tr><td>IO_W23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W16_0</td><td>IMUX_B0</td><td>mux</td>
</tr>
<tr><td>OUT_IO0</td><td>mux</td>
</tr>
<tr><td>IO_W0_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W17_0</td><td>IMUX_D0</td><td>mux</td>
</tr>
<tr><td>IO_W1_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W18_0</td><td>IMUX_D1</td><td>mux</td>
</tr>
<tr><td>IO_W2_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W19_0</td><td>IMUX_B2</td><td>mux</td>
</tr>
<tr><td>IO_W3_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W20_0</td><td>IMUX_C3</td><td>mux</td>
</tr>
<tr><td>OUT_IO1</td><td>mux</td>
</tr>
<tr><td>IO_W4_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W21_0</td><td>IMUX_A3</td><td>mux</td>
</tr>
<tr><td>IO_W5_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W22_0</td><td>IMUX_D4</td><td>mux</td>
</tr>
<tr><td>IO_W6_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W23_0</td><td>IMUX_C5</td><td>mux</td>
</tr>
<tr><td>OUT_IO2</td><td>mux</td>
</tr>
<tr><td>IO_W7_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W24_0</td><td>IMUX_A6</td><td>mux</td>
</tr>
<tr><td>IO_W8_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W25_0</td><td>IMUX_D6</td><td>mux</td>
</tr>
<tr><td>IO_W9_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W26_0</td><td>IMUX_B7</td><td>mux</td>
</tr>
<tr><td>IO_W10_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W27_0</td><td>IMUX_A0</td><td>mux</td>
</tr>
<tr><td>OUT_IO3</td><td>mux</td>
</tr>
<tr><td>IO_W11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W28_0</td><td>IMUX_C0</td><td>mux</td>
</tr>
<tr><td>OUT_IO4</td><td>mux</td>
</tr>
<tr><td>IO_W12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W29_0</td><td>IMUX_C1</td><td>mux</td>
</tr>
<tr><td>OUT_IO5</td><td>mux</td>
</tr>
<tr><td>IO_W13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W30_0</td><td>IMUX_B1</td><td>mux</td>
</tr>
<tr><td>OUT_IO6</td><td>mux</td>
</tr>
<tr><td>IO_W14_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W31_0</td><td>IMUX_A1</td><td>mux</td>
</tr>
<tr><td>OUT_IO7</td><td>mux</td>
</tr>
<tr><td>IO_W15_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E0_0</td><td>IMUX_D5</td><td>mux</td>
</tr>
<tr><td>OUT_IO16</td><td>mux</td>
</tr>
<tr><td>IO_E24_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E1_0</td><td>IMUX_B5</td><td>mux</td>
</tr>
<tr><td>OUT_IO17</td><td>mux</td>
</tr>
<tr><td>IO_E25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E2_0</td><td>IMUX_A5</td><td>mux</td>
</tr>
<tr><td>OUT_IO18</td><td>mux</td>
</tr>
<tr><td>IO_E26_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E3_0</td><td>IMUX_B6</td><td>mux</td>
</tr>
<tr><td>OUT_IO19</td><td>mux</td>
</tr>
<tr><td>IO_E27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E4_0</td><td>IMUX_C6</td><td>mux</td>
</tr>
<tr><td>OUT_IO20</td><td>mux</td>
</tr>
<tr><td>IO_E28_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E5_0</td><td>IMUX_D7</td><td>mux</td>
</tr>
<tr><td>OUT_IO21</td><td>mux</td>
</tr>
<tr><td>IO_E29_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E6_0</td><td>IMUX_C7</td><td>mux</td>
</tr>
<tr><td>OUT_IO22</td><td>mux</td>
</tr>
<tr><td>IO_E30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E7_0</td><td>IMUX_A7</td><td>mux</td>
</tr>
<tr><td>OUT_IO23</td><td>mux</td>
</tr>
<tr><td>IO_E31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E8_0</td><td>IMUX_A2</td><td>mux</td>
</tr>
<tr><td>OUT_IO8</td><td>mux</td>
</tr>
<tr><td>IO_E16_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E9_0</td><td>IMUX_C2</td><td>mux</td>
</tr>
<tr><td>OUT_IO9</td><td>mux</td>
</tr>
<tr><td>IO_E17_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E10_0</td><td>IMUX_D2</td><td>mux</td>
</tr>
<tr><td>OUT_IO10</td><td>mux</td>
</tr>
<tr><td>IO_E18_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E11_0</td><td>IMUX_D3</td><td>mux</td>
</tr>
<tr><td>OUT_IO11</td><td>mux</td>
</tr>
<tr><td>IO_E19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E12_0</td><td>IMUX_B3</td><td>mux</td>
</tr>
<tr><td>OUT_IO12</td><td>mux</td>
</tr>
<tr><td>IO_E20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E13_0</td><td>IMUX_A4</td><td>mux</td>
</tr>
<tr><td>OUT_IO13</td><td>mux</td>
</tr>
<tr><td>IO_E21_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E14_0</td><td>IMUX_B4</td><td>mux</td>
</tr>
<tr><td>OUT_IO14</td><td>mux</td>
</tr>
<tr><td>IO_E22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E15_0</td><td>IMUX_C4</td><td>mux</td>
</tr>
<tr><td>OUT_IO15</td><td>mux</td>
</tr>
<tr><td>IO_E23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E16_0</td><td>IMUX_B0</td><td>mux</td>
</tr>
<tr><td>OUT_IO0</td><td>mux</td>
</tr>
<tr><td>IO_E0_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E17_0</td><td>IMUX_D0</td><td>mux</td>
</tr>
<tr><td>IO_E1_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E18_0</td><td>IMUX_D1</td><td>mux</td>
</tr>
<tr><td>IO_E2_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E19_0</td><td>IMUX_B2</td><td>mux</td>
</tr>
<tr><td>IO_E3_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E20_0</td><td>IMUX_C3</td><td>mux</td>
</tr>
<tr><td>OUT_IO1</td><td>mux</td>
</tr>
<tr><td>IO_E4_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E21_0</td><td>IMUX_A3</td><td>mux</td>
</tr>
<tr><td>IO_E5_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E22_0</td><td>IMUX_D4</td><td>mux</td>
</tr>
<tr><td>IO_E6_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E23_0</td><td>IMUX_C5</td><td>mux</td>
</tr>
<tr><td>OUT_IO2</td><td>mux</td>
</tr>
<tr><td>IO_E7_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E24_0</td><td>IMUX_A6</td><td>mux</td>
</tr>
<tr><td>IO_E8_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E25_0</td><td>IMUX_D6</td><td>mux</td>
</tr>
<tr><td>IO_E9_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E26_0</td><td>IMUX_B7</td><td>mux</td>
</tr>
<tr><td>IO_E10_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E27_0</td><td>IMUX_A0</td><td>mux</td>
</tr>
<tr><td>OUT_IO3</td><td>mux</td>
</tr>
<tr><td>IO_E11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E28_0</td><td>IMUX_C0</td><td>mux</td>
</tr>
<tr><td>OUT_IO4</td><td>mux</td>
</tr>
<tr><td>IO_E12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E29_0</td><td>IMUX_C1</td><td>mux</td>
</tr>
<tr><td>OUT_IO5</td><td>mux</td>
</tr>
<tr><td>IO_E13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E30_0</td><td>IMUX_B1</td><td>mux</td>
</tr>
<tr><td>OUT_IO6</td><td>mux</td>
</tr>
<tr><td>IO_E14_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E31_0</td><td>IMUX_A1</td><td>mux</td>
</tr>
<tr><td>OUT_IO7</td><td>mux</td>
</tr>
<tr><td>IO_E15_8</td><td>mux</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-io_int_s"><a class="header" href="#tile-io_int_s">Tile IO_INT_S</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-io_int-2"><a class="header" href="#switchbox-io_int-2">Switchbox IO_INT</a></h3>
<div class="table-wrapper"><table>
<caption>scm IO_INT_S switchbox IO_INT</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Kind</th></tr>
</thead>
<tbody>
<tr><td rowspan="3">OUT_F0</td><td>OUT_IO6</td><td>mux</td>
</tr>
<tr><td>IO_W14_8</td><td>mux</td>
</tr>
<tr><td>IO_E14_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F1</td><td>OUT_IO8</td><td>mux</td>
</tr>
<tr><td>IO_W16_8</td><td>mux</td>
</tr>
<tr><td>IO_E16_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F2</td><td>OUT_IO7</td><td>mux</td>
</tr>
<tr><td>IO_W15_8</td><td>mux</td>
</tr>
<tr><td>IO_E15_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F3</td><td>OUT_IO12</td><td>mux</td>
</tr>
<tr><td>IO_W20_8</td><td>mux</td>
</tr>
<tr><td>IO_E20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F4</td><td>OUT_IO15</td><td>mux</td>
</tr>
<tr><td>IO_W23_8</td><td>mux</td>
</tr>
<tr><td>IO_E23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F5</td><td>OUT_IO18</td><td>mux</td>
</tr>
<tr><td>IO_W26_8</td><td>mux</td>
</tr>
<tr><td>IO_E26_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F6</td><td>OUT_IO4</td><td>mux</td>
</tr>
<tr><td>IO_W12_8</td><td>mux</td>
</tr>
<tr><td>IO_E12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_F7</td><td>OUT_IO23</td><td>mux</td>
</tr>
<tr><td>IO_W31_8</td><td>mux</td>
</tr>
<tr><td>IO_E31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q0</td><td>OUT_IO5</td><td>mux</td>
</tr>
<tr><td>IO_W13_8</td><td>mux</td>
</tr>
<tr><td>IO_E13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q1</td><td>OUT_IO10</td><td>mux</td>
</tr>
<tr><td>IO_W18_8</td><td>mux</td>
</tr>
<tr><td>IO_E18_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q2</td><td>OUT_IO20</td><td>mux</td>
</tr>
<tr><td>IO_W28_8</td><td>mux</td>
</tr>
<tr><td>IO_E28_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q3</td><td>OUT_IO3</td><td>mux</td>
</tr>
<tr><td>IO_W11_8</td><td>mux</td>
</tr>
<tr><td>IO_E11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q4</td><td>OUT_IO16</td><td>mux</td>
</tr>
<tr><td>IO_W24_8</td><td>mux</td>
</tr>
<tr><td>IO_E24_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q5</td><td>OUT_IO14</td><td>mux</td>
</tr>
<tr><td>IO_W22_8</td><td>mux</td>
</tr>
<tr><td>IO_E22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q6</td><td>OUT_IO19</td><td>mux</td>
</tr>
<tr><td>IO_W27_8</td><td>mux</td>
</tr>
<tr><td>IO_E27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_Q7</td><td>OUT_IO22</td><td>mux</td>
</tr>
<tr><td>IO_W30_8</td><td>mux</td>
</tr>
<tr><td>IO_E30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX0</td><td>OUT_IO11</td><td>mux</td>
</tr>
<tr><td>IO_W19_8</td><td>mux</td>
</tr>
<tr><td>IO_E19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX1</td><td>OUT_IO17</td><td>mux</td>
</tr>
<tr><td>IO_W25_8</td><td>mux</td>
</tr>
<tr><td>IO_E25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX2</td><td>OUT_IO9</td><td>mux</td>
</tr>
<tr><td>IO_W17_8</td><td>mux</td>
</tr>
<tr><td>IO_E17_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX3</td><td>OUT_IO13</td><td>mux</td>
</tr>
<tr><td>IO_W21_8</td><td>mux</td>
</tr>
<tr><td>IO_E21_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX4</td><td>OUT_IO0</td><td>mux</td>
</tr>
<tr><td>IO_W0_8</td><td>mux</td>
</tr>
<tr><td>IO_E0_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX5</td><td>OUT_IO2</td><td>mux</td>
</tr>
<tr><td>IO_W7_8</td><td>mux</td>
</tr>
<tr><td>IO_E7_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX6</td><td>OUT_IO1</td><td>mux</td>
</tr>
<tr><td>IO_W4_8</td><td>mux</td>
</tr>
<tr><td>IO_E4_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">OUT_OFX7</td><td>OUT_IO21</td><td>mux</td>
</tr>
<tr><td>IO_W29_8</td><td>mux</td>
</tr>
<tr><td>IO_E29_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO0</td><td>IMUX_A4</td><td>mux</td>
</tr>
<tr><td>IO_W0_8</td><td>mux</td>
</tr>
<tr><td>IO_E0_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO1</td><td>IMUX_C1</td><td>mux</td>
</tr>
<tr><td>IO_W1_8</td><td>mux</td>
</tr>
<tr><td>IO_E1_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO2</td><td>IMUX_C0</td><td>mux</td>
</tr>
<tr><td>IO_W2_8</td><td>mux</td>
</tr>
<tr><td>IO_E2_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO3</td><td>IMUX_A2</td><td>mux</td>
</tr>
<tr><td>IO_W3_8</td><td>mux</td>
</tr>
<tr><td>IO_E3_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO4</td><td>IMUX_B5</td><td>mux</td>
</tr>
<tr><td>IO_W4_8</td><td>mux</td>
</tr>
<tr><td>IO_E4_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO5</td><td>IMUX_D2</td><td>mux</td>
</tr>
<tr><td>IO_W5_8</td><td>mux</td>
</tr>
<tr><td>IO_E5_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO6</td><td>IMUX_D5</td><td>mux</td>
</tr>
<tr><td>IO_W6_8</td><td>mux</td>
</tr>
<tr><td>IO_E6_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO7</td><td>IMUX_C5</td><td>mux</td>
</tr>
<tr><td>IO_W7_8</td><td>mux</td>
</tr>
<tr><td>IO_E7_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO9</td><td>IMUX_A5</td><td>mux</td>
</tr>
<tr><td>IO_W9_8</td><td>mux</td>
</tr>
<tr><td>IO_E9_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO10</td><td>IMUX_C6</td><td>mux</td>
</tr>
<tr><td>IO_W10_8</td><td>mux</td>
</tr>
<tr><td>IO_E10_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO11</td><td>IMUX_A3</td><td>mux</td>
</tr>
<tr><td>IO_W11_8</td><td>mux</td>
</tr>
<tr><td>IO_E11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO12</td><td>IMUX_D6</td><td>mux</td>
</tr>
<tr><td>IO_W12_8</td><td>mux</td>
</tr>
<tr><td>IO_E12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO13</td><td>IMUX_A0</td><td>mux</td>
</tr>
<tr><td>IO_W13_8</td><td>mux</td>
</tr>
<tr><td>IO_E13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO15</td><td>IMUX_B2</td><td>mux</td>
</tr>
<tr><td>IO_W15_8</td><td>mux</td>
</tr>
<tr><td>IO_E15_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO19</td><td>IMUX_B0</td><td>mux</td>
</tr>
<tr><td>IO_W19_8</td><td>mux</td>
</tr>
<tr><td>IO_E19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO22</td><td>IMUX_D4</td><td>mux</td>
</tr>
<tr><td>IO_W22_8</td><td>mux</td>
</tr>
<tr><td>IO_E22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO23</td><td>IMUX_B4</td><td>mux</td>
</tr>
<tr><td>IO_W23_8</td><td>mux</td>
</tr>
<tr><td>IO_E23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO25</td><td>IMUX_B1</td><td>mux</td>
</tr>
<tr><td>IO_W25_8</td><td>mux</td>
</tr>
<tr><td>IO_E25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO30</td><td>IMUX_B7</td><td>mux</td>
</tr>
<tr><td>IO_W30_8</td><td>mux</td>
</tr>
<tr><td>IO_E30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IMUX_IO31</td><td>IMUX_A7</td><td>mux</td>
</tr>
<tr><td>IO_W31_8</td><td>mux</td>
</tr>
<tr><td>IO_E31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W0_0</td><td>IMUX_C4</td><td>mux</td>
</tr>
<tr><td>OUT_IO16</td><td>mux</td>
</tr>
<tr><td>IO_W24_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W1_0</td><td>IMUX_B1</td><td>mux</td>
</tr>
<tr><td>OUT_IO17</td><td>mux</td>
</tr>
<tr><td>IO_W25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W2_0</td><td>IMUX_A6</td><td>mux</td>
</tr>
<tr><td>OUT_IO18</td><td>mux</td>
</tr>
<tr><td>IO_W26_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W3_0</td><td>IMUX_B6</td><td>mux</td>
</tr>
<tr><td>OUT_IO19</td><td>mux</td>
</tr>
<tr><td>IO_W27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W4_0</td><td>IMUX_D3</td><td>mux</td>
</tr>
<tr><td>OUT_IO20</td><td>mux</td>
</tr>
<tr><td>IO_W28_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W5_0</td><td>IMUX_D7</td><td>mux</td>
</tr>
<tr><td>OUT_IO21</td><td>mux</td>
</tr>
<tr><td>IO_W29_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W6_0</td><td>IMUX_B7</td><td>mux</td>
</tr>
<tr><td>OUT_IO22</td><td>mux</td>
</tr>
<tr><td>IO_W30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W7_0</td><td>IMUX_A7</td><td>mux</td>
</tr>
<tr><td>OUT_IO23</td><td>mux</td>
</tr>
<tr><td>IO_W31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W8_0</td><td>IMUX_A1</td><td>mux</td>
</tr>
<tr><td>OUT_IO8</td><td>mux</td>
</tr>
<tr><td>IO_W16_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W9_0</td><td>IMUX_C2</td><td>mux</td>
</tr>
<tr><td>OUT_IO9</td><td>mux</td>
</tr>
<tr><td>IO_W17_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W10_0</td><td>IMUX_D0</td><td>mux</td>
</tr>
<tr><td>OUT_IO10</td><td>mux</td>
</tr>
<tr><td>IO_W18_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W11_0</td><td>IMUX_B0</td><td>mux</td>
</tr>
<tr><td>OUT_IO11</td><td>mux</td>
</tr>
<tr><td>IO_W19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W12_0</td><td>IMUX_B3</td><td>mux</td>
</tr>
<tr><td>OUT_IO12</td><td>mux</td>
</tr>
<tr><td>IO_W20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W13_0</td><td>IMUX_C3</td><td>mux</td>
</tr>
<tr><td>OUT_IO13</td><td>mux</td>
</tr>
<tr><td>IO_W21_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W14_0</td><td>IMUX_D4</td><td>mux</td>
</tr>
<tr><td>OUT_IO14</td><td>mux</td>
</tr>
<tr><td>IO_W22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W15_0</td><td>IMUX_B4</td><td>mux</td>
</tr>
<tr><td>OUT_IO15</td><td>mux</td>
</tr>
<tr><td>IO_W23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W16_0</td><td>IMUX_A4</td><td>mux</td>
</tr>
<tr><td>OUT_IO0</td><td>mux</td>
</tr>
<tr><td>IO_W0_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W17_0</td><td>IMUX_C1</td><td>mux</td>
</tr>
<tr><td>IO_W1_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W18_0</td><td>IMUX_C0</td><td>mux</td>
</tr>
<tr><td>IO_W2_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W19_0</td><td>IMUX_A2</td><td>mux</td>
</tr>
<tr><td>IO_W3_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W20_0</td><td>IMUX_B5</td><td>mux</td>
</tr>
<tr><td>OUT_IO1</td><td>mux</td>
</tr>
<tr><td>IO_W4_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W21_0</td><td>IMUX_D2</td><td>mux</td>
</tr>
<tr><td>IO_W5_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W22_0</td><td>IMUX_D5</td><td>mux</td>
</tr>
<tr><td>IO_W6_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W23_0</td><td>IMUX_C5</td><td>mux</td>
</tr>
<tr><td>OUT_IO2</td><td>mux</td>
</tr>
<tr><td>IO_W7_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W24_0</td><td>IMUX_C7</td><td>mux</td>
</tr>
<tr><td>IO_W8_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W25_0</td><td>IMUX_A5</td><td>mux</td>
</tr>
<tr><td>IO_W9_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_W26_0</td><td>IMUX_C6</td><td>mux</td>
</tr>
<tr><td>IO_W10_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W27_0</td><td>IMUX_A3</td><td>mux</td>
</tr>
<tr><td>OUT_IO3</td><td>mux</td>
</tr>
<tr><td>IO_W11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W28_0</td><td>IMUX_D6</td><td>mux</td>
</tr>
<tr><td>OUT_IO4</td><td>mux</td>
</tr>
<tr><td>IO_W12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W29_0</td><td>IMUX_A0</td><td>mux</td>
</tr>
<tr><td>OUT_IO5</td><td>mux</td>
</tr>
<tr><td>IO_W13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W30_0</td><td>IMUX_D1</td><td>mux</td>
</tr>
<tr><td>OUT_IO6</td><td>mux</td>
</tr>
<tr><td>IO_W14_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_W31_0</td><td>IMUX_B2</td><td>mux</td>
</tr>
<tr><td>OUT_IO7</td><td>mux</td>
</tr>
<tr><td>IO_W15_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E0_0</td><td>IMUX_C4</td><td>mux</td>
</tr>
<tr><td>OUT_IO16</td><td>mux</td>
</tr>
<tr><td>IO_E24_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E1_0</td><td>IMUX_B1</td><td>mux</td>
</tr>
<tr><td>OUT_IO17</td><td>mux</td>
</tr>
<tr><td>IO_E25_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E2_0</td><td>IMUX_A6</td><td>mux</td>
</tr>
<tr><td>OUT_IO18</td><td>mux</td>
</tr>
<tr><td>IO_E26_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E3_0</td><td>IMUX_B6</td><td>mux</td>
</tr>
<tr><td>OUT_IO19</td><td>mux</td>
</tr>
<tr><td>IO_E27_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E4_0</td><td>IMUX_D3</td><td>mux</td>
</tr>
<tr><td>OUT_IO20</td><td>mux</td>
</tr>
<tr><td>IO_E28_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E5_0</td><td>IMUX_D7</td><td>mux</td>
</tr>
<tr><td>OUT_IO21</td><td>mux</td>
</tr>
<tr><td>IO_E29_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E6_0</td><td>IMUX_B7</td><td>mux</td>
</tr>
<tr><td>OUT_IO22</td><td>mux</td>
</tr>
<tr><td>IO_E30_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E7_0</td><td>IMUX_A7</td><td>mux</td>
</tr>
<tr><td>OUT_IO23</td><td>mux</td>
</tr>
<tr><td>IO_E31_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E8_0</td><td>IMUX_A1</td><td>mux</td>
</tr>
<tr><td>OUT_IO8</td><td>mux</td>
</tr>
<tr><td>IO_E16_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E9_0</td><td>IMUX_C2</td><td>mux</td>
</tr>
<tr><td>OUT_IO9</td><td>mux</td>
</tr>
<tr><td>IO_E17_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E10_0</td><td>IMUX_D0</td><td>mux</td>
</tr>
<tr><td>OUT_IO10</td><td>mux</td>
</tr>
<tr><td>IO_E18_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E11_0</td><td>IMUX_B0</td><td>mux</td>
</tr>
<tr><td>OUT_IO11</td><td>mux</td>
</tr>
<tr><td>IO_E19_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E12_0</td><td>IMUX_B3</td><td>mux</td>
</tr>
<tr><td>OUT_IO12</td><td>mux</td>
</tr>
<tr><td>IO_E20_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E13_0</td><td>IMUX_C3</td><td>mux</td>
</tr>
<tr><td>OUT_IO13</td><td>mux</td>
</tr>
<tr><td>IO_E21_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E14_0</td><td>IMUX_D4</td><td>mux</td>
</tr>
<tr><td>OUT_IO14</td><td>mux</td>
</tr>
<tr><td>IO_E22_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E15_0</td><td>IMUX_B4</td><td>mux</td>
</tr>
<tr><td>OUT_IO15</td><td>mux</td>
</tr>
<tr><td>IO_E23_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E16_0</td><td>IMUX_A4</td><td>mux</td>
</tr>
<tr><td>OUT_IO0</td><td>mux</td>
</tr>
<tr><td>IO_E0_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E17_0</td><td>IMUX_C1</td><td>mux</td>
</tr>
<tr><td>IO_E1_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E18_0</td><td>IMUX_C0</td><td>mux</td>
</tr>
<tr><td>IO_E2_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E19_0</td><td>IMUX_A2</td><td>mux</td>
</tr>
<tr><td>IO_E3_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E20_0</td><td>IMUX_B5</td><td>mux</td>
</tr>
<tr><td>OUT_IO1</td><td>mux</td>
</tr>
<tr><td>IO_E4_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E21_0</td><td>IMUX_D2</td><td>mux</td>
</tr>
<tr><td>IO_E5_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E22_0</td><td>IMUX_D5</td><td>mux</td>
</tr>
<tr><td>IO_E6_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E23_0</td><td>IMUX_C5</td><td>mux</td>
</tr>
<tr><td>OUT_IO2</td><td>mux</td>
</tr>
<tr><td>IO_E7_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E24_0</td><td>IMUX_C7</td><td>mux</td>
</tr>
<tr><td>IO_E8_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E25_0</td><td>IMUX_A5</td><td>mux</td>
</tr>
<tr><td>IO_E9_8</td><td>mux</td>
</tr>
<tr><td rowspan="2">IO_E26_0</td><td>IMUX_C6</td><td>mux</td>
</tr>
<tr><td>IO_E10_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E27_0</td><td>IMUX_A3</td><td>mux</td>
</tr>
<tr><td>OUT_IO3</td><td>mux</td>
</tr>
<tr><td>IO_E11_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E28_0</td><td>IMUX_D6</td><td>mux</td>
</tr>
<tr><td>OUT_IO4</td><td>mux</td>
</tr>
<tr><td>IO_E12_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E29_0</td><td>IMUX_A0</td><td>mux</td>
</tr>
<tr><td>OUT_IO5</td><td>mux</td>
</tr>
<tr><td>IO_E13_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E30_0</td><td>IMUX_D1</td><td>mux</td>
</tr>
<tr><td>OUT_IO6</td><td>mux</td>
</tr>
<tr><td>IO_E14_8</td><td>mux</td>
</tr>
<tr><td rowspan="3">IO_E31_0</td><td>IMUX_B2</td><td>mux</td>
</tr>
<tr><td>OUT_IO7</td><td>mux</td>
</tr>
<tr><td>IO_E15_8</td><td>mux</td>
</tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../scm/clock.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../scm/pll.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../scm/clock.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../scm/pll.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
