

================================================================
== Vivado HLS Report for 'Accelerator'
================================================================
* Date:           Thu Oct 29 21:20:46 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6216|  7450|  6217|  7451|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!cond)
	5  / (cond)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	9  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 4.61ns
ST_1: function_read [1/1] 0.00ns
:0  %function_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %function_r) nounwind

ST_1: temp_1 [1/1] 2.71ns
:1  %temp_1 = alloca [64 x float], align 4

ST_1: temp [1/1] 2.71ns
:2  %temp = alloca [64 x float], align 4

ST_1: stg_13 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %X) nounwind, !map !0

ST_1: stg_14 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %function_r) nounwind, !map !6

ST_1: stg_15 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %Y) nounwind, !map !12

ST_1: stg_16 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @str) nounwind

ST_1: temp_2 [1/1] 2.71ns
:7  %temp_2 = alloca [64 x float], align 4

ST_1: cond [1/1] 2.00ns
:8  %cond = icmp eq i8 %function_read, 1

ST_1: stg_19 [1/1] 0.00ns
:9  br i1 %cond, label %1, label %DCT.exit

ST_1: stg_20 [2/2] 0.00ns
DCT.exit:0  call fastcc void @Accelerator_MAT_Multiply([64 x float]* nocapture @T, [64 x float]* nocapture %X, [64 x float]* nocapture %temp_1) nounwind

ST_1: stg_21 [2/2] 4.61ns
:0  call fastcc void @Accelerator_Quant([64 x float]* nocapture %X, i8 zeroext 1, [64 x float]* nocapture %Y) nounwind


 <State 2>: 0.00ns
ST_2: stg_22 [1/2] 0.00ns
DCT.exit:0  call fastcc void @Accelerator_MAT_Multiply([64 x float]* nocapture @T, [64 x float]* nocapture %X, [64 x float]* nocapture %temp_1) nounwind


 <State 3>: 4.61ns
ST_3: stg_23 [2/2] 0.00ns
DCT.exit:1  call fastcc void @Accelerator_MAT_Multiply2([64 x float]* nocapture %temp_1, [64 x float]* nocapture @Tinv, [64 x float]* nocapture %temp_2) nounwind

ST_3: stg_24 [2/2] 4.61ns
DCT.exit:2  call fastcc void @Accelerator_Quant([64 x float]* nocapture %X, i8 zeroext %function_read, [64 x float]* nocapture %Y) nounwind


 <State 4>: 0.00ns
ST_4: stg_25 [1/2] 0.00ns
DCT.exit:1  call fastcc void @Accelerator_MAT_Multiply2([64 x float]* nocapture %temp_1, [64 x float]* nocapture @Tinv, [64 x float]* nocapture %temp_2) nounwind

ST_4: stg_26 [1/2] 0.00ns
DCT.exit:2  call fastcc void @Accelerator_Quant([64 x float]* nocapture %X, i8 zeroext %function_read, [64 x float]* nocapture %Y) nounwind

ST_4: stg_27 [1/1] 0.00ns
DCT.exit:3  br label %2


 <State 5>: 0.00ns
ST_5: stg_28 [1/2] 0.00ns
:0  call fastcc void @Accelerator_Quant([64 x float]* nocapture %X, i8 zeroext 1, [64 x float]* nocapture %Y) nounwind


 <State 6>: 0.00ns
ST_6: stg_29 [2/2] 0.00ns
:1  call fastcc void @Accelerator_MAT_Multiply([64 x float]* nocapture @Tinv, [64 x float]* nocapture %X, [64 x float]* nocapture %temp) nounwind


 <State 7>: 0.00ns
ST_7: stg_30 [1/2] 0.00ns
:1  call fastcc void @Accelerator_MAT_Multiply([64 x float]* nocapture @Tinv, [64 x float]* nocapture %X, [64 x float]* nocapture %temp) nounwind


 <State 8>: 0.00ns
ST_8: stg_31 [2/2] 0.00ns
:2  call fastcc void @Accelerator_MAT_Multiply2([64 x float]* nocapture %temp, [64 x float]* nocapture @T, [64 x float]* nocapture %temp_2) nounwind


 <State 9>: 0.00ns
ST_9: stg_32 [1/2] 0.00ns
:2  call fastcc void @Accelerator_MAT_Multiply2([64 x float]* nocapture %temp, [64 x float]* nocapture @T, [64 x float]* nocapture %temp_2) nounwind

ST_9: stg_33 [1/1] 0.00ns
:3  br label %2

ST_9: stg_34 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xdc1ecf0c60; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xdc1ecf0ab0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xdc1ecf0b40; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stdQuantizationMatrix]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0xdc1ecf0cf0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Tinv]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0xdc1ec76bf0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ T]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0xdc26fa7910; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
function_read (read         ) [ 0011100000]
temp_1        (alloca       ) [ 0011100000]
temp          (alloca       ) [ 0011111111]
stg_13        (specbitsmap  ) [ 0000000000]
stg_14        (specbitsmap  ) [ 0000000000]
stg_15        (specbitsmap  ) [ 0000000000]
stg_16        (spectopmodule) [ 0000000000]
temp_2        (alloca       ) [ 0011111111]
cond          (icmp         ) [ 0111111111]
stg_19        (br           ) [ 0000000000]
stg_22        (call         ) [ 0000000000]
stg_25        (call         ) [ 0000000000]
stg_26        (call         ) [ 0000000000]
stg_27        (br           ) [ 0000000000]
stg_28        (call         ) [ 0000000000]
stg_30        (call         ) [ 0000000000]
stg_32        (call         ) [ 0000000000]
stg_33        (br           ) [ 0000000000]
stg_34        (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="function_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stdQuantizationMatrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stdQuantizationMatrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Tinv">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="T">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_MAT_Multiply"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_Quant"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Accelerator_MAT_Multiply2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="temp_1_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="temp_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="temp_2_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="function_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="function_read/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_Accelerator_Quant_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="0" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="0"/>
<pin id="52" dir="0" index="2" bw="8" slack="0"/>
<pin id="53" dir="0" index="3" bw="32" slack="0"/>
<pin id="54" dir="0" index="4" bw="32" slack="0"/>
<pin id="55" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_21/1 stg_24/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_Accelerator_MAT_Multiply_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="0" index="3" bw="32" slack="0"/>
<pin id="66" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_20/1 stg_29/6 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_Accelerator_MAT_Multiply2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_23/3 stg_31/8 "/>
</bind>
</comp>

<comp id="81" class="1004" name="cond_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/1 "/>
</bind>
</comp>

<comp id="87" class="1005" name="function_read_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="2"/>
<pin id="89" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="function_read "/>
</bind>
</comp>

<comp id="92" class="1005" name="cond_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="5"/>
<pin id="94" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="49" pin=3"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="49" pin=4"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="70"><net_src comp="30" pin="1"/><net_sink comp="61" pin=3"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="42" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="42" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="95"><net_src comp="81" pin="2"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_19 : 1
		stg_20 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |     grp_Accelerator_Quant_fu_49     |    0    |    3    |  10.997 |   1201  |   1502  |
|   call   |  grp_Accelerator_MAT_Multiply_fu_61 |    1    |    5    |  9.426  |   654   |   883   |
|          | grp_Accelerator_MAT_Multiply2_fu_72 |    0    |    5    |  12.568 |   635   |   872   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |              cond_fu_81             |    0    |    0    |    0    |    0    |    3    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   read   |       function_read_read_fu_42      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |    1    |    13   |  32.991 |   2490  |   3260  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|          T          |    1   |    0   |    0   |
|         Tinv        |    1   |    0   |    0   |
|stdQuantizationMatrix|    1   |    0   |    0   |
|         temp        |    1   |    0   |    0   |
|        temp_1       |    1   |    0   |    0   |
|        temp_2       |    1   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |    6   |    0   |    0   |
+---------------------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     cond_reg_92    |    1   |
|function_read_reg_87|    8   |
+--------------------+--------+
|        Total       |    9   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------|------|------|------|--------||---------||---------|
|     grp_Accelerator_Quant_fu_49     |  p2  |   2  |   8  |   16   ||    8    |
|  grp_Accelerator_MAT_Multiply_fu_61 |  p1  |   2  |  32  |   64   ||    32   |
| grp_Accelerator_MAT_Multiply2_fu_72 |  p2  |   2  |  32  |   64   ||    32   |
|-------------------------------------|------|------|------|--------||---------||---------|
|                Total                |      |      |      |   144  ||  4.713  ||    72   |
|-------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   13   |   32   |  2490  |  3260  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   72   |
|  Register |    -   |    -   |    -   |    9   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   13   |   37   |  2499  |  3332  |
+-----------+--------+--------+--------+--------+--------+
