[{"DBLP title": "Correlation verification between transistor variability model with body biasing and ring oscillation frequency in 90nm subthreshold circuits.", "DBLP authors": ["Hiroshi Fuketa", "Masanori Hashimoto", "Yukio Mitsuyama", "Takao Onoye"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393929", "OA papers": [{"PaperId": "https://openalex.org/W2118456809", "PaperTitle": "Correlation verification between transistor variability model with body biasing and ring oscillation frequency in 90nm subthreshold circuits", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Osaka University": 4.0}, "Authors": ["Hiroshi Fuketa", "Masanori Hashimoto", "Yukio Mitsuyama", "Takao Onoye"]}]}, {"DBLP title": "Optimal technology selection for minimizing energy and variability in low voltage applications.", "DBLP authors": ["Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393930", "OA papers": [{"PaperId": "https://openalex.org/W2159501742", "PaperTitle": "Optimal technology selection for minimizing energy and variability in low voltage applications", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Mingoo Seok", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Post-silicon programmed body-biasing platform suppressing device variability in 45 nm CMOS technology.", "DBLP authors": ["Hiroaki Suzuki", "Masanori Kurimoto", "Tadao Yamanaka", "Hidehiro Takata", "Hiroshi Makino", "Hirofumi Shinohara"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393931", "OA papers": [{"PaperId": "https://openalex.org/W2106843761", "PaperTitle": "Post-silicon programmed body-biasing platform suppressing device variability in 45 nm CMOS technology", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Renesas Electronics (Japan)": 5.0, "Osaka Institute of Technology": 1.0}, "Authors": ["Hiroaki Suzuki", "Masanori Kurimoto", "Tadao Yamanaka", "Hidehiro Takata", "Hiroshi Makino", "Hirofumi Shinohara"]}]}, {"DBLP title": "Enhancing beneficial jitter using phase-shifted clock distribution.", "DBLP authors": ["Dong Jiao", "Jie Gu", "Pulkit Jain", "Chris H. Kim"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393932", "OA papers": [{"PaperId": "https://openalex.org/W2143710496", "PaperTitle": "Enhancingbeneficial jitterusing phase-shifted clock distribution", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["Dong Jiao", "Jie Gu", "Pulkit Jain", "Chris H. Kim"]}]}, {"DBLP title": "Dynamic virtual ground voltage estimation for power gating.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393934", "OA papers": [{"PaperId": "https://openalex.org/W2113796082", "PaperTitle": "Dynamic virtual ground voltage estimation for power gating", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Cincinnati": 3.0}, "Authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"]}]}, {"DBLP title": "A mathematical solution to power optimal pipeline design by utilizing soft edge flip-flops.", "DBLP authors": ["Mohammad Ghasemazar", "Behnam Amelifard", "Massoud Pedram"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393935", "OA papers": [{"PaperId": "https://openalex.org/W2157684267", "PaperTitle": "A mathematical solution to power optimal pipeline design by utilizing soft edge flip-flops", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Mohammad Ghasemazar", "Behnam Amelifard", "Massoud Pedram"]}]}, {"DBLP title": "Power-gating-aware high-level synthesis.", "DBLP authors": ["Eunjoo Choi", "Changsik Shin", "Taewhan Kim", "Youngsoo Shin"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393936", "OA papers": [{"PaperId": "https://openalex.org/W2148545775", "PaperTitle": "Power-gating-aware high-level synthesis", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Syst. IC Bus. Team, LG Electron., Seoul, South Korea": 1.0, "Korea Advanced Institute of Science and Technology": 2.0, "Seoul National University": 1.0}, "Authors": ["Eun Joo Choi", "Changsik Shin", "Taewhan Kim", "Youngsoo Shin"]}]}, {"DBLP title": "A parallel and randomized algorithm for large-scale discrete dual-Vt assignment and continuous gate sizing.", "DBLP authors": ["Tai-Hsuan Wu", "Lin Xie", "Azadeh Davoodi"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393937", "OA papers": [{"PaperId": "https://openalex.org/W2147593843", "PaperTitle": "A parallel and randomized algorithm for large-scale discrete dual-Vt assignment and continuous gate sizing", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Tai-Hsuan Wu", "Lin Xie", "Azadeh Davoodi"]}]}, {"DBLP title": "Multiple power-gating domain (multi-VGND) architecture for improved leakage power reduction.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393938", "OA papers": [{"PaperId": "https://openalex.org/W2133075121", "PaperTitle": "Multiple power-gating domain (multi-VGND) architecture for improved leakage power reduction", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Polytechnic University of Turin": 4.0, "University of Bologna": 1.0}, "Authors": ["A. Sathanur", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "A multi-story power delivery technique for 3D integrated circuits.", "DBLP authors": ["Pulkit Jain", "Tony Tae-Hyoung Kim", "John Keane", "Chris H. Kim"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393940", "OA papers": [{"PaperId": "https://openalex.org/W2110392223", "PaperTitle": "A multi-story power delivery technique for 3D integrated circuits", "Year": 2008, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["Pulkit Jain", "Tae-Hyoung Kim", "John A. Keane", "Chris H. Kim"]}]}, {"DBLP title": "Energy harvesting photodiodes with integrated 2D diffractive storage capacitance.", "DBLP authors": ["Nathaniel J. Guilar", "Erin G. Fong", "Travis Kleeburg", "Diego R. Yankelevich", "Rajeevan Amirtharajah"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393941", "OA papers": [{"PaperId": "https://openalex.org/W2147077681", "PaperTitle": "Energy harvesting photodiodes with integrated 2D diffractive storage capacitance", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Davis": 5.0}, "Authors": ["N.J. Guilar", "Erin Fong", "Travis Kleeburg", "Diego R. Yankelevich", "Rajeevan Amirtharajah"]}]}, {"DBLP title": "Reducing wakeup latency and energy of MTCMOS circuits via keeper insertion.", "DBLP authors": ["Charbel J. Akl", "Magdy A. Bayoumi"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393942", "OA papers": [{"PaperId": "https://openalex.org/W2124418618", "PaperTitle": "Reducing wakeup latency and energy of MTCMOS circuits via keeper insertion", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Louisiana at Lafayette": 2.0}, "Authors": ["C.J. Akl", "Magdy Bayoumi"]}]}, {"DBLP title": "Low-power high-accuracy timing systems for efficient duty cycling.", "DBLP authors": ["Thomas Schmid", "Jonathan Friedman", "Zainul Charbiwala", "Young H. Cho", "Mani B. Srivastava"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393943", "OA papers": [{"PaperId": "https://openalex.org/W2114112527", "PaperTitle": "Low-power high-accuracy timing systems for efficient duty cycling", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Los Angeles": 5.0}, "Authors": ["Thomas Schmid", "Jonathan Friedman", "Zainul Charbiwala", "Young Min Cho", "Mani Srivastava"]}]}, {"DBLP title": "An expected-utility based approach to variation aware VLSI optimization under scarce information.", "DBLP authors": ["Upavan Gupta", "Nagarajan Ranganathan"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393945", "OA papers": [{"PaperId": "https://openalex.org/W2112043992", "PaperTitle": "An expected-utility based approach to variation aware VLSI optimization under scarce information", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["U. Gupta", "Nagarajan Ranganathan"]}]}, {"DBLP title": "SRAM methodology for yield and power efficiency: per-element selectable supplies and memory reconfiguration schemes.", "DBLP authors": ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jente B. Kuang", "Hung C. Ngo", "Nancy Ying Zhou", "Weiping Shi", "Sani R. Nassif"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393946", "OA papers": [{"PaperId": "https://openalex.org/W2112323075", "PaperTitle": "SRAM methodology for yield and power efficiency", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Research - Austin": 5.0, "IBM (United States)": 1.0, "Texas A&M University": 2.0}, "Authors": ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jun Shang Kuang", "Hung Q. Ngo", "Ying Zhou", "Weiping Shi", "Sani R. Nassif"]}]}, {"DBLP title": "Row/column redundancy to reduce SRAM leakage in presence of random within-die delay variation.", "DBLP authors": ["Maziar Goudarzi", "Tohru Ishihara"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393947", "OA papers": [{"PaperId": "https://openalex.org/W2167984158", "PaperTitle": "Row/column redundancy to reduce SRAM leakage in presence of random within-die delay variation", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Kyushu University": 2.0}, "Authors": ["Maziar Goudarzi", "Tohru Ishihara"]}]}, {"DBLP title": "Reliability-centric gate sizing with simultaneous optimization of soft error rate, delay and power.", "DBLP authors": ["Koustav Bhattacharya", "Nagarajan Ranganathan"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393948", "OA papers": [{"PaperId": "https://openalex.org/W2086098258", "PaperTitle": "Reliability-centric gate sizing with simultaneous optimization of soft error rate, delay and power", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["Koustav Bhattacharya", "Nagarajan Ranganathan"]}]}, {"DBLP title": "Variation-aware gate sizing and clustering for post-silicon optimized circuits.", "DBLP authors": ["Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393949", "OA papers": [{"PaperId": "https://openalex.org/W2125456413", "PaperTitle": "Variation-aware gate sizing and clustering for post-silicon optimized circuits", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Cheng Zhuo", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Error-resilient low-power Viterbi decoders.", "DBLP authors": ["Rami A. Abdallah", "Naresh R. Shanbhag"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393951", "OA papers": [{"PaperId": "https://openalex.org/W2111816079", "PaperTitle": "Error-resilient low-power Viterbi decoders", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Rami A. Abdallah", "Naresh R. Shanbhag"]}]}, {"DBLP title": "Increasing minimum operating voltage (VDDmin) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillators.", "DBLP authors": ["Taro Niiyama", "Piao Zhe", "Koichi Ishida", "Masami Murakata", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393952", "OA papers": [{"PaperId": "https://openalex.org/W2165937465", "PaperTitle": "Increasing minimum operating voltage (V<sub>DDmin</sub>) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillators", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"The University of Tokyo": 5.0, "Semicond. Technol. Acad. Res. Center (STARC), Japan": 1.0}, "Authors": ["Taro Niiyama", "Zhe Piao", "Koichi Ishida", "Masami Murakata", "Makoto Takamiya", "Takayasu Sakurai"]}]}, {"DBLP title": "Thermal analysis of 8-T SRAM for nano-scaled technologies.", "DBLP authors": ["Mesut Meterelliyoz", "Jaydeep P. Kulkarni", "Kaushik Roy"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393953", "OA papers": [{"PaperId": "https://openalex.org/W2154109900", "PaperTitle": "Thermal analysis of 8-T SRAM for nano-scaled technologies", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Mesut Meterelliyoz", "Jaydeep P. Kulkarni", "Kaushik Roy"]}]}, {"DBLP title": "Analyzing static and dynamic write margin for nanometer SRAMs.", "DBLP authors": ["Jiajing Wang", "Satyanand Nalam", "Benton H. Calhoun"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393954", "OA papers": [{"PaperId": "https://openalex.org/W2123278390", "PaperTitle": "Analyzing static and dynamic write margin for nanometer SRAMs", "Year": 2008, "CitationCount": 149, "EstimatedCitation": 149, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Jiajing Wang", "Satyanand Nalam", "Benton H. Calhoun"]}]}, {"DBLP title": "Caching for bursts (C-Burst): let hard disks sleep well and work energetically.", "DBLP authors": ["Feng Chen", "Xiaodong Zhang"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393961", "OA papers": [{"PaperId": "https://openalex.org/W2082561136", "PaperTitle": "Caching for bursts (C-Burst)", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"The Ohio State University": 2.0}, "Authors": ["Feng Chen", "Xiaodong Zhang"]}]}, {"DBLP title": "3-tier dynamically adaptive power-aware motion estimator for h.264/AVC video encoding.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393962", "OA papers": [{"PaperId": "https://openalex.org/W2140089660", "PaperTitle": "3-tier dynamically adaptive power-aware motion estimator for h.264/AVC video encoding", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Karlsruhe University of Education": 3.0}, "Authors": ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "Energy conservation by adaptive feature loading for mobile content-based image retrieval.", "DBLP authors": ["Karthik Kumar", "Yamini Nimmagadda", "Yu-Ju Hong", "Yung-Hsiang Lu"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393963", "OA papers": [{"PaperId": "https://openalex.org/W2110412106", "PaperTitle": "Energy conservation by adaptive feature loading for mobile content-based image retrieval", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Kumar Karthik", "Yamini Nimmagadda", "Yu-Ju Hong", "Yung-Hsiang Lu"]}]}, {"DBLP title": "Extending the lifetime of media recorders constrained by battery and flash memory size.", "DBLP authors": ["Younghyun Kim", "Youngjin Cho", "Naehyuck Chang", "Chaitali Chakrabarti", "Nam Ik Cho"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393964", "OA papers": [{"PaperId": "https://openalex.org/W2101524561", "PaperTitle": "Extending the lifetime of media recorders constrained by battery and flash memory size", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 4.0, "Arizona State University": 1.0}, "Authors": ["Younghyun Kim", "Youngjin Cho", "Naehyuck Chang", "Chaitali Chakrabarti", "Nam Hoon Cho"]}]}, {"DBLP title": "Proactive temperature management in MPSoCs.", "DBLP authors": ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393966", "OA papers": [{"PaperId": "https://openalex.org/W2122627712", "PaperTitle": "Proactive temperature management in MPSoCs", "Year": 2008, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"University of California, San Diego": 2.0, "Oracle (United States)": 1.0}, "Authors": ["Ayse K. Coskun", "Tajana Rosing", "Kenny C. Gross"]}]}, {"DBLP title": "Entry control in network-on-chip for memory power reduction.", "DBLP authors": ["Dongwook Lee", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393967", "OA papers": [{"PaperId": "https://openalex.org/W2160220170", "PaperTitle": "Entry control in network-on-chip for memory power reduction", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 2.0, "Pohang University of Science and Technology": 1.0}, "Authors": ["Dongwook Lee", "Sungjoo Yoo", "Kiyoung Choi"]}]}, {"DBLP title": "PowerAntz: distributed power sharing strategy for network on chip.", "DBLP authors": ["Suman Kalyan Mandal", "Rabi N. Mahapatra"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393968", "OA papers": [{"PaperId": "https://openalex.org/W2110929857", "PaperTitle": "PowerAntz", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Suman Mandal", "Rabi N. Mahapatra"]}]}, {"DBLP title": "Design of dual threshold voltages asynchronous circuits.", "DBLP authors": ["Behnam Ghavami", "Hossein Pedram"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393970", "OA papers": [{"PaperId": "https://openalex.org/W2031850491", "PaperTitle": "Design of dual threshold voltages asynchronous circuits", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Amirkabir University of Technology": 2.0}, "Authors": ["Behnam Ghavami", "Hossein Pedram"]}]}, {"DBLP title": "O2C: occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors.", "DBLP authors": ["Swaroop Ghosh", "Jung Hwan Choi", "Patrick Ndai", "Kaushik Roy"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393971", "OA papers": [{"PaperId": "https://openalex.org/W2055298964", "PaperTitle": "O<sup>2</sup>C", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Swaroop Ghosh", "Jung Choi", "Patrick Ndai", "Kaushik Roy"]}]}, {"DBLP title": "Low power high bandwidth amplifier with RC Miller and gain enhanced feedforward compensation.", "DBLP authors": ["Shagun Bajoria", "Vineet Kumar Singh", "Raju Kunde", "Chetan D. Parikh"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393972", "OA papers": [{"PaperId": "https://openalex.org/W2119882597", "PaperTitle": "Low power high bandwidth amplifier with RC Miller and gain enhanced feedforward compensation", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dhirubhai Ambani Institute of Information and Communication Technology": 4.0}, "Authors": ["Shagun Bajoria", "Vineet Kumar Singh", "Raju Kunde", "Chetan D. Parikh"]}]}, {"DBLP title": "Single stage static level shifter design for subthreshold to I/O voltage conversion.", "DBLP authors": ["Yu-Shiang Lin", "Dennis Sylvester"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393973", "OA papers": [{"PaperId": "https://openalex.org/W2127548214", "PaperTitle": "Single stage static level shifter design for subthreshold to I/O voltage conversion", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Yi-Shiang Lin", "Dennis Sylvester"]}]}, {"DBLP title": "Power reduction in on-chip interconnection network by serialization.", "DBLP authors": ["Arvind Madan", "Bharadwaj Amrutur"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393974", "OA papers": [{"PaperId": "https://openalex.org/W2151011636", "PaperTitle": "Power reduction in on-chip interconnection network by serialization", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Science Bangalore": 2.0}, "Authors": ["Madan Arvind", "Bharadwaj Amrutur"]}]}, {"DBLP title": "A probabilistic technique for full-chip leakage estimation.", "DBLP authors": ["Shaobo Liu", "Qinru Qiu", "Qing Wu"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393975", "OA papers": [{"PaperId": "https://openalex.org/W2095956979", "PaperTitle": "A probabilistic technique for full-chip leakage estimation", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Binghamton University": 3.0}, "Authors": ["Shaobo Liu", "Qinru Qiu", "Qing Wu"]}]}, {"DBLP title": "Bus encoding for simultaneous delay and energy optimization.", "DBLP authors": ["Jingyi Zhang", "Qing Wu", "Qinru Qiu"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393976", "OA papers": [{"PaperId": "https://openalex.org/W2104211796", "PaperTitle": "Bus encoding for simultaneous delay and energy optimization", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Binghamton University": 3.0}, "Authors": ["Jingyi Zhang", "Qing Wu", "Qinru Qiu"]}]}, {"DBLP title": "Frequency planning for multi-core processors under thermal constraints.", "DBLP authors": ["Michael Kadin", "Sherief Reda"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393977", "OA papers": [{"PaperId": "https://openalex.org/W2118569761", "PaperTitle": "Frequency planning for multi-core processors under thermal constraints", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Brown University": 1.0, "Providence College": 1.0}, "Authors": ["Michael Kadin", "Sherief Reda"]}]}, {"DBLP title": "Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits.", "DBLP authors": ["Andrea Calimera", "R. Iris Bahar", "Enrico Macii", "Massimo Poncino"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393978", "OA papers": [{"PaperId": "https://openalex.org/W2144645095", "PaperTitle": "Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Polytechnic University of Turin": 3.0, "Brown University": 0.5, "Providence College": 0.5}, "Authors": ["Andrea Calimera", "R. Iris Bahar", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Variability of flip-flop timing at sub-threshold voltages.", "DBLP authors": ["Niklas Lotze", "Maurits Ortmanns", "Yiannos Manoli"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393979", "OA papers": [{"PaperId": "https://openalex.org/W2148984056", "PaperTitle": "Variability of flip-flop timing at sub-threshold voltages", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Freiburg": 3.0}, "Authors": ["Niklas Lotze", "Maurits Ortmanns", "Yiannos Manoli"]}]}, {"DBLP title": "Low power current mode receiver with inductive input impedance.", "DBLP authors": ["Marshnil Vipin Dave", "Maryam Shojaei Baghini", "Dinesh Kumar Sharma"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393980", "OA papers": [{"PaperId": "https://openalex.org/W2099223308", "PaperTitle": "Low power current mode receiver with inductive input impedance", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Bombay": 3.0}, "Authors": ["Marshnil Dave", "Maryam Shojaei Baghini", "Dinesh K. Sharma"]}]}, {"DBLP title": "Analytical results for design space exploration of multi-core processors employing thread migration.", "DBLP authors": ["Ravishankar Rao", "Sarma B. K. Vrudhula", "Krzysztof S. Berezowski"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393981", "OA papers": [{"PaperId": "https://openalex.org/W2012438191", "PaperTitle": "Analytical results for design space exploration of multi-core processors employing thread migration", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Ravishankar Rao", "Sarma Vrudhula", "Krzysztof S. Berezowski"]}]}, {"DBLP title": "A physical level study and optimization of CAM-based checkpointed register alias table.", "DBLP authors": ["Elham Safi", "Andreas Moshovos", "Andreas G. Veneris"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393982", "OA papers": [{"PaperId": "https://openalex.org/W2110809263", "PaperTitle": "A physical level study and optimization of CAM-based checkpointed register alias table", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Elham Safi", "Andreas Moshovos", "Andreas Veneris"]}]}, {"DBLP title": "Enhancing energy efficiency of processor-based embedded systems through post-fabrication ISA extension.", "DBLP authors": ["Hamid Noori", "Farhad Mehdipour", "Koji Inoue", "Kazuaki J. Murakami"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393987", "OA papers": [{"PaperId": "https://openalex.org/W2131715818", "PaperTitle": "Enhancing energy efficiency of processor-based embedded systems through post-fabrication ISA extension", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hamid Noori", "Farhad Mehdipour", "Koji Inoue", "Kazuaki Murakami"]}]}, {"DBLP title": "Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore microprocessors.", "DBLP authors": ["Avadh Patel", "Kanad Ghose"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393988", "OA papers": [{"PaperId": "https://openalex.org/W2171589621", "PaperTitle": "Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore microprocessors", "Year": 2008, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Binghamton University": 2.0}, "Authors": ["Avadh Patel", "Kanad Ghose"]}]}, {"DBLP title": "A low power layered decoding architecture for LDPC decoder implementation for IEEE 802.11n LDPC codes.", "DBLP authors": ["Jie Jin", "Chi-Ying Tsui"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393989", "OA papers": [{"PaperId": "https://openalex.org/W2130927281", "PaperTitle": "A low power layered decoding architecture for LDPC decoder implementation for IEEE 802.11n LDPC codes", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Jie Jin", "Chi-Ying Tsui"]}]}, {"DBLP title": "A secure and low-energy logic style using charge recovery approach.", "DBLP authors": ["Mehrdad Khatir", "Amir Moradi", "Alireza Ejlali", "Mohammad T. Manzuri Shalmani", "Mahmoud Salmasizadeh"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393990", "OA papers": [{"PaperId": "https://openalex.org/W2153921466", "PaperTitle": "A secure and low-energy logic style using charge recovery approach", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Sharif University of Technology": 5.0}, "Authors": ["Mehrdad Khatir", "Amir Moradi", "Alireza Ejlali", "Mohammad Taghi Manzuri", "Mahmoud Salmasizadeh"]}]}, {"DBLP title": "Word-interleaved cache: an energy efficient data cache architecture.", "DBLP authors": ["T. Venkata Kalyan", "Madhu Mutyam"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1393991", "OA papers": [{"PaperId": "https://openalex.org/W2133738746", "PaperTitle": "Word-interleaved cache", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"International Institute of Information Technology, Hyderabad": 1.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["T. Venkata Kalyan", "Madhu Mutyam"]}]}, {"DBLP title": "Simultaneous optimization of battery-aware voltage regulator scheduling with dynamic voltage and frequency scaling.", "DBLP authors": ["Youngjin Cho", "Younghyun Kim", "Yongsoo Joo", "Kyungsoo Lee", "Naehyuck Chang"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394005", "OA papers": [{"PaperId": "https://openalex.org/W2149786872", "PaperTitle": "Simultaneous optimization of battery-aware voltage regulator scheduling with dynamic voltage and frequency scaling", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Youngjin Cho", "Younghyun Kim", "Yongsoo Joo", "Kyungsoo Lee", "Naehyuck Chang"]}]}, {"DBLP title": "Expected system energy consumption minimization in leakage-aware DVS systems.", "DBLP authors": ["Jian-Jia Chen", "Lothar Thiele"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394006", "OA papers": [{"PaperId": "https://openalex.org/W2129069927", "PaperTitle": "Expected system energy consumption minimization in leakage-aware DVS systems", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ETH Zurich": 2.0}, "Authors": ["Jian-Jia Chen", "Lothar Thiele"]}]}, {"DBLP title": "Hybrid dynamic thermal management based on statistical characteristics of multimedia applications.", "DBLP authors": ["Inchoon Yeo", "Eun Jung Kim"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394007", "OA papers": [{"PaperId": "https://openalex.org/W2142660413", "PaperTitle": "Hybrid dynamic thermal management based on statistical characteristics of multimedia applications", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Inchoon Yeo", "Eun Kyung Kim"]}]}, {"DBLP title": "A framework for energy consumption based design space exploration for wireless sensor nodes.", "DBLP authors": ["Sonali Chouhan", "M. Balakrishnan", "Ranjan Bose"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394009", "OA papers": [{"PaperId": "https://openalex.org/W2049780457", "PaperTitle": "A framework for energy consumption based design space exploration for wireless sensor nodes", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Sonali Chouhan", "Mahesh Balakrishnan", "Ranjan Bose"]}]}, {"DBLP title": "Full-system chip multiprocessor power evaluations using FPGA-based emulation.", "DBLP authors": ["Abhishek Bhattacharjee", "Gilberto Contreras", "Margaret Martonosi"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394010", "OA papers": [{"PaperId": "https://openalex.org/W2119350858", "PaperTitle": "Full-system chip multiprocessor power evaluations using FPGA-based emulation", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Abhishek Bhattacharjee", "Gilberto Contreras", "Margaret Martonosi"]}]}, {"DBLP title": "Noninvasive leakage power tomography of integrated circuits by compressive sensing.", "DBLP authors": ["Davood Shamsi", "Petros Boufounos", "Farinaz Koushanfar"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394011", "OA papers": [{"PaperId": "https://openalex.org/W2163432568", "PaperTitle": "Noninvasive leakage power tomography of integrated circuits by compressive sensing", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Rice University": 3.0}, "Authors": ["Davood Shamsi", "Petros T. Boufounos", "Farinaz Koushanfar"]}]}, {"DBLP title": "Impact of dynamic voltage and frequency scaling on the architectural vulnerability of GALS architectures.", "DBLP authors": ["Niranjan Soundararajan", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394016", "OA papers": [{"PaperId": "https://openalex.org/W2096232856", "PaperTitle": "Impact of dynamic voltage and frequency scaling on the architectural vulnerability of GALS architectures", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Niranjan Soundararajan", "N. Vijaykrishnan", "Anand Sivasubramaniam"]}]}, {"DBLP title": "Instruction-driven clock scheduling with glitch mitigation.", "DBLP authors": ["Gu-Yeon Wei", "David M. Brooks", "Ali Durlov Khan", "Xiaoyao Liang"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394017", "OA papers": [{"PaperId": "https://openalex.org/W2128283103", "PaperTitle": "Instruction-driven clock scheduling with glitch mitigation", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Harvard University Press": 4.0}, "Authors": ["Gu-Yeon Wei", "David J. Brooks", "Ali Durlov Khan", "Xiaoyao Liang"]}]}, {"DBLP title": "Thread fusion.", "DBLP authors": ["Jos\u00e9 Gonz\u00e1lez", "Qiong Cai", "Pedro Chaparro", "Grigorios Magklis", "Ryan N. Rakvic", "Antonio Gonz\u00e1lez"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394018", "OA papers": [{"PaperId": "https://openalex.org/W2295880400", "PaperTitle": "Thread fusion", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"FC Barcelona": 5.0, "United States Naval Academy": 1.0}, "Authors": ["Jorge E. Gonzalez", "Qiong Cai", "Pedro Chaparro", "Grigorios Magklis", "Ryan N. Rakvic", "Arantxa Gonz\u00e1lez"]}]}, {"DBLP title": "Power-efficient clustering via incomplete bypassing.", "DBLP authors": ["Eric P. Villasenor", "Daeho Seo", "Mithuna Thottethodi"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394019", "OA papers": [{"PaperId": "https://openalex.org/W2098169982", "PaperTitle": "Power-efficient clustering via incomplete bypassing", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Eric P. Villasenor", "DaeHo Seo", "Mithuna Thottethodi"]}]}, {"DBLP title": "Lazy instruction scheduling: keeping performance, reducing power.", "DBLP authors": ["Ali Mahjur", "Mahmud Taghizadeh", "Amir-Hossein Jahangir"], "year": 2008, "doi": "https://doi.org/10.1145/1393921.1394020", "OA papers": [{"PaperId": "https://openalex.org/W2030886793", "PaperTitle": "Lazy instruction scheduling", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shahid Beheshti University": 1.0, "Sharif University of Technology": 2.0}, "Authors": ["Ali Mahjur", "Mahmud Taghizadeh", "Amir Hossein Jahangir"]}]}]