

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_VITIS_LOOP_386_721'
================================================================
* Date:           Fri Apr  4 16:47:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.023 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       35|       35|  0.210 us|  0.210 us|   34|   34|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_386_7  |       33|       33|        18|         16|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1376|     544|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|     506|    1241|    -|
|Register         |        -|     -|     135|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2017|    1801|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+----+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------+----------------------+---------+----+----+----+-----+
    |sparsemux_9_2_32_1_1_U981   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U982   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U983   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U984   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U985   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U986   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U987   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U988   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U989   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U990   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U991   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U992   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U993   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U994   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U995   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U996   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U997   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U998   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U999   |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1000  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1001  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1002  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1003  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1004  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1005  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1006  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1007  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1008  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1009  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1010  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1011  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    |sparsemux_9_2_32_1_1_U1012  |sparsemux_9_2_32_1_1  |        0|   0|  43|  17|    0|
    +----------------------------+----------------------+---------+----+----+----+-----+
    |Total                       |                      |        0|   0|1376| 544|    0|
    +----------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln386_fu_1817_p2  |         +|   0|  0|  14|           7|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  16|           8|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |InputIndex_address0_local     |  81|         17|    6|        102|
    |InputIndex_address1_local     |  81|         17|    6|        102|
    |PermuteData_1_address0_local  |  37|          9|    4|         36|
    |PermuteData_1_d0_local        |  37|          9|   32|        288|
    |PermuteData_2_address0_local  |  37|          9|    4|         36|
    |PermuteData_2_d0_local        |  37|          9|   32|        288|
    |PermuteData_3_address0_local  |  37|          9|    4|         36|
    |PermuteData_3_d0_local        |  37|          9|   32|        288|
    |PermuteData_address0_local    |  37|          9|    4|         36|
    |PermuteData_d0_local          |  37|          9|   32|        288|
    |ReadData_1_address0_local     |  81|         17|    4|         68|
    |ReadData_1_address1_local     |  81|         17|    4|         68|
    |ReadData_2_address0_local     |  81|         17|    4|         68|
    |ReadData_2_address1_local     |  81|         17|    4|         68|
    |ReadData_3_address0_local     |  81|         17|    4|         68|
    |ReadData_3_address1_local     |  81|         17|    4|         68|
    |ReadData_address0_local       |  81|         17|    4|         68|
    |ReadData_address1_local       |  81|         17|    4|         68|
    |ap_NS_fsm                     |  81|         17|    1|         17|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_l_4          |   9|          2|    7|         14|
    |l_fu_148                      |   9|          2|    7|         14|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |1241|        271|  207|       2097|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |l_4_reg_3595                 |   7|   0|    7|          0|
    |l_fu_148                     |   7|   0|    7|          0|
    |lshr_ln386_2_reg_3623        |   4|   0|    4|          0|
    |tmp_228_reg_3756             |   1|   0|    1|          0|
    |tmp_229_reg_3911             |   1|   0|    1|          0|
    |tmp_230_reg_4161             |   1|   0|    1|          0|
    |tmp_231_reg_4200             |   1|   0|    1|          0|
    |tmp_236_reg_3744             |   3|   0|    3|          0|
    |tmp_237_reg_3884             |   2|   0|    2|          0|
    |tmp_238_reg_3901             |   2|   0|    2|          0|
    |tmp_239_reg_4183             |   2|   0|    2|          0|
    |tmp_reg_3609                 |   1|   0|    1|          0|
    |trunc_ln388_10_reg_3985      |   2|   0|    2|          0|
    |trunc_ln388_11_reg_4010      |   2|   0|    2|          0|
    |trunc_ln388_12_reg_4045      |   2|   0|    2|          0|
    |trunc_ln388_13_reg_4070      |   2|   0|    2|          0|
    |trunc_ln388_14_reg_4111      |   2|   0|    2|          0|
    |trunc_ln388_15_reg_4136      |   2|   0|    2|          0|
    |trunc_ln388_16_reg_4209      |   2|   0|    2|          0|
    |trunc_ln388_17_reg_4234      |   2|   0|    2|          0|
    |trunc_ln388_18_reg_4275      |   2|   0|    2|          0|
    |trunc_ln388_19_reg_4300      |   2|   0|    2|          0|
    |trunc_ln388_1_reg_3653       |   2|   0|    2|          0|
    |trunc_ln388_20_reg_4335      |   2|   0|    2|          0|
    |trunc_ln388_21_reg_4360      |   2|   0|    2|          0|
    |trunc_ln388_22_reg_4401      |   2|   0|    2|          0|
    |trunc_ln388_23_reg_4426      |   2|   0|    2|          0|
    |trunc_ln388_24_reg_4461      |   2|   0|    2|          0|
    |trunc_ln388_25_reg_4486      |   2|   0|    2|          0|
    |trunc_ln388_26_reg_4527      |   2|   0|    2|          0|
    |trunc_ln388_27_reg_4552      |   2|   0|    2|          0|
    |trunc_ln388_28_reg_4587      |   2|   0|    2|          0|
    |trunc_ln388_29_reg_4612      |   2|   0|    2|          0|
    |trunc_ln388_2_reg_3694       |   2|   0|    2|          0|
    |trunc_ln388_30_reg_4653      |   2|   0|    2|          0|
    |trunc_ln388_31_reg_4678      |   2|   0|    2|          0|
    |trunc_ln388_3_reg_3719       |   2|   0|    2|          0|
    |trunc_ln388_4_reg_3768       |   2|   0|    2|          0|
    |trunc_ln388_5_reg_3793       |   2|   0|    2|          0|
    |trunc_ln388_6_reg_3834       |   2|   0|    2|          0|
    |trunc_ln388_7_reg_3859       |   2|   0|    2|          0|
    |trunc_ln388_8_reg_3919       |   2|   0|    2|          0|
    |trunc_ln388_9_reg_3944       |   2|   0|    2|          0|
    |trunc_ln388_reg_3628         |   2|   0|    2|          0|
    |zext_ln386_1_reg_3688        |   4|   0|   64|         60|
    |zext_ln388_17_reg_3979       |   3|   0|   64|         61|
    |zext_ln388_26_reg_4105       |   2|   0|   64|         62|
    |zext_ln388_35_reg_4269       |   3|   0|   64|         61|
    |zext_ln388_44_reg_4395       |   2|   0|   64|         62|
    |zext_ln388_53_reg_4521       |   2|   0|   64|         62|
    |zext_ln388_62_reg_4647       |   1|   0|   64|         63|
    |zext_ln388_8_reg_3828        |   3|   0|   64|         61|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 135|   0|  627|        492|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_721|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_721|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_721|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_721|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_721|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_386_721|  return value|
|PermuteData_3_address0  |  out|    4|   ap_memory|                        PermuteData_3|         array|
|PermuteData_3_ce0       |  out|    1|   ap_memory|                        PermuteData_3|         array|
|PermuteData_3_we0       |  out|    1|   ap_memory|                        PermuteData_3|         array|
|PermuteData_3_d0        |  out|   32|   ap_memory|                        PermuteData_3|         array|
|PermuteData_2_address0  |  out|    4|   ap_memory|                        PermuteData_2|         array|
|PermuteData_2_ce0       |  out|    1|   ap_memory|                        PermuteData_2|         array|
|PermuteData_2_we0       |  out|    1|   ap_memory|                        PermuteData_2|         array|
|PermuteData_2_d0        |  out|   32|   ap_memory|                        PermuteData_2|         array|
|PermuteData_1_address0  |  out|    4|   ap_memory|                        PermuteData_1|         array|
|PermuteData_1_ce0       |  out|    1|   ap_memory|                        PermuteData_1|         array|
|PermuteData_1_we0       |  out|    1|   ap_memory|                        PermuteData_1|         array|
|PermuteData_1_d0        |  out|   32|   ap_memory|                        PermuteData_1|         array|
|PermuteData_address0    |  out|    4|   ap_memory|                          PermuteData|         array|
|PermuteData_ce0         |  out|    1|   ap_memory|                          PermuteData|         array|
|PermuteData_we0         |  out|    1|   ap_memory|                          PermuteData|         array|
|PermuteData_d0          |  out|   32|   ap_memory|                          PermuteData|         array|
|InputIndex_address0     |  out|    6|   ap_memory|                           InputIndex|         array|
|InputIndex_ce0          |  out|    1|   ap_memory|                           InputIndex|         array|
|InputIndex_q0           |   in|    6|   ap_memory|                           InputIndex|         array|
|InputIndex_address1     |  out|    6|   ap_memory|                           InputIndex|         array|
|InputIndex_ce1          |  out|    1|   ap_memory|                           InputIndex|         array|
|InputIndex_q1           |   in|    6|   ap_memory|                           InputIndex|         array|
|ReadData_address0       |  out|    4|   ap_memory|                             ReadData|         array|
|ReadData_ce0            |  out|    1|   ap_memory|                             ReadData|         array|
|ReadData_q0             |   in|   32|   ap_memory|                             ReadData|         array|
|ReadData_address1       |  out|    4|   ap_memory|                             ReadData|         array|
|ReadData_ce1            |  out|    1|   ap_memory|                             ReadData|         array|
|ReadData_q1             |   in|   32|   ap_memory|                             ReadData|         array|
|ReadData_1_address0     |  out|    4|   ap_memory|                           ReadData_1|         array|
|ReadData_1_ce0          |  out|    1|   ap_memory|                           ReadData_1|         array|
|ReadData_1_q0           |   in|   32|   ap_memory|                           ReadData_1|         array|
|ReadData_1_address1     |  out|    4|   ap_memory|                           ReadData_1|         array|
|ReadData_1_ce1          |  out|    1|   ap_memory|                           ReadData_1|         array|
|ReadData_1_q1           |   in|   32|   ap_memory|                           ReadData_1|         array|
|ReadData_2_address0     |  out|    4|   ap_memory|                           ReadData_2|         array|
|ReadData_2_ce0          |  out|    1|   ap_memory|                           ReadData_2|         array|
|ReadData_2_q0           |   in|   32|   ap_memory|                           ReadData_2|         array|
|ReadData_2_address1     |  out|    4|   ap_memory|                           ReadData_2|         array|
|ReadData_2_ce1          |  out|    1|   ap_memory|                           ReadData_2|         array|
|ReadData_2_q1           |   in|   32|   ap_memory|                           ReadData_2|         array|
|ReadData_3_address0     |  out|    4|   ap_memory|                           ReadData_3|         array|
|ReadData_3_ce0          |  out|    1|   ap_memory|                           ReadData_3|         array|
|ReadData_3_q0           |   in|   32|   ap_memory|                           ReadData_3|         array|
|ReadData_3_address1     |  out|    4|   ap_memory|                           ReadData_3|         array|
|ReadData_3_ce1          |  out|    1|   ap_memory|                           ReadData_3|         array|
|ReadData_3_q1           |   in|   32|   ap_memory|                           ReadData_3|         array|
+------------------------+-----+-----+------------+-------------------------------------+--------------+

