<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1836" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1836{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1836{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1836{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1836{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1836{left:101px;bottom:944px;letter-spacing:0.17px;}
#t6_1836{left:132px;bottom:944px;letter-spacing:0.17px;word-spacing:-0.03px;}
#t7_1836{left:385px;bottom:944px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t8_1836{left:157px;bottom:892px;letter-spacing:0.17px;}
#t9_1836{left:385px;bottom:822px;letter-spacing:0.12px;word-spacing:0.07px;}
#ta_1836{left:385px;bottom:804px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tb_1836{left:510px;bottom:813px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tc_1836{left:588px;bottom:811px;letter-spacing:0.13px;word-spacing:-0.03px;}
#td_1836{left:682px;bottom:819px;}
#te_1836{left:716px;bottom:920px;letter-spacing:0.09px;word-spacing:0.09px;}
#tf_1836{left:716px;bottom:902px;letter-spacing:0.12px;}
#tg_1836{left:716px;bottom:883px;letter-spacing:0.12px;word-spacing:-0.03px;}
#th_1836{left:716px;bottom:865px;letter-spacing:0.1px;word-spacing:-0.02px;}
#ti_1836{left:157px;bottom:813px;letter-spacing:0.15px;}
#tj_1836{left:716px;bottom:841px;letter-spacing:0.09px;word-spacing:0.2px;}
#tk_1836{left:716px;bottom:822px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tl_1836{left:716px;bottom:804px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tm_1836{left:716px;bottom:786px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tn_1836{left:157px;bottom:734px;letter-spacing:0.1px;word-spacing:0.09px;}
#to_1836{left:716px;bottom:761px;letter-spacing:0.11px;word-spacing:0.32px;}
#tp_1836{left:716px;bottom:743px;letter-spacing:0.08px;}
#tq_1836{left:716px;bottom:724px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tr_1836{left:716px;bottom:706px;letter-spacing:-0.06px;}
#ts_1836{left:101px;bottom:682px;letter-spacing:0.17px;}
#tt_1836{left:132px;bottom:682px;letter-spacing:0.17px;word-spacing:-0.03px;}
#tu_1836{left:385px;bottom:682px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tv_1836{left:157px;bottom:657px;letter-spacing:0.17px;}
#tw_1836{left:430px;bottom:657px;letter-spacing:0.09px;word-spacing:0.07px;}
#tx_1836{left:157px;bottom:596px;letter-spacing:0.1px;word-spacing:0.09px;}
#ty_1836{left:385px;bottom:605px;letter-spacing:0.12px;word-spacing:0.07px;}
#tz_1836{left:385px;bottom:587px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t10_1836{left:510px;bottom:596px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t11_1836{left:588px;bottom:633px;letter-spacing:0.1px;word-spacing:0.02px;}
#t12_1836{left:588px;bottom:614px;letter-spacing:0.1px;word-spacing:0.1px;}
#t13_1836{left:588px;bottom:596px;letter-spacing:0.11px;word-spacing:0.14px;}
#t14_1836{left:588px;bottom:578px;letter-spacing:0.11px;word-spacing:0.02px;}
#t15_1836{left:588px;bottom:559px;letter-spacing:0.1px;}
#t16_1836{left:101px;bottom:535px;letter-spacing:0.17px;}
#t17_1836{left:146px;bottom:535px;letter-spacing:0.12px;word-spacing:-0.15px;}
#t18_1836{left:101px;bottom:517px;letter-spacing:0.13px;}
#t19_1836{left:386px;bottom:523px;letter-spacing:0.13px;word-spacing:0.03px;}
#t1a_1836{left:471px;bottom:523px;}
#t1b_1836{left:396px;bottom:504px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t1c_1836{left:487px;bottom:514px;letter-spacing:0.11px;word-spacing:0.07px;}
#t1d_1836{left:157px;bottom:492px;letter-spacing:0.1px;}
#t1e_1836{left:101px;bottom:468px;letter-spacing:0.18px;}
#t1f_1836{left:132px;bottom:468px;letter-spacing:0.14px;word-spacing:-0.27px;}
#t1g_1836{left:385px;bottom:459px;letter-spacing:0.12px;word-spacing:0.08px;}
#t1h_1836{left:385px;bottom:440px;letter-spacing:0.13px;word-spacing:-1.5px;}
#t1i_1836{left:510px;bottom:449px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1j_1836{left:588px;bottom:468px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1k_1836{left:588px;bottom:449px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1l_1836{left:588px;bottom:431px;letter-spacing:0.11px;word-spacing:-0.31px;}
#t1m_1836{left:157px;bottom:437px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1n_1836{left:101px;bottom:407px;letter-spacing:0.18px;}
#t1o_1836{left:136px;bottom:407px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1p_1836{left:430px;bottom:394px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1q_1836{left:157px;bottom:382px;letter-spacing:0.15px;}
#t1r_1836{left:96px;bottom:1038px;letter-spacing:-0.18px;word-spacing:1.21px;}
#t1s_1836{left:161px;bottom:1038px;}
#t1t_1836{left:167px;bottom:1038px;letter-spacing:0.12px;}
#t1u_1836{left:201px;bottom:1038px;letter-spacing:0.16px;word-spacing:0.03px;}
#t1v_1836{left:183px;bottom:1000px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1w_1836{left:186px;bottom:978px;letter-spacing:0.14px;word-spacing:0.07px;}
#t1x_1836{left:284px;bottom:986px;}
#t1y_1836{left:405px;bottom:1000px;letter-spacing:-0.11px;word-spacing:0.21px;}
#t1z_1836{left:392px;bottom:978px;letter-spacing:0.14px;}
#t20_1836{left:464px;bottom:986px;}
#t21_1836{left:507px;bottom:1010px;letter-spacing:0.11px;}
#t22_1836{left:501px;bottom:991px;letter-spacing:0.13px;}
#t23_1836{left:514px;bottom:969px;letter-spacing:0.14px;}
#t24_1836{left:545px;bottom:976px;}
#t25_1836{left:612px;bottom:1000px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t26_1836{left:595px;bottom:978px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t27_1836{left:693px;bottom:986px;}
#t28_1836{left:739px;bottom:1000px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t29_1836{left:723px;bottom:978px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t2a_1836{left:820px;bottom:986px;}
#t2b_1836{left:101px;bottom:359px;letter-spacing:-0.14px;}
#t2c_1836{left:123px;bottom:343px;letter-spacing:-0.14px;}
#t2d_1836{left:145px;bottom:343px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2e_1836{left:123px;bottom:326px;letter-spacing:-0.14px;}
#t2f_1836{left:145px;bottom:326px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#t2g_1836{left:145px;bottom:312px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2h_1836{left:123px;bottom:295px;letter-spacing:-0.14px;}
#t2i_1836{left:145px;bottom:295px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t2j_1836{left:145px;bottom:282px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2k_1836{left:123px;bottom:265px;letter-spacing:-0.14px;}
#t2l_1836{left:145px;bottom:265px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t2m_1836{left:830px;bottom:265px;}
#t2n_1836{left:145px;bottom:251px;letter-spacing:-0.12px;word-spacing:0.45px;}
#t2o_1836{left:830px;bottom:251px;}
#t2p_1836{left:145px;bottom:237px;letter-spacing:-0.13px;word-spacing:0.99px;}
#t2q_1836{left:145px;bottom:224px;letter-spacing:-0.09px;}
#t2r_1836{left:123px;bottom:207px;letter-spacing:-0.14px;}
#t2s_1836{left:145px;bottom:207px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t2t_1836{left:145px;bottom:193px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2u_1836{left:123px;bottom:176px;letter-spacing:-0.14px;}
#t2v_1836{left:145px;bottom:176px;letter-spacing:-0.12px;word-spacing:0.19px;}
#t2w_1836{left:145px;bottom:162px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2x_1836{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1836{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1836{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s3_1836{font-size:15px;font-family:Arial_61s;color:#000;}
.s4_1836{font-size:12px;font-family:Arial_61s;color:#000;}
.s5_1836{font-size:15px;font-family:Arial_68b;color:#000;}
.s6_1836{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1836{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_1836{font-size:12px;font-family:Arial-Bold_61q;color:#000;}
.s9_1836{font-size:14px;font-family:Arial-BoldItalic_623;color:#000;}
.sa_1836{font-size:14px;font-family:Arial-Italic_62c;color:#000;}
.sb_1836{font-size:14px;font-family:Arial-Italic_62g;color:#000;}
.sc_1836{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1836" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62g;
	src: url("fonts/Arial-Italic_62g.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: Arial_68b;
	src: url("fonts/Arial_68b.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1836Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1836" style="-webkit-user-select: none;"><object width="935" height="1210" data="1836/1836.svg" type="image/svg+xml" id="pdf1836" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1836" class="t s1_1836">General-Purpose Instructions in 64-Bit Mode </span><span id="t2_1836" class="t s1_1836">569 </span>
<span id="t3_1836" class="t s1_1836">24594—Rev. 3.35—June 2023 </span><span id="t4_1836" class="t s1_1836">AMD64 Technology </span>
<span id="t5_1836" class="t s2_1836">JMP</span><span id="t6_1836" class="t s3_1836">—Jump Near </span><span id="t7_1836" class="t s3_1836">See “Near Branches in 64-Bit Mode” in APM Volume 1. </span>
<span id="t8_1836" class="t s3_1836">EB </span>
<span id="t9_1836" class="t s3_1836">Promoted to </span>
<span id="ta_1836" class="t s3_1836">64 bits. </span>
<span id="tb_1836" class="t s3_1836">64 bits </span>
<span id="tc_1836" class="t s3_1836">Can’t encode. </span>
<span id="td_1836" class="t s4_1836">6 </span>
<span id="te_1836" class="t s3_1836">RIP = RIP + 8-bit </span>
<span id="tf_1836" class="t s3_1836">displacement </span>
<span id="tg_1836" class="t s3_1836">sign-extended to </span>
<span id="th_1836" class="t s3_1836">64 bits. </span>
<span id="ti_1836" class="t s3_1836">E9 </span>
<span id="tj_1836" class="t s3_1836">RIP = RIP + 32- </span>
<span id="tk_1836" class="t s3_1836">bit displacement </span>
<span id="tl_1836" class="t s3_1836">sign-extended to </span>
<span id="tm_1836" class="t s3_1836">64 bits. </span>
<span id="tn_1836" class="t s3_1836">FF /4 </span>
<span id="to_1836" class="t s3_1836">RIP = 64-bit </span>
<span id="tp_1836" class="t s3_1836">offset from </span>
<span id="tq_1836" class="t s3_1836">register or </span>
<span id="tr_1836" class="t s3_1836">memory. </span>
<span id="ts_1836" class="t s2_1836">JMP</span><span id="tt_1836" class="t s3_1836">—Jump Far </span><span id="tu_1836" class="t s3_1836">See “Branches to 64-Bit Offsets” in APM Volume 1. </span>
<span id="tv_1836" class="t s3_1836">EA </span><span id="tw_1836" class="t s3_1836">INVALID IN 64-BIT MODE (invalid-opcode exception) </span>
<span id="tx_1836" class="t s3_1836">FF /5 </span>
<span id="ty_1836" class="t s3_1836">Promoted to </span>
<span id="tz_1836" class="t s3_1836">64 bits. </span>
<span id="t10_1836" class="t s3_1836">32 bits </span>
<span id="t11_1836" class="t s3_1836">If selector points to a gate, then </span>
<span id="t12_1836" class="t s3_1836">RIP = 64-bit offset from gate, else </span>
<span id="t13_1836" class="t s3_1836">RIP = zero-extended 32-bit offset </span>
<span id="t14_1836" class="t s3_1836">from far pointer referenced in </span>
<span id="t15_1836" class="t s3_1836">instruction. </span>
<span id="t16_1836" class="t s2_1836">LAHF </span><span id="t17_1836" class="t s3_1836">- Load Status Flags into AH </span>
<span id="t18_1836" class="t s3_1836">Register </span>
<span id="t19_1836" class="t s3_1836">Same as leg</span><span id="t1a_1836" class="t s5_1836">- </span>
<span id="t1b_1836" class="t s3_1836">acy mode. </span>
<span id="t1c_1836" class="t s3_1836">Not relevant. </span>
<span id="t1d_1836" class="t s3_1836">9F </span>
<span id="t1e_1836" class="t s2_1836">LAR</span><span id="t1f_1836" class="t s3_1836">—Load Access Rights Byte </span>
<span id="t1g_1836" class="t s3_1836">Same as </span>
<span id="t1h_1836" class="t s3_1836">legacy mode. </span>
<span id="t1i_1836" class="t s3_1836">32 bits </span>
<span id="t1j_1836" class="t s3_1836">Zero-extends 32- </span>
<span id="t1k_1836" class="t s3_1836">bit register </span>
<span id="t1l_1836" class="t s3_1836">results to 64 bits. </span>
<span id="t1m_1836" class="t s3_1836">0F 02 </span>
<span id="t1n_1836" class="t s2_1836">LDS </span><span id="t1o_1836" class="t s3_1836">- Load DS Far Pointer </span>
<span id="t1p_1836" class="t s3_1836">INVALID IN 64-BIT MODE (invalid-opcode exception) </span>
<span id="t1q_1836" class="t s3_1836">C5 </span>
<span id="t1r_1836" class="t s6_1836">Table B</span><span id="t1s_1836" class="t s7_1836">-</span><span id="t1t_1836" class="t s6_1836">1. </span><span id="t1u_1836" class="t s6_1836">Operations and Operands in 64-Bit Mode (continued) </span>
<span id="t1v_1836" class="t s2_1836">Instruction and </span>
<span id="t1w_1836" class="t s2_1836">Opcode (hex) </span>
<span id="t1x_1836" class="t s8_1836">1 </span>
<span id="t1y_1836" class="t s2_1836">Type of </span>
<span id="t1z_1836" class="t s2_1836">Operation </span>
<span id="t20_1836" class="t s8_1836">2 </span>
<span id="t21_1836" class="t s2_1836">Default </span>
<span id="t22_1836" class="t s2_1836">Operand </span>
<span id="t23_1836" class="t s2_1836">Size </span>
<span id="t24_1836" class="t s8_1836">3 </span>
<span id="t25_1836" class="t s2_1836">For 32-Bit </span>
<span id="t26_1836" class="t s2_1836">Operand Size </span>
<span id="t27_1836" class="t s8_1836">4 </span>
<span id="t28_1836" class="t s2_1836">For 64-Bit </span>
<span id="t29_1836" class="t s2_1836">Operand Size </span>
<span id="t2a_1836" class="t s8_1836">4 </span>
<span id="t2b_1836" class="t s9_1836">Notes: </span>
<span id="t2c_1836" class="t sa_1836">1. </span><span id="t2d_1836" class="t sa_1836">See “General Rules for 64-Bit Mode” on page 559, for opcodes that do not appear in this table. </span>
<span id="t2e_1836" class="t sa_1836">2. </span><span id="t2f_1836" class="t sa_1836">The type of operation, excluding considerations of operand size or extension of results. See “General Rules for 64- </span>
<span id="t2g_1836" class="t sa_1836">Bit Mode” on page 559 for definitions of “Promoted to 64 bits” and related topics. </span>
<span id="t2h_1836" class="t sa_1836">3. </span><span id="t2i_1836" class="t sa_1836">If “Type of Operation” is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults </span>
<span id="t2j_1836" class="t sa_1836">to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored. </span>
<span id="t2k_1836" class="t sa_1836">4. </span><span id="t2l_1836" class="t sa_1836">Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result oper</span><span id="t2m_1836" class="t sb_1836">- </span>
<span id="t2n_1836" class="t sa_1836">ands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respec</span><span id="t2o_1836" class="t sb_1836">- </span>
<span id="t2p_1836" class="t sa_1836">tively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 </span>
<span id="t2q_1836" class="t sa_1836">bits. </span>
<span id="t2r_1836" class="t sa_1836">5. </span><span id="t2s_1836" class="t sa_1836">Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address </span>
<span id="t2t_1836" class="t sa_1836">size, any pointer and count registers are zero-extended to 64 bits. </span>
<span id="t2u_1836" class="t sa_1836">6. </span><span id="t2v_1836" class="t sa_1836">The default operand size can be overridden to 16 bits with 66h prefix, but there is no 32-bit operand-size override </span>
<span id="t2w_1836" class="t sa_1836">in 64-bit mode. </span>
<span id="t2x_1836" class="t sc_1836">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
