
MyProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cb4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d4  08008e54  08008e54  00018e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009528  08009528  0002025c  2**0
                  CONTENTS
  4 .ARM          00000008  08009528  08009528  00019528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009530  08009530  0002025c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009530  08009530  00019530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009534  08009534  00019534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000080  08009538  00020080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .noinit       00000044  20000000  20000000  00030000  2**2
                  ALLOC
 10 .ip_code      00000000  08060000  08060000  0002025c  2**0
                  CONTENTS
 11 .bss          00000240  2000025c  2000025c  0002025c  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000049c  2000049c  0002025c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000127e5  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00002d91  00000000  00000000  00032a71  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001188  00000000  00000000  00035808  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001000  00000000  00000000  00036990  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00018969  00000000  00000000  00037990  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   000123e6  00000000  00000000  000502f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    0009405a  00000000  00000000  000626df  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  000f6739  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00004d24  00000000  00000000  000f67b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000025c 	.word	0x2000025c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008e3c 	.word	0x08008e3c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000260 	.word	0x20000260
 80001dc:	08008e3c 	.word	0x08008e3c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000594:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <HAL_Init+0x40>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0d      	ldr	r2, [pc, #52]	; (80005d0 <HAL_Init+0x40>)
 800059a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800059e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005a0:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <HAL_Init+0x40>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a0a      	ldr	r2, [pc, #40]	; (80005d0 <HAL_Init+0x40>)
 80005a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <HAL_Init+0x40>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <HAL_Init+0x40>)
 80005b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b8:	2003      	movs	r0, #3
 80005ba:	f000 f8fb 	bl	80007b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005be:	2000      	movs	r0, #0
 80005c0:	f007 fda0 	bl	8008104 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005c4:	f007 fc10 	bl	8007de8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005c8:	2300      	movs	r3, #0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40023c00 	.word	0x40023c00

080005d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005d8:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <HAL_IncTick+0x20>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	461a      	mov	r2, r3
 80005de:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <HAL_IncTick+0x24>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4413      	add	r3, r2
 80005e4:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <HAL_IncTick+0x24>)
 80005e6:	6013      	str	r3, [r2, #0]
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20000084 	.word	0x20000084
 80005f8:	2000028c 	.word	0x2000028c

080005fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000600:	4b03      	ldr	r3, [pc, #12]	; (8000610 <HAL_GetTick+0x14>)
 8000602:	681b      	ldr	r3, [r3, #0]
}
 8000604:	4618      	mov	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	2000028c 	.word	0x2000028c

08000614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000614:	b480      	push	{r7}
 8000616:	b085      	sub	sp, #20
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f003 0307 	and.w	r3, r3, #7
 8000622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000624:	4b0c      	ldr	r3, [pc, #48]	; (8000658 <__NVIC_SetPriorityGrouping+0x44>)
 8000626:	68db      	ldr	r3, [r3, #12]
 8000628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800062a:	68ba      	ldr	r2, [r7, #8]
 800062c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000630:	4013      	ands	r3, r2
 8000632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800063c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000646:	4a04      	ldr	r2, [pc, #16]	; (8000658 <__NVIC_SetPriorityGrouping+0x44>)
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	60d3      	str	r3, [r2, #12]
}
 800064c:	bf00      	nop
 800064e:	3714      	adds	r7, #20
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	e000ed00 	.word	0xe000ed00

0800065c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000660:	4b04      	ldr	r3, [pc, #16]	; (8000674 <__NVIC_GetPriorityGrouping+0x18>)
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	0a1b      	lsrs	r3, r3, #8
 8000666:	f003 0307 	and.w	r3, r3, #7
}
 800066a:	4618      	mov	r0, r3
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	e000ed00 	.word	0xe000ed00

08000678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000686:	2b00      	cmp	r3, #0
 8000688:	db0b      	blt.n	80006a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	f003 021f 	and.w	r2, r3, #31
 8000690:	4907      	ldr	r1, [pc, #28]	; (80006b0 <__NVIC_EnableIRQ+0x38>)
 8000692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000696:	095b      	lsrs	r3, r3, #5
 8000698:	2001      	movs	r0, #1
 800069a:	fa00 f202 	lsl.w	r2, r0, r2
 800069e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	e000e100 	.word	0xe000e100

080006b4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	db10      	blt.n	80006e8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006c6:	79fb      	ldrb	r3, [r7, #7]
 80006c8:	f003 021f 	and.w	r2, r3, #31
 80006cc:	4909      	ldr	r1, [pc, #36]	; (80006f4 <__NVIC_DisableIRQ+0x40>)
 80006ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d2:	095b      	lsrs	r3, r3, #5
 80006d4:	2001      	movs	r0, #1
 80006d6:	fa00 f202 	lsl.w	r2, r0, r2
 80006da:	3320      	adds	r3, #32
 80006dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80006e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80006e4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 80006e8:	bf00      	nop
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	e000e100 	.word	0xe000e100

080006f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	6039      	str	r1, [r7, #0]
 8000702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000708:	2b00      	cmp	r3, #0
 800070a:	db0a      	blt.n	8000722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	b2da      	uxtb	r2, r3
 8000710:	490c      	ldr	r1, [pc, #48]	; (8000744 <__NVIC_SetPriority+0x4c>)
 8000712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000716:	0112      	lsls	r2, r2, #4
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	440b      	add	r3, r1
 800071c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000720:	e00a      	b.n	8000738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	b2da      	uxtb	r2, r3
 8000726:	4908      	ldr	r1, [pc, #32]	; (8000748 <__NVIC_SetPriority+0x50>)
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	f003 030f 	and.w	r3, r3, #15
 800072e:	3b04      	subs	r3, #4
 8000730:	0112      	lsls	r2, r2, #4
 8000732:	b2d2      	uxtb	r2, r2
 8000734:	440b      	add	r3, r1
 8000736:	761a      	strb	r2, [r3, #24]
}
 8000738:	bf00      	nop
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	e000e100 	.word	0xe000e100
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800074c:	b480      	push	{r7}
 800074e:	b089      	sub	sp, #36	; 0x24
 8000750:	af00      	add	r7, sp, #0
 8000752:	60f8      	str	r0, [r7, #12]
 8000754:	60b9      	str	r1, [r7, #8]
 8000756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	f003 0307 	and.w	r3, r3, #7
 800075e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000760:	69fb      	ldr	r3, [r7, #28]
 8000762:	f1c3 0307 	rsb	r3, r3, #7
 8000766:	2b04      	cmp	r3, #4
 8000768:	bf28      	it	cs
 800076a:	2304      	movcs	r3, #4
 800076c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800076e:	69fb      	ldr	r3, [r7, #28]
 8000770:	3304      	adds	r3, #4
 8000772:	2b06      	cmp	r3, #6
 8000774:	d902      	bls.n	800077c <NVIC_EncodePriority+0x30>
 8000776:	69fb      	ldr	r3, [r7, #28]
 8000778:	3b03      	subs	r3, #3
 800077a:	e000      	b.n	800077e <NVIC_EncodePriority+0x32>
 800077c:	2300      	movs	r3, #0
 800077e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000780:	f04f 32ff 	mov.w	r2, #4294967295
 8000784:	69bb      	ldr	r3, [r7, #24]
 8000786:	fa02 f303 	lsl.w	r3, r2, r3
 800078a:	43da      	mvns	r2, r3
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	401a      	ands	r2, r3
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000794:	f04f 31ff 	mov.w	r1, #4294967295
 8000798:	697b      	ldr	r3, [r7, #20]
 800079a:	fa01 f303 	lsl.w	r3, r1, r3
 800079e:	43d9      	mvns	r1, r3
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a4:	4313      	orrs	r3, r2
         );
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3724      	adds	r7, #36	; 0x24
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
	...

080007b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2b07      	cmp	r3, #7
 80007c0:	d00f      	beq.n	80007e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2b06      	cmp	r3, #6
 80007c6:	d00c      	beq.n	80007e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2b05      	cmp	r3, #5
 80007cc:	d009      	beq.n	80007e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	2b04      	cmp	r3, #4
 80007d2:	d006      	beq.n	80007e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	d003      	beq.n	80007e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007da:	2192      	movs	r1, #146	; 0x92
 80007dc:	4804      	ldr	r0, [pc, #16]	; (80007f0 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80007de:	f007 fadd 	bl	8007d9c <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e2:	6878      	ldr	r0, [r7, #4]
 80007e4:	f7ff ff16 	bl	8000614 <__NVIC_SetPriorityGrouping>
}
 80007e8:	bf00      	nop
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	08008e54 	.word	0x08008e54

080007f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	60b9      	str	r1, [r7, #8]
 80007fe:	607a      	str	r2, [r7, #4]
 8000800:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2b0f      	cmp	r3, #15
 800080a:	d903      	bls.n	8000814 <HAL_NVIC_SetPriority+0x20>
 800080c:	21aa      	movs	r1, #170	; 0xaa
 800080e:	480e      	ldr	r0, [pc, #56]	; (8000848 <HAL_NVIC_SetPriority+0x54>)
 8000810:	f007 fac4 	bl	8007d9c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	2b0f      	cmp	r3, #15
 8000818:	d903      	bls.n	8000822 <HAL_NVIC_SetPriority+0x2e>
 800081a:	21ab      	movs	r1, #171	; 0xab
 800081c:	480a      	ldr	r0, [pc, #40]	; (8000848 <HAL_NVIC_SetPriority+0x54>)
 800081e:	f007 fabd 	bl	8007d9c <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000822:	f7ff ff1b 	bl	800065c <__NVIC_GetPriorityGrouping>
 8000826:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	68b9      	ldr	r1, [r7, #8]
 800082c:	6978      	ldr	r0, [r7, #20]
 800082e:	f7ff ff8d 	bl	800074c <NVIC_EncodePriority>
 8000832:	4602      	mov	r2, r0
 8000834:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000838:	4611      	mov	r1, r2
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff5c 	bl	80006f8 <__NVIC_SetPriority>
}
 8000840:	bf00      	nop
 8000842:	3718      	adds	r7, #24
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	08008e54 	.word	0x08008e54

0800084c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	4603      	mov	r3, r0
 8000854:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8000856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800085a:	2b00      	cmp	r3, #0
 800085c:	da03      	bge.n	8000866 <HAL_NVIC_EnableIRQ+0x1a>
 800085e:	21be      	movs	r1, #190	; 0xbe
 8000860:	4805      	ldr	r0, [pc, #20]	; (8000878 <HAL_NVIC_EnableIRQ+0x2c>)
 8000862:	f007 fa9b 	bl	8007d9c <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff ff04 	bl	8000678 <__NVIC_EnableIRQ>
}
 8000870:	bf00      	nop
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	08008e54 	.word	0x08008e54

0800087c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8000886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088a:	2b00      	cmp	r3, #0
 800088c:	da03      	bge.n	8000896 <HAL_NVIC_DisableIRQ+0x1a>
 800088e:	21ce      	movs	r1, #206	; 0xce
 8000890:	4805      	ldr	r0, [pc, #20]	; (80008a8 <HAL_NVIC_DisableIRQ+0x2c>)
 8000892:	f007 fa83 	bl	8007d9c <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff ff0a 	bl	80006b4 <__NVIC_DisableIRQ>
}
 80008a0:	bf00      	nop
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	08008e54 	.word	0x08008e54

080008ac <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d101      	bne.n	80008be <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80008ba:	2301      	movs	r3, #1
 80008bc:	e017      	b.n	80008ee <HAL_CRC_Init+0x42>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4a0d      	ldr	r2, [pc, #52]	; (80008f8 <HAL_CRC_Init+0x4c>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d003      	beq.n	80008d0 <HAL_CRC_Init+0x24>
 80008c8:	2168      	movs	r1, #104	; 0x68
 80008ca:	480c      	ldr	r0, [pc, #48]	; (80008fc <HAL_CRC_Init+0x50>)
 80008cc:	f007 fa66 	bl	8007d9c <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	795b      	ldrb	r3, [r3, #5]
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d105      	bne.n	80008e6 <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2200      	movs	r2, #0
 80008de:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80008e0:	6878      	ldr	r0, [r7, #4]
 80008e2:	f007 faa9 	bl	8007e38 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2201      	movs	r2, #1
 80008ea:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80008ec:	2300      	movs	r3, #0
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40023000 	.word	0x40023000
 80008fc:	08008e90 	.word	0x08008e90

08000900 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8000900:	b480      	push	{r7}
 8000902:	b087      	sub	sp, #28
 8000904:	af00      	add	r7, sp, #0
 8000906:	60f8      	str	r0, [r7, #12]
 8000908:	60b9      	str	r1, [r7, #8]
 800090a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800090c:	2300      	movs	r3, #0
 800090e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	2202      	movs	r2, #2
 8000914:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	689a      	ldr	r2, [r3, #8]
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f042 0201 	orr.w	r2, r2, #1
 8000924:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8000926:	2300      	movs	r3, #0
 8000928:	617b      	str	r3, [r7, #20]
 800092a:	e00a      	b.n	8000942 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	68ba      	ldr	r2, [r7, #8]
 8000932:	441a      	add	r2, r3
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	6812      	ldr	r2, [r2, #0]
 800093a:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	3301      	adds	r3, #1
 8000940:	617b      	str	r3, [r7, #20]
 8000942:	697a      	ldr	r2, [r7, #20]
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	429a      	cmp	r2, r3
 8000948:	d3f0      	bcc.n	800092c <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	2201      	movs	r2, #1
 8000956:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8000958:	693b      	ldr	r3, [r7, #16]
}
 800095a:	4618      	mov	r0, r3
 800095c:	371c      	adds	r7, #28
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
	...

08000968 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b086      	sub	sp, #24
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000974:	f7ff fe42 	bl	80005fc <HAL_GetTick>
 8000978:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d101      	bne.n	8000984 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000980:	2301      	movs	r3, #1
 8000982:	e204      	b.n	8000d8e <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a97      	ldr	r2, [pc, #604]	; (8000be8 <HAL_DMA_Init+0x280>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d04e      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4a96      	ldr	r2, [pc, #600]	; (8000bec <HAL_DMA_Init+0x284>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d049      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a94      	ldr	r2, [pc, #592]	; (8000bf0 <HAL_DMA_Init+0x288>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d044      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a93      	ldr	r2, [pc, #588]	; (8000bf4 <HAL_DMA_Init+0x28c>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d03f      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a91      	ldr	r2, [pc, #580]	; (8000bf8 <HAL_DMA_Init+0x290>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d03a      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a90      	ldr	r2, [pc, #576]	; (8000bfc <HAL_DMA_Init+0x294>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d035      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a8e      	ldr	r2, [pc, #568]	; (8000c00 <HAL_DMA_Init+0x298>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d030      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a8d      	ldr	r2, [pc, #564]	; (8000c04 <HAL_DMA_Init+0x29c>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d02b      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a8b      	ldr	r2, [pc, #556]	; (8000c08 <HAL_DMA_Init+0x2a0>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d026      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4a8a      	ldr	r2, [pc, #552]	; (8000c0c <HAL_DMA_Init+0x2a4>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d021      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a88      	ldr	r2, [pc, #544]	; (8000c10 <HAL_DMA_Init+0x2a8>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d01c      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a87      	ldr	r2, [pc, #540]	; (8000c14 <HAL_DMA_Init+0x2ac>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d017      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a85      	ldr	r2, [pc, #532]	; (8000c18 <HAL_DMA_Init+0x2b0>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d012      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a84      	ldr	r2, [pc, #528]	; (8000c1c <HAL_DMA_Init+0x2b4>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d00d      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a82      	ldr	r2, [pc, #520]	; (8000c20 <HAL_DMA_Init+0x2b8>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d008      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a81      	ldr	r2, [pc, #516]	; (8000c24 <HAL_DMA_Init+0x2bc>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d003      	beq.n	8000a2c <HAL_DMA_Init+0xc4>
 8000a24:	21b8      	movs	r1, #184	; 0xb8
 8000a26:	4880      	ldr	r0, [pc, #512]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000a28:	f007 f9b8 	bl	8007d9c <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d026      	beq.n	8000a82 <HAL_DMA_Init+0x11a>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000a3c:	d021      	beq.n	8000a82 <HAL_DMA_Init+0x11a>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8000a46:	d01c      	beq.n	8000a82 <HAL_DMA_Init+0x11a>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8000a50:	d017      	beq.n	8000a82 <HAL_DMA_Init+0x11a>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000a5a:	d012      	beq.n	8000a82 <HAL_DMA_Init+0x11a>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8000a64:	d00d      	beq.n	8000a82 <HAL_DMA_Init+0x11a>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8000a6e:	d008      	beq.n	8000a82 <HAL_DMA_Init+0x11a>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8000a78:	d003      	beq.n	8000a82 <HAL_DMA_Init+0x11a>
 8000a7a:	21b9      	movs	r1, #185	; 0xb9
 8000a7c:	486a      	ldr	r0, [pc, #424]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000a7e:	f007 f98d 	bl	8007d9c <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d00b      	beq.n	8000aa2 <HAL_DMA_Init+0x13a>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	2b40      	cmp	r3, #64	; 0x40
 8000a90:	d007      	beq.n	8000aa2 <HAL_DMA_Init+0x13a>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	2b80      	cmp	r3, #128	; 0x80
 8000a98:	d003      	beq.n	8000aa2 <HAL_DMA_Init+0x13a>
 8000a9a:	21ba      	movs	r1, #186	; 0xba
 8000a9c:	4862      	ldr	r0, [pc, #392]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000a9e:	f007 f97d 	bl	8007d9c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000aaa:	d007      	beq.n	8000abc <HAL_DMA_Init+0x154>
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d003      	beq.n	8000abc <HAL_DMA_Init+0x154>
 8000ab4:	21bb      	movs	r1, #187	; 0xbb
 8000ab6:	485c      	ldr	r0, [pc, #368]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000ab8:	f007 f970 	bl	8007d9c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	691b      	ldr	r3, [r3, #16]
 8000ac0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ac4:	d007      	beq.n	8000ad6 <HAL_DMA_Init+0x16e>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	691b      	ldr	r3, [r3, #16]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d003      	beq.n	8000ad6 <HAL_DMA_Init+0x16e>
 8000ace:	21bc      	movs	r1, #188	; 0xbc
 8000ad0:	4855      	ldr	r0, [pc, #340]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000ad2:	f007 f963 	bl	8007d9c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	695b      	ldr	r3, [r3, #20]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d00d      	beq.n	8000afa <HAL_DMA_Init+0x192>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	695b      	ldr	r3, [r3, #20]
 8000ae2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000ae6:	d008      	beq.n	8000afa <HAL_DMA_Init+0x192>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	695b      	ldr	r3, [r3, #20]
 8000aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000af0:	d003      	beq.n	8000afa <HAL_DMA_Init+0x192>
 8000af2:	21bd      	movs	r1, #189	; 0xbd
 8000af4:	484c      	ldr	r0, [pc, #304]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000af6:	f007 f951 	bl	8007d9c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	699b      	ldr	r3, [r3, #24]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d00d      	beq.n	8000b1e <HAL_DMA_Init+0x1b6>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	699b      	ldr	r3, [r3, #24]
 8000b06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b0a:	d008      	beq.n	8000b1e <HAL_DMA_Init+0x1b6>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000b14:	d003      	beq.n	8000b1e <HAL_DMA_Init+0x1b6>
 8000b16:	21be      	movs	r1, #190	; 0xbe
 8000b18:	4843      	ldr	r0, [pc, #268]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000b1a:	f007 f93f 	bl	8007d9c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	69db      	ldr	r3, [r3, #28]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d00c      	beq.n	8000b40 <HAL_DMA_Init+0x1d8>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	69db      	ldr	r3, [r3, #28]
 8000b2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b2e:	d007      	beq.n	8000b40 <HAL_DMA_Init+0x1d8>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	69db      	ldr	r3, [r3, #28]
 8000b34:	2b20      	cmp	r3, #32
 8000b36:	d003      	beq.n	8000b40 <HAL_DMA_Init+0x1d8>
 8000b38:	21bf      	movs	r1, #191	; 0xbf
 8000b3a:	483b      	ldr	r0, [pc, #236]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000b3c:	f007 f92e 	bl	8007d9c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	6a1b      	ldr	r3, [r3, #32]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d012      	beq.n	8000b6e <HAL_DMA_Init+0x206>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6a1b      	ldr	r3, [r3, #32]
 8000b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b50:	d00d      	beq.n	8000b6e <HAL_DMA_Init+0x206>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6a1b      	ldr	r3, [r3, #32]
 8000b56:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000b5a:	d008      	beq.n	8000b6e <HAL_DMA_Init+0x206>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	6a1b      	ldr	r3, [r3, #32]
 8000b60:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8000b64:	d003      	beq.n	8000b6e <HAL_DMA_Init+0x206>
 8000b66:	21c0      	movs	r1, #192	; 0xc0
 8000b68:	482f      	ldr	r0, [pc, #188]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000b6a:	f007 f917 	bl	8007d9c <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d007      	beq.n	8000b86 <HAL_DMA_Init+0x21e>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b7a:	2b04      	cmp	r3, #4
 8000b7c:	d003      	beq.n	8000b86 <HAL_DMA_Init+0x21e>
 8000b7e:	21c1      	movs	r1, #193	; 0xc1
 8000b80:	4829      	ldr	r0, [pc, #164]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000b82:	f007 f90b 	bl	8007d9c <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d065      	beq.n	8000c5a <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d00f      	beq.n	8000bb6 <HAL_DMA_Init+0x24e>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d00b      	beq.n	8000bb6 <HAL_DMA_Init+0x24e>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ba2:	2b02      	cmp	r3, #2
 8000ba4:	d007      	beq.n	8000bb6 <HAL_DMA_Init+0x24e>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000baa:	2b03      	cmp	r3, #3
 8000bac:	d003      	beq.n	8000bb6 <HAL_DMA_Init+0x24e>
 8000bae:	21c6      	movs	r1, #198	; 0xc6
 8000bb0:	481d      	ldr	r0, [pc, #116]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000bb2:	f007 f8f3 	bl	8007d9c <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d036      	beq.n	8000c2c <HAL_DMA_Init+0x2c4>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bc2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8000bc6:	d031      	beq.n	8000c2c <HAL_DMA_Init+0x2c4>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bd0:	d02c      	beq.n	8000c2c <HAL_DMA_Init+0x2c4>
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bd6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000bda:	d027      	beq.n	8000c2c <HAL_DMA_Init+0x2c4>
 8000bdc:	21c7      	movs	r1, #199	; 0xc7
 8000bde:	4812      	ldr	r0, [pc, #72]	; (8000c28 <HAL_DMA_Init+0x2c0>)
 8000be0:	f007 f8dc 	bl	8007d9c <assert_failed>
 8000be4:	e022      	b.n	8000c2c <HAL_DMA_Init+0x2c4>
 8000be6:	bf00      	nop
 8000be8:	40026010 	.word	0x40026010
 8000bec:	40026028 	.word	0x40026028
 8000bf0:	40026040 	.word	0x40026040
 8000bf4:	40026058 	.word	0x40026058
 8000bf8:	40026070 	.word	0x40026070
 8000bfc:	40026088 	.word	0x40026088
 8000c00:	400260a0 	.word	0x400260a0
 8000c04:	400260b8 	.word	0x400260b8
 8000c08:	40026410 	.word	0x40026410
 8000c0c:	40026428 	.word	0x40026428
 8000c10:	40026440 	.word	0x40026440
 8000c14:	40026458 	.word	0x40026458
 8000c18:	40026470 	.word	0x40026470
 8000c1c:	40026488 	.word	0x40026488
 8000c20:	400264a0 	.word	0x400264a0
 8000c24:	400264b8 	.word	0x400264b8
 8000c28:	08008ec8 	.word	0x08008ec8
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d012      	beq.n	8000c5a <HAL_DMA_Init+0x2f2>
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000c3c:	d00d      	beq.n	8000c5a <HAL_DMA_Init+0x2f2>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000c46:	d008      	beq.n	8000c5a <HAL_DMA_Init+0x2f2>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8000c50:	d003      	beq.n	8000c5a <HAL_DMA_Init+0x2f2>
 8000c52:	21c8      	movs	r1, #200	; 0xc8
 8000c54:	4850      	ldr	r0, [pc, #320]	; (8000d98 <HAL_DMA_Init+0x430>)
 8000c56:	f007 f8a1 	bl	8007d9c <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2202      	movs	r2, #2
 8000c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f022 0201 	bic.w	r2, r2, #1
 8000c78:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000c7a:	e00f      	b.n	8000c9c <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000c7c:	f7ff fcbe 	bl	80005fc <HAL_GetTick>
 8000c80:	4602      	mov	r2, r0
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	2b05      	cmp	r3, #5
 8000c88:	d908      	bls.n	8000c9c <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2220      	movs	r2, #32
 8000c8e:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2203      	movs	r2, #3
 8000c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	e078      	b.n	8000d8e <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d1e8      	bne.n	8000c7c <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000cb2:	697a      	ldr	r2, [r7, #20]
 8000cb4:	4b39      	ldr	r3, [pc, #228]	; (8000d9c <HAL_DMA_Init+0x434>)
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685a      	ldr	r2, [r3, #4]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000cc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	691b      	ldr	r3, [r3, #16]
 8000cce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	699b      	ldr	r3, [r3, #24]
 8000cda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ce0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6a1b      	ldr	r3, [r3, #32]
 8000ce6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000ce8:	697a      	ldr	r2, [r7, #20]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cf2:	2b04      	cmp	r3, #4
 8000cf4:	d107      	bne.n	8000d06 <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	697a      	ldr	r2, [r7, #20]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	697a      	ldr	r2, [r7, #20]
 8000d0c:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	695b      	ldr	r3, [r3, #20]
 8000d14:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	f023 0307 	bic.w	r3, r3, #7
 8000d1c:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d22:	697a      	ldr	r2, [r7, #20]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d2c:	2b04      	cmp	r3, #4
 8000d2e:	d117      	bne.n	8000d60 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d34:	697a      	ldr	r2, [r7, #20]
 8000d36:	4313      	orrs	r3, r2
 8000d38:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d00e      	beq.n	8000d60 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f000 faa2 	bl	800128c <DMA_CheckFifoParam>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d008      	beq.n	8000d60 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2240      	movs	r2, #64	; 0x40
 8000d52:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2201      	movs	r2, #1
 8000d58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	e016      	b.n	8000d8e <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f000 fa59 	bl	8001220 <DMA_CalcBaseAndBitshift>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d76:	223f      	movs	r2, #63	; 0x3f
 8000d78:	409a      	lsls	r2, r3
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2200      	movs	r2, #0
 8000d82:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2201      	movs	r2, #1
 8000d88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	08008ec8 	.word	0x08008ec8
 8000d9c:	f010803f 	.word	0xf010803f

08000da0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
 8000dac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000dae:	2300      	movs	r3, #0
 8000db0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000db6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d003      	beq.n	8000dc6 <HAL_DMA_Start_IT+0x26>
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dc4:	d304      	bcc.n	8000dd0 <HAL_DMA_Start_IT+0x30>
 8000dc6:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 8000dca:	4827      	ldr	r0, [pc, #156]	; (8000e68 <HAL_DMA_Start_IT+0xc8>)
 8000dcc:	f006 ffe6 	bl	8007d9c <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d101      	bne.n	8000dde <HAL_DMA_Start_IT+0x3e>
 8000dda:	2302      	movs	r3, #2
 8000ddc:	e040      	b.n	8000e60 <HAL_DMA_Start_IT+0xc0>
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	2201      	movs	r2, #1
 8000de2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d12f      	bne.n	8000e52 <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	2202      	movs	r2, #2
 8000df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	687a      	ldr	r2, [r7, #4]
 8000e04:	68b9      	ldr	r1, [r7, #8]
 8000e06:	68f8      	ldr	r0, [r7, #12]
 8000e08:	f000 f9dc 	bl	80011c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e10:	223f      	movs	r2, #63	; 0x3f
 8000e12:	409a      	lsls	r2, r3
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f042 0216 	orr.w	r2, r2, #22
 8000e26:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d007      	beq.n	8000e40 <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f042 0208 	orr.w	r2, r2, #8
 8000e3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f042 0201 	orr.w	r2, r2, #1
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	e005      	b.n	8000e5e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	2200      	movs	r2, #0
 8000e56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000e5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3718      	adds	r7, #24
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	08008ec8 	.word	0x08008ec8

08000e6c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d004      	beq.n	8000e8a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2280      	movs	r2, #128	; 0x80
 8000e84:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e00c      	b.n	8000ea4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2205      	movs	r2, #5
 8000e8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f022 0201 	bic.w	r2, r2, #1
 8000ea0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	370c      	adds	r7, #12
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000ebc:	4b92      	ldr	r3, [pc, #584]	; (8001108 <HAL_DMA_IRQHandler+0x258>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a92      	ldr	r2, [pc, #584]	; (800110c <HAL_DMA_IRQHandler+0x25c>)
 8000ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ec6:	0a9b      	lsrs	r3, r3, #10
 8000ec8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ece:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000eda:	2208      	movs	r2, #8
 8000edc:	409a      	lsls	r2, r3
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d01a      	beq.n	8000f1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f003 0304 	and.w	r3, r3, #4
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d013      	beq.n	8000f1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f022 0204 	bic.w	r2, r2, #4
 8000f02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f08:	2208      	movs	r2, #8
 8000f0a:	409a      	lsls	r2, r3
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f14:	f043 0201 	orr.w	r2, r3, #1
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f20:	2201      	movs	r2, #1
 8000f22:	409a      	lsls	r2, r3
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	4013      	ands	r3, r2
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d012      	beq.n	8000f52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d00b      	beq.n	8000f52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f3e:	2201      	movs	r2, #1
 8000f40:	409a      	lsls	r2, r3
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f4a:	f043 0202 	orr.w	r2, r3, #2
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f56:	2204      	movs	r2, #4
 8000f58:	409a      	lsls	r2, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d012      	beq.n	8000f88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f003 0302 	and.w	r3, r3, #2
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d00b      	beq.n	8000f88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f74:	2204      	movs	r2, #4
 8000f76:	409a      	lsls	r2, r3
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f80:	f043 0204 	orr.w	r2, r3, #4
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f8c:	2210      	movs	r2, #16
 8000f8e:	409a      	lsls	r2, r3
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	4013      	ands	r3, r2
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d043      	beq.n	8001020 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f003 0308 	and.w	r3, r3, #8
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d03c      	beq.n	8001020 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000faa:	2210      	movs	r2, #16
 8000fac:	409a      	lsls	r2, r3
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d018      	beq.n	8000ff2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d108      	bne.n	8000fe0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d024      	beq.n	8001020 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	4798      	blx	r3
 8000fde:	e01f      	b.n	8001020 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d01b      	beq.n	8001020 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	4798      	blx	r3
 8000ff0:	e016      	b.n	8001020 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d107      	bne.n	8001010 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f022 0208 	bic.w	r2, r2, #8
 800100e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	2b00      	cmp	r3, #0
 8001016:	d003      	beq.n	8001020 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001024:	2220      	movs	r2, #32
 8001026:	409a      	lsls	r2, r3
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4013      	ands	r3, r2
 800102c:	2b00      	cmp	r3, #0
 800102e:	f000 808e 	beq.w	800114e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 0310 	and.w	r3, r3, #16
 800103c:	2b00      	cmp	r3, #0
 800103e:	f000 8086 	beq.w	800114e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001046:	2220      	movs	r2, #32
 8001048:	409a      	lsls	r2, r3
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b05      	cmp	r3, #5
 8001058:	d136      	bne.n	80010c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f022 0216 	bic.w	r2, r2, #22
 8001068:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	695a      	ldr	r2, [r3, #20]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001078:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107e:	2b00      	cmp	r3, #0
 8001080:	d103      	bne.n	800108a <HAL_DMA_IRQHandler+0x1da>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001086:	2b00      	cmp	r3, #0
 8001088:	d007      	beq.n	800109a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f022 0208 	bic.w	r2, r2, #8
 8001098:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800109e:	223f      	movs	r2, #63	; 0x3f
 80010a0:	409a      	lsls	r2, r3
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2201      	movs	r2, #1
 80010b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d07d      	beq.n	80011ba <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	4798      	blx	r3
        }
        return;
 80010c6:	e078      	b.n	80011ba <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d01c      	beq.n	8001110 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d108      	bne.n	80010f6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d030      	beq.n	800114e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	4798      	blx	r3
 80010f4:	e02b      	b.n	800114e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d027      	beq.n	800114e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	4798      	blx	r3
 8001106:	e022      	b.n	800114e <HAL_DMA_IRQHandler+0x29e>
 8001108:	20000088 	.word	0x20000088
 800110c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800111a:	2b00      	cmp	r3, #0
 800111c:	d10f      	bne.n	800113e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f022 0210 	bic.w	r2, r2, #16
 800112c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2201      	movs	r2, #1
 800113a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001152:	2b00      	cmp	r3, #0
 8001154:	d032      	beq.n	80011bc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	2b00      	cmp	r3, #0
 8001160:	d022      	beq.n	80011a8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2205      	movs	r2, #5
 8001166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f022 0201 	bic.w	r2, r2, #1
 8001178:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	3301      	adds	r3, #1
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	429a      	cmp	r2, r3
 8001184:	d307      	bcc.n	8001196 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1f2      	bne.n	800117a <HAL_DMA_IRQHandler+0x2ca>
 8001194:	e000      	b.n	8001198 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001196:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2200      	movs	r2, #0
 800119c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2201      	movs	r2, #1
 80011a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d005      	beq.n	80011bc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	4798      	blx	r3
 80011b8:	e000      	b.n	80011bc <HAL_DMA_IRQHandler+0x30c>
        return;
 80011ba:	bf00      	nop
    }
  }
}
 80011bc:	3718      	adds	r7, #24
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop

080011c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	60f8      	str	r0, [r7, #12]
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
 80011d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80011e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	2b40      	cmp	r3, #64	; 0x40
 80011f0:	d108      	bne.n	8001204 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001202:	e007      	b.n	8001214 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	68ba      	ldr	r2, [r7, #8]
 800120a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	60da      	str	r2, [r3, #12]
}
 8001214:	bf00      	nop
 8001216:	3714      	adds	r7, #20
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	3b10      	subs	r3, #16
 8001230:	4a14      	ldr	r2, [pc, #80]	; (8001284 <DMA_CalcBaseAndBitshift+0x64>)
 8001232:	fba2 2303 	umull	r2, r3, r2, r3
 8001236:	091b      	lsrs	r3, r3, #4
 8001238:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800123a:	4a13      	ldr	r2, [pc, #76]	; (8001288 <DMA_CalcBaseAndBitshift+0x68>)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	4413      	add	r3, r2
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2b03      	cmp	r3, #3
 800124c:	d909      	bls.n	8001262 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001256:	f023 0303 	bic.w	r3, r3, #3
 800125a:	1d1a      	adds	r2, r3, #4
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	659a      	str	r2, [r3, #88]	; 0x58
 8001260:	e007      	b.n	8001272 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800126a:	f023 0303 	bic.w	r3, r3, #3
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001276:	4618      	mov	r0, r3
 8001278:	3714      	adds	r7, #20
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	aaaaaaab 	.word	0xaaaaaaab
 8001288:	08009320 	.word	0x08009320

0800128c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800129c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d11f      	bne.n	80012e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	2b03      	cmp	r3, #3
 80012aa:	d855      	bhi.n	8001358 <DMA_CheckFifoParam+0xcc>
 80012ac:	a201      	add	r2, pc, #4	; (adr r2, 80012b4 <DMA_CheckFifoParam+0x28>)
 80012ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b2:	bf00      	nop
 80012b4:	080012c5 	.word	0x080012c5
 80012b8:	080012d7 	.word	0x080012d7
 80012bc:	080012c5 	.word	0x080012c5
 80012c0:	08001359 	.word	0x08001359
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d045      	beq.n	800135c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80012d4:	e042      	b.n	800135c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80012de:	d13f      	bne.n	8001360 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80012e4:	e03c      	b.n	8001360 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012ee:	d121      	bne.n	8001334 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	2b03      	cmp	r3, #3
 80012f4:	d836      	bhi.n	8001364 <DMA_CheckFifoParam+0xd8>
 80012f6:	a201      	add	r2, pc, #4	; (adr r2, 80012fc <DMA_CheckFifoParam+0x70>)
 80012f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fc:	0800130d 	.word	0x0800130d
 8001300:	08001313 	.word	0x08001313
 8001304:	0800130d 	.word	0x0800130d
 8001308:	08001325 	.word	0x08001325
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	73fb      	strb	r3, [r7, #15]
      break;
 8001310:	e02f      	b.n	8001372 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001316:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d024      	beq.n	8001368 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001322:	e021      	b.n	8001368 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001328:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800132c:	d11e      	bne.n	800136c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001332:	e01b      	b.n	800136c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	2b02      	cmp	r3, #2
 8001338:	d902      	bls.n	8001340 <DMA_CheckFifoParam+0xb4>
 800133a:	2b03      	cmp	r3, #3
 800133c:	d003      	beq.n	8001346 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800133e:	e018      	b.n	8001372 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	73fb      	strb	r3, [r7, #15]
      break;
 8001344:	e015      	b.n	8001372 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800134a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00e      	beq.n	8001370 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	73fb      	strb	r3, [r7, #15]
      break;
 8001356:	e00b      	b.n	8001370 <DMA_CheckFifoParam+0xe4>
      break;
 8001358:	bf00      	nop
 800135a:	e00a      	b.n	8001372 <DMA_CheckFifoParam+0xe6>
      break;
 800135c:	bf00      	nop
 800135e:	e008      	b.n	8001372 <DMA_CheckFifoParam+0xe6>
      break;
 8001360:	bf00      	nop
 8001362:	e006      	b.n	8001372 <DMA_CheckFifoParam+0xe6>
      break;
 8001364:	bf00      	nop
 8001366:	e004      	b.n	8001372 <DMA_CheckFifoParam+0xe6>
      break;
 8001368:	bf00      	nop
 800136a:	e002      	b.n	8001372 <DMA_CheckFifoParam+0xe6>
      break;   
 800136c:	bf00      	nop
 800136e:	e000      	b.n	8001372 <DMA_CheckFifoParam+0xe6>
      break;
 8001370:	bf00      	nop
    }
  } 
  
  return status; 
 8001372:	7bfb      	ldrb	r3, [r7, #15]
}
 8001374:	4618      	mov	r0, r3
 8001376:	3714      	adds	r7, #20
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001392:	4b2b      	ldr	r3, [pc, #172]	; (8001440 <HAL_FLASH_Program+0xc0>)
 8001394:	7e1b      	ldrb	r3, [r3, #24]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_FLASH_Program+0x1e>
 800139a:	2302      	movs	r3, #2
 800139c:	e04b      	b.n	8001436 <HAL_FLASH_Program+0xb6>
 800139e:	4b28      	ldr	r3, [pc, #160]	; (8001440 <HAL_FLASH_Program+0xc0>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d00c      	beq.n	80013c4 <HAL_FLASH_Program+0x44>
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d009      	beq.n	80013c4 <HAL_FLASH_Program+0x44>
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d006      	beq.n	80013c4 <HAL_FLASH_Program+0x44>
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	d003      	beq.n	80013c4 <HAL_FLASH_Program+0x44>
 80013bc:	21a4      	movs	r1, #164	; 0xa4
 80013be:	4821      	ldr	r0, [pc, #132]	; (8001444 <HAL_FLASH_Program+0xc4>)
 80013c0:	f006 fcec 	bl	8007d9c <assert_failed>
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013c4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80013c8:	f000 f8b2 	bl	8001530 <FLASH_WaitForLastOperation>
 80013cc:	4603      	mov	r3, r0
 80013ce:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80013d0:	7dfb      	ldrb	r3, [r7, #23]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d12b      	bne.n	800142e <HAL_FLASH_Program+0xae>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d105      	bne.n	80013e8 <HAL_FLASH_Program+0x68>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80013dc:	783b      	ldrb	r3, [r7, #0]
 80013de:	4619      	mov	r1, r3
 80013e0:	68b8      	ldr	r0, [r7, #8]
 80013e2:	f000 f9ad 	bl	8001740 <FLASH_Program_Byte>
 80013e6:	e016      	b.n	8001416 <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d105      	bne.n	80013fa <HAL_FLASH_Program+0x7a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80013ee:	883b      	ldrh	r3, [r7, #0]
 80013f0:	4619      	mov	r1, r3
 80013f2:	68b8      	ldr	r0, [r7, #8]
 80013f4:	f000 f966 	bl	80016c4 <FLASH_Program_HalfWord>
 80013f8:	e00d      	b.n	8001416 <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d105      	bne.n	800140c <HAL_FLASH_Program+0x8c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	4619      	mov	r1, r3
 8001404:	68b8      	ldr	r0, [r7, #8]
 8001406:	f000 f91f 	bl	8001648 <FLASH_Program_Word>
 800140a:	e004      	b.n	8001416 <HAL_FLASH_Program+0x96>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800140c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001410:	68b8      	ldr	r0, [r7, #8]
 8001412:	f000 f8cd 	bl	80015b0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001416:	f24c 3050 	movw	r0, #50000	; 0xc350
 800141a:	f000 f889 	bl	8001530 <FLASH_WaitForLastOperation>
 800141e:	4603      	mov	r3, r0
 8001420:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001422:	4b09      	ldr	r3, [pc, #36]	; (8001448 <HAL_FLASH_Program+0xc8>)
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	4a08      	ldr	r2, [pc, #32]	; (8001448 <HAL_FLASH_Program+0xc8>)
 8001428:	f023 0301 	bic.w	r3, r3, #1
 800142c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800142e:	4b04      	ldr	r3, [pc, #16]	; (8001440 <HAL_FLASH_Program+0xc0>)
 8001430:	2200      	movs	r2, #0
 8001432:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001434:	7dfb      	ldrb	r3, [r7, #23]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3718      	adds	r7, #24
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000290 	.word	0x20000290
 8001444:	08008f00 	.word	0x08008f00
 8001448:	40023c00 	.word	0x40023c00

0800144c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001452:	2300      	movs	r3, #0
 8001454:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <HAL_FLASH_Unlock+0x38>)
 8001458:	691b      	ldr	r3, [r3, #16]
 800145a:	2b00      	cmp	r3, #0
 800145c:	da0b      	bge.n	8001476 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <HAL_FLASH_Unlock+0x38>)
 8001460:	4a09      	ldr	r2, [pc, #36]	; (8001488 <HAL_FLASH_Unlock+0x3c>)
 8001462:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001464:	4b07      	ldr	r3, [pc, #28]	; (8001484 <HAL_FLASH_Unlock+0x38>)
 8001466:	4a09      	ldr	r2, [pc, #36]	; (800148c <HAL_FLASH_Unlock+0x40>)
 8001468:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800146a:	4b06      	ldr	r3, [pc, #24]	; (8001484 <HAL_FLASH_Unlock+0x38>)
 800146c:	691b      	ldr	r3, [r3, #16]
 800146e:	2b00      	cmp	r3, #0
 8001470:	da01      	bge.n	8001476 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001476:	79fb      	ldrb	r3, [r7, #7]
}
 8001478:	4618      	mov	r0, r3
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	40023c00 	.word	0x40023c00
 8001488:	45670123 	.word	0x45670123
 800148c:	cdef89ab 	.word	0xcdef89ab

08001490 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001494:	4b05      	ldr	r3, [pc, #20]	; (80014ac <HAL_FLASH_Lock+0x1c>)
 8001496:	691b      	ldr	r3, [r3, #16]
 8001498:	4a04      	ldr	r2, [pc, #16]	; (80014ac <HAL_FLASH_Lock+0x1c>)
 800149a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800149e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	40023c00 	.word	0x40023c00

080014b0 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 80014b4:	4b09      	ldr	r3, [pc, #36]	; (80014dc <HAL_FLASH_OB_Unlock+0x2c>)
 80014b6:	695b      	ldr	r3, [r3, #20]
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d007      	beq.n	80014d0 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 80014c0:	4b06      	ldr	r3, [pc, #24]	; (80014dc <HAL_FLASH_OB_Unlock+0x2c>)
 80014c2:	4a07      	ldr	r2, [pc, #28]	; (80014e0 <HAL_FLASH_OB_Unlock+0x30>)
 80014c4:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <HAL_FLASH_OB_Unlock+0x2c>)
 80014c8:	4a06      	ldr	r2, [pc, #24]	; (80014e4 <HAL_FLASH_OB_Unlock+0x34>)
 80014ca:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 80014cc:	2300      	movs	r3, #0
 80014ce:	e000      	b.n	80014d2 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	40023c00 	.word	0x40023c00
 80014e0:	08192a3b 	.word	0x08192a3b
 80014e4:	4c5d6e7f 	.word	0x4c5d6e7f

080014e8 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <HAL_FLASH_OB_Lock+0x1c>)
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	4a04      	ldr	r2, [pc, #16]	; (8001504 <HAL_FLASH_OB_Lock+0x1c>)
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	6153      	str	r3, [r2, #20]
  
  return HAL_OK;  
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	40023c00 	.word	0x40023c00

08001508 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 800150c:	4b07      	ldr	r3, [pc, #28]	; (800152c <HAL_FLASH_OB_Launch+0x24>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	4a06      	ldr	r2, [pc, #24]	; (800152c <HAL_FLASH_OB_Launch+0x24>)
 8001514:	f043 0302 	orr.w	r3, r3, #2
 8001518:	b2db      	uxtb	r3, r3
 800151a:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE)); 
 800151c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001520:	f000 f806 	bl	8001530 <FLASH_WaitForLastOperation>
 8001524:	4603      	mov	r3, r0
}
 8001526:	4618      	mov	r0, r3
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40023c14 	.word	0x40023c14

08001530 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800153c:	4b1a      	ldr	r3, [pc, #104]	; (80015a8 <FLASH_WaitForLastOperation+0x78>)
 800153e:	2200      	movs	r2, #0
 8001540:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001542:	f7ff f85b 	bl	80005fc <HAL_GetTick>
 8001546:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001548:	e010      	b.n	800156c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001550:	d00c      	beq.n	800156c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d007      	beq.n	8001568 <FLASH_WaitForLastOperation+0x38>
 8001558:	f7ff f850 	bl	80005fc <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	429a      	cmp	r2, r3
 8001566:	d201      	bcs.n	800156c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e019      	b.n	80015a0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800156c:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <FLASH_WaitForLastOperation+0x7c>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d1e8      	bne.n	800154a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001578:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <FLASH_WaitForLastOperation+0x7c>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	f003 0301 	and.w	r3, r3, #1
 8001580:	2b00      	cmp	r3, #0
 8001582:	d002      	beq.n	800158a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001584:	4b09      	ldr	r3, [pc, #36]	; (80015ac <FLASH_WaitForLastOperation+0x7c>)
 8001586:	2201      	movs	r2, #1
 8001588:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800158a:	4b08      	ldr	r3, [pc, #32]	; (80015ac <FLASH_WaitForLastOperation+0x7c>)
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001596:	f000 f90f 	bl	80017b8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e000      	b.n	80015a0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800159e:	2300      	movs	r3, #0
  
}  
 80015a0:	4618      	mov	r0, r3
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20000290 	.word	0x20000290
 80015ac:	40023c00 	.word	0x40023c00

080015b0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80015b0:	b590      	push	{r4, r7, lr}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80015c2:	d303      	bcc.n	80015cc <FLASH_Program_DoubleWord+0x1c>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4a1b      	ldr	r2, [pc, #108]	; (8001634 <FLASH_Program_DoubleWord+0x84>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d90c      	bls.n	80015e6 <FLASH_Program_DoubleWord+0x36>
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	4a1a      	ldr	r2, [pc, #104]	; (8001638 <FLASH_Program_DoubleWord+0x88>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d903      	bls.n	80015dc <FLASH_Program_DoubleWord+0x2c>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4a19      	ldr	r2, [pc, #100]	; (800163c <FLASH_Program_DoubleWord+0x8c>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d904      	bls.n	80015e6 <FLASH_Program_DoubleWord+0x36>
 80015dc:	f240 2167 	movw	r1, #615	; 0x267
 80015e0:	4817      	ldr	r0, [pc, #92]	; (8001640 <FLASH_Program_DoubleWord+0x90>)
 80015e2:	f006 fbdb 	bl	8007d9c <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80015e6:	4b17      	ldr	r3, [pc, #92]	; (8001644 <FLASH_Program_DoubleWord+0x94>)
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	4a16      	ldr	r2, [pc, #88]	; (8001644 <FLASH_Program_DoubleWord+0x94>)
 80015ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80015f2:	4b14      	ldr	r3, [pc, #80]	; (8001644 <FLASH_Program_DoubleWord+0x94>)
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	4a13      	ldr	r2, [pc, #76]	; (8001644 <FLASH_Program_DoubleWord+0x94>)
 80015f8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80015fc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80015fe:	4b11      	ldr	r3, [pc, #68]	; (8001644 <FLASH_Program_DoubleWord+0x94>)
 8001600:	691b      	ldr	r3, [r3, #16]
 8001602:	4a10      	ldr	r2, [pc, #64]	; (8001644 <FLASH_Program_DoubleWord+0x94>)
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001614:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001618:	f04f 0300 	mov.w	r3, #0
 800161c:	f04f 0400 	mov.w	r4, #0
 8001620:	0013      	movs	r3, r2
 8001622:	2400      	movs	r4, #0
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	3204      	adds	r2, #4
 8001628:	6013      	str	r3, [r2, #0]
}
 800162a:	bf00      	nop
 800162c:	3714      	adds	r7, #20
 800162e:	46bd      	mov	sp, r7
 8001630:	bd90      	pop	{r4, r7, pc}
 8001632:	bf00      	nop
 8001634:	0807ffff 	.word	0x0807ffff
 8001638:	1fff77ff 	.word	0x1fff77ff
 800163c:	1fff7a0f 	.word	0x1fff7a0f
 8001640:	08008f00 	.word	0x08008f00
 8001644:	40023c00 	.word	0x40023c00

08001648 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001658:	d303      	bcc.n	8001662 <FLASH_Program_Word+0x1a>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a14      	ldr	r2, [pc, #80]	; (80016b0 <FLASH_Program_Word+0x68>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d90c      	bls.n	800167c <FLASH_Program_Word+0x34>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a13      	ldr	r2, [pc, #76]	; (80016b4 <FLASH_Program_Word+0x6c>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d903      	bls.n	8001672 <FLASH_Program_Word+0x2a>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a12      	ldr	r2, [pc, #72]	; (80016b8 <FLASH_Program_Word+0x70>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d904      	bls.n	800167c <FLASH_Program_Word+0x34>
 8001672:	f240 2189 	movw	r1, #649	; 0x289
 8001676:	4811      	ldr	r0, [pc, #68]	; (80016bc <FLASH_Program_Word+0x74>)
 8001678:	f006 fb90 	bl	8007d9c <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800167c:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <FLASH_Program_Word+0x78>)
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	4a0f      	ldr	r2, [pc, #60]	; (80016c0 <FLASH_Program_Word+0x78>)
 8001682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001686:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001688:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <FLASH_Program_Word+0x78>)
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	4a0c      	ldr	r2, [pc, #48]	; (80016c0 <FLASH_Program_Word+0x78>)
 800168e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001692:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001694:	4b0a      	ldr	r3, [pc, #40]	; (80016c0 <FLASH_Program_Word+0x78>)
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	4a09      	ldr	r2, [pc, #36]	; (80016c0 <FLASH_Program_Word+0x78>)
 800169a:	f043 0301 	orr.w	r3, r3, #1
 800169e:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	601a      	str	r2, [r3, #0]
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	0807ffff 	.word	0x0807ffff
 80016b4:	1fff77ff 	.word	0x1fff77ff
 80016b8:	1fff7a0f 	.word	0x1fff7a0f
 80016bc:	08008f00 	.word	0x08008f00
 80016c0:	40023c00 	.word	0x40023c00

080016c4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	460b      	mov	r3, r1
 80016ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80016d6:	d303      	bcc.n	80016e0 <FLASH_Program_HalfWord+0x1c>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a14      	ldr	r2, [pc, #80]	; (800172c <FLASH_Program_HalfWord+0x68>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d90c      	bls.n	80016fa <FLASH_Program_HalfWord+0x36>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	4a13      	ldr	r2, [pc, #76]	; (8001730 <FLASH_Program_HalfWord+0x6c>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d903      	bls.n	80016f0 <FLASH_Program_HalfWord+0x2c>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a12      	ldr	r2, [pc, #72]	; (8001734 <FLASH_Program_HalfWord+0x70>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d904      	bls.n	80016fa <FLASH_Program_HalfWord+0x36>
 80016f0:	f240 21a2 	movw	r1, #674	; 0x2a2
 80016f4:	4810      	ldr	r0, [pc, #64]	; (8001738 <FLASH_Program_HalfWord+0x74>)
 80016f6:	f006 fb51 	bl	8007d9c <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80016fa:	4b10      	ldr	r3, [pc, #64]	; (800173c <FLASH_Program_HalfWord+0x78>)
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	4a0f      	ldr	r2, [pc, #60]	; (800173c <FLASH_Program_HalfWord+0x78>)
 8001700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001704:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001706:	4b0d      	ldr	r3, [pc, #52]	; (800173c <FLASH_Program_HalfWord+0x78>)
 8001708:	691b      	ldr	r3, [r3, #16]
 800170a:	4a0c      	ldr	r2, [pc, #48]	; (800173c <FLASH_Program_HalfWord+0x78>)
 800170c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001710:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001712:	4b0a      	ldr	r3, [pc, #40]	; (800173c <FLASH_Program_HalfWord+0x78>)
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	4a09      	ldr	r2, [pc, #36]	; (800173c <FLASH_Program_HalfWord+0x78>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	887a      	ldrh	r2, [r7, #2]
 8001722:	801a      	strh	r2, [r3, #0]
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	0807ffff 	.word	0x0807ffff
 8001730:	1fff77ff 	.word	0x1fff77ff
 8001734:	1fff7a0f 	.word	0x1fff7a0f
 8001738:	08008f00 	.word	0x08008f00
 800173c:	40023c00 	.word	0x40023c00

08001740 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	460b      	mov	r3, r1
 800174a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001752:	d303      	bcc.n	800175c <FLASH_Program_Byte+0x1c>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4a13      	ldr	r2, [pc, #76]	; (80017a4 <FLASH_Program_Byte+0x64>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d90c      	bls.n	8001776 <FLASH_Program_Byte+0x36>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4a12      	ldr	r2, [pc, #72]	; (80017a8 <FLASH_Program_Byte+0x68>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d903      	bls.n	800176c <FLASH_Program_Byte+0x2c>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a11      	ldr	r2, [pc, #68]	; (80017ac <FLASH_Program_Byte+0x6c>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d904      	bls.n	8001776 <FLASH_Program_Byte+0x36>
 800176c:	f240 21bb 	movw	r1, #699	; 0x2bb
 8001770:	480f      	ldr	r0, [pc, #60]	; (80017b0 <FLASH_Program_Byte+0x70>)
 8001772:	f006 fb13 	bl	8007d9c <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001776:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <FLASH_Program_Byte+0x74>)
 8001778:	691b      	ldr	r3, [r3, #16]
 800177a:	4a0e      	ldr	r2, [pc, #56]	; (80017b4 <FLASH_Program_Byte+0x74>)
 800177c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001780:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001782:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <FLASH_Program_Byte+0x74>)
 8001784:	4a0b      	ldr	r2, [pc, #44]	; (80017b4 <FLASH_Program_Byte+0x74>)
 8001786:	691b      	ldr	r3, [r3, #16]
 8001788:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800178a:	4b0a      	ldr	r3, [pc, #40]	; (80017b4 <FLASH_Program_Byte+0x74>)
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	4a09      	ldr	r2, [pc, #36]	; (80017b4 <FLASH_Program_Byte+0x74>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	78fa      	ldrb	r2, [r7, #3]
 800179a:	701a      	strb	r2, [r3, #0]
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	0807ffff 	.word	0x0807ffff
 80017a8:	1fff77ff 	.word	0x1fff77ff
 80017ac:	1fff7a0f 	.word	0x1fff7a0f
 80017b0:	08008f00 	.word	0x08008f00
 80017b4:	40023c00 	.word	0x40023c00

080017b8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80017bc:	4b2f      	ldr	r3, [pc, #188]	; (800187c <FLASH_SetErrorCode+0xc4>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	f003 0310 	and.w	r3, r3, #16
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d008      	beq.n	80017da <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80017c8:	4b2d      	ldr	r3, [pc, #180]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 80017ca:	69db      	ldr	r3, [r3, #28]
 80017cc:	f043 0310 	orr.w	r3, r3, #16
 80017d0:	4a2b      	ldr	r2, [pc, #172]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 80017d2:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80017d4:	4b29      	ldr	r3, [pc, #164]	; (800187c <FLASH_SetErrorCode+0xc4>)
 80017d6:	2210      	movs	r2, #16
 80017d8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80017da:	4b28      	ldr	r3, [pc, #160]	; (800187c <FLASH_SetErrorCode+0xc4>)
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	f003 0320 	and.w	r3, r3, #32
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d008      	beq.n	80017f8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80017e6:	4b26      	ldr	r3, [pc, #152]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	f043 0308 	orr.w	r3, r3, #8
 80017ee:	4a24      	ldr	r2, [pc, #144]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 80017f0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80017f2:	4b22      	ldr	r3, [pc, #136]	; (800187c <FLASH_SetErrorCode+0xc4>)
 80017f4:	2220      	movs	r2, #32
 80017f6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80017f8:	4b20      	ldr	r3, [pc, #128]	; (800187c <FLASH_SetErrorCode+0xc4>)
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001800:	2b00      	cmp	r3, #0
 8001802:	d008      	beq.n	8001816 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001804:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 8001806:	69db      	ldr	r3, [r3, #28]
 8001808:	f043 0304 	orr.w	r3, r3, #4
 800180c:	4a1c      	ldr	r2, [pc, #112]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 800180e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001810:	4b1a      	ldr	r3, [pc, #104]	; (800187c <FLASH_SetErrorCode+0xc4>)
 8001812:	2240      	movs	r2, #64	; 0x40
 8001814:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001816:	4b19      	ldr	r3, [pc, #100]	; (800187c <FLASH_SetErrorCode+0xc4>)
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800181e:	2b00      	cmp	r3, #0
 8001820:	d008      	beq.n	8001834 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001822:	4b17      	ldr	r3, [pc, #92]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	f043 0302 	orr.w	r3, r3, #2
 800182a:	4a15      	ldr	r2, [pc, #84]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 800182c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <FLASH_SetErrorCode+0xc4>)
 8001830:	2280      	movs	r2, #128	; 0x80
 8001832:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8001834:	4b11      	ldr	r3, [pc, #68]	; (800187c <FLASH_SetErrorCode+0xc4>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800183c:	2b00      	cmp	r3, #0
 800183e:	d009      	beq.n	8001854 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 8001842:	69db      	ldr	r3, [r3, #28]
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	4a0d      	ldr	r2, [pc, #52]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 800184a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800184c:	4b0b      	ldr	r3, [pc, #44]	; (800187c <FLASH_SetErrorCode+0xc4>)
 800184e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001852:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001854:	4b09      	ldr	r3, [pc, #36]	; (800187c <FLASH_SetErrorCode+0xc4>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	f003 0302 	and.w	r3, r3, #2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d008      	beq.n	8001872 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001860:	4b07      	ldr	r3, [pc, #28]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 8001862:	69db      	ldr	r3, [r3, #28]
 8001864:	f043 0320 	orr.w	r3, r3, #32
 8001868:	4a05      	ldr	r2, [pc, #20]	; (8001880 <FLASH_SetErrorCode+0xc8>)
 800186a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800186c:	4b03      	ldr	r3, [pc, #12]	; (800187c <FLASH_SetErrorCode+0xc4>)
 800186e:	2202      	movs	r2, #2
 8001870:	60da      	str	r2, [r3, #12]
  }
}
 8001872:	bf00      	nop
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	40023c00 	.word	0x40023c00
 8001880:	20000290 	.word	0x20000290

08001884 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	73fb      	strb	r3, [r7, #15]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001890:	4b3d      	ldr	r3, [pc, #244]	; (8001988 <HAL_FLASHEx_OBProgram+0x104>)
 8001892:	7e1b      	ldrb	r3, [r3, #24]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d101      	bne.n	800189c <HAL_FLASHEx_OBProgram+0x18>
 8001898:	2302      	movs	r3, #2
 800189a:	e071      	b.n	8001980 <HAL_FLASHEx_OBProgram+0xfc>
 800189c:	4b3a      	ldr	r3, [pc, #232]	; (8001988 <HAL_FLASHEx_OBProgram+0x104>)
 800189e:	2201      	movs	r2, #1
 80018a0:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2b0f      	cmp	r3, #15
 80018a8:	d904      	bls.n	80018b4 <HAL_FLASHEx_OBProgram+0x30>
 80018aa:	f44f 7193 	mov.w	r1, #294	; 0x126
 80018ae:	4837      	ldr	r0, [pc, #220]	; (800198c <HAL_FLASHEx_OBProgram+0x108>)
 80018b0:	f006 fa74 	bl	8007d9c <assert_failed>

  /*Write protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0301 	and.w	r3, r3, #1
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d025      	beq.n	800190c <HAL_FLASHEx_OBProgram+0x88>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <HAL_FLASHEx_OBProgram+0x56>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d004      	beq.n	80018da <HAL_FLASHEx_OBProgram+0x56>
 80018d0:	f240 112b 	movw	r1, #299	; 0x12b
 80018d4:	482d      	ldr	r0, [pc, #180]	; (800198c <HAL_FLASHEx_OBProgram+0x108>)
 80018d6:	f006 fa61 	bl	8007d9c <assert_failed>
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d10a      	bne.n	80018f8 <HAL_FLASHEx_OBProgram+0x74>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	4619      	mov	r1, r3
 80018ec:	4610      	mov	r0, r2
 80018ee:	f000 f8e9 	bl	8001ac4 <FLASH_OB_EnableWRP>
 80018f2:	4603      	mov	r3, r0
 80018f4:	73fb      	strb	r3, [r7, #15]
 80018f6:	e009      	b.n	800190c <HAL_FLASHEx_OBProgram+0x88>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	4619      	mov	r1, r3
 8001902:	4610      	mov	r0, r2
 8001904:	f000 f91a 	bl	8001b3c <FLASH_OB_DisableWRP>
 8001908:	4603      	mov	r3, r0
 800190a:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0302 	and.w	r3, r3, #2
 8001914:	2b00      	cmp	r3, #0
 8001916:	d007      	beq.n	8001928 <HAL_FLASHEx_OBProgram+0xa4>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	4618      	mov	r0, r3
 8001920:	f000 f946 	bl	8001bb0 <FLASH_OB_RDP_LevelConfig>
 8001924:	4603      	mov	r3, r0
 8001926:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	2b00      	cmp	r3, #0
 8001932:	d013      	beq.n	800195c <HAL_FLASHEx_OBProgram+0xd8>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	7e1b      	ldrb	r3, [r3, #24]
 8001938:	f003 0320 	and.w	r3, r3, #32
 800193c:	b2d8      	uxtb	r0, r3
                                     pOBInit->USERConfig&OB_STOP_NO_RST,
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 8001942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001946:	b2d9      	uxtb	r1, r3
                                     pOBInit->USERConfig&OB_STDBY_NO_RST);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig&OB_IWDG_SW, 
 800194c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001950:	b2db      	uxtb	r3, r3
 8001952:	461a      	mov	r2, r3
 8001954:	f000 f956 	bl	8001c04 <FLASH_OB_UserConfig>
 8001958:	4603      	mov	r3, r0
 800195a:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0308 	and.w	r3, r3, #8
 8001964:	2b00      	cmp	r3, #0
 8001966:	d007      	beq.n	8001978 <HAL_FLASHEx_OBProgram+0xf4>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	695b      	ldr	r3, [r3, #20]
 800196c:	b2db      	uxtb	r3, r3
 800196e:	4618      	mov	r0, r3
 8001970:	f000 f99a 	bl	8001ca8 <FLASH_OB_BOR_LevelConfig>
 8001974:	4603      	mov	r3, r0
 8001976:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001978:	4b03      	ldr	r3, [pc, #12]	; (8001988 <HAL_FLASHEx_OBProgram+0x104>)
 800197a:	2200      	movs	r2, #0
 800197c:	761a      	strb	r2, [r3, #24]

  return status;
 800197e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000290 	.word	0x20000290
 800198c:	08008f3c 	.word	0x08008f3c

08001990 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	220f      	movs	r2, #15
 800199c:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 800199e:	f000 f9c3 	bl	8001d28 <FLASH_OB_GetWRP>
 80019a2:	4603      	mov	r3, r0
 80019a4:	461a      	mov	r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 80019aa:	f000 f9c9 	bl	8001d40 <FLASH_OB_GetRDP>
 80019ae:	4603      	mov	r3, r0
 80019b0:	461a      	mov	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 80019b6:	f000 f9a7 	bl	8001d08 <FLASH_OB_GetUser>
 80019ba:	4603      	mov	r3, r0
 80019bc:	461a      	mov	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 80019c2:	f000 f9dd 	bl	8001d80 <FLASH_OB_GetBOR>
 80019c6:	4603      	mov	r3, r0
 80019c8:	461a      	mov	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	615a      	str	r2, [r3, #20]
}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	460b      	mov	r3, r1
 80019e2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80019e4:	2300      	movs	r3, #0
 80019e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d019      	beq.n	8001a22 <FLASH_Erase_Sector+0x4a>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d016      	beq.n	8001a22 <FLASH_Erase_Sector+0x4a>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d013      	beq.n	8001a22 <FLASH_Erase_Sector+0x4a>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2b03      	cmp	r3, #3
 80019fe:	d010      	beq.n	8001a22 <FLASH_Erase_Sector+0x4a>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	d00d      	beq.n	8001a22 <FLASH_Erase_Sector+0x4a>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b05      	cmp	r3, #5
 8001a0a:	d00a      	beq.n	8001a22 <FLASH_Erase_Sector+0x4a>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b06      	cmp	r3, #6
 8001a10:	d007      	beq.n	8001a22 <FLASH_Erase_Sector+0x4a>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b07      	cmp	r3, #7
 8001a16:	d004      	beq.n	8001a22 <FLASH_Erase_Sector+0x4a>
 8001a18:	f240 31db 	movw	r1, #987	; 0x3db
 8001a1c:	4827      	ldr	r0, [pc, #156]	; (8001abc <FLASH_Erase_Sector+0xe4>)
 8001a1e:	f006 f9bd 	bl	8007d9c <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8001a22:	78fb      	ldrb	r3, [r7, #3]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d00d      	beq.n	8001a44 <FLASH_Erase_Sector+0x6c>
 8001a28:	78fb      	ldrb	r3, [r7, #3]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d00a      	beq.n	8001a44 <FLASH_Erase_Sector+0x6c>
 8001a2e:	78fb      	ldrb	r3, [r7, #3]
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d007      	beq.n	8001a44 <FLASH_Erase_Sector+0x6c>
 8001a34:	78fb      	ldrb	r3, [r7, #3]
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	d004      	beq.n	8001a44 <FLASH_Erase_Sector+0x6c>
 8001a3a:	f44f 7177 	mov.w	r1, #988	; 0x3dc
 8001a3e:	481f      	ldr	r0, [pc, #124]	; (8001abc <FLASH_Erase_Sector+0xe4>)
 8001a40:	f006 f9ac 	bl	8007d9c <assert_failed>
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001a44:	78fb      	ldrb	r3, [r7, #3]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d102      	bne.n	8001a50 <FLASH_Erase_Sector+0x78>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	e010      	b.n	8001a72 <FLASH_Erase_Sector+0x9a>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001a50:	78fb      	ldrb	r3, [r7, #3]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d103      	bne.n	8001a5e <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001a56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	e009      	b.n	8001a72 <FLASH_Erase_Sector+0x9a>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001a5e:	78fb      	ldrb	r3, [r7, #3]
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d103      	bne.n	8001a6c <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001a64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	e002      	b.n	8001a72 <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001a6c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a70:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a72:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001a74:	691b      	ldr	r3, [r3, #16]
 8001a76:	4a12      	ldr	r2, [pc, #72]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a7c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001a7e:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001a80:	691a      	ldr	r2, [r3, #16]
 8001a82:	490f      	ldr	r1, [pc, #60]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001a8a:	4b0d      	ldr	r3, [pc, #52]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	4a0c      	ldr	r2, [pc, #48]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001a90:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001a94:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001a96:	4b0a      	ldr	r3, [pc, #40]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001a98:	691a      	ldr	r2, [r3, #16]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	4a07      	ldr	r2, [pc, #28]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001aa2:	f043 0302 	orr.w	r3, r3, #2
 8001aa6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001aa8:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001aaa:	691b      	ldr	r3, [r3, #16]
 8001aac:	4a04      	ldr	r2, [pc, #16]	; (8001ac0 <FLASH_Erase_Sector+0xe8>)
 8001aae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ab2:	6113      	str	r3, [r2, #16]
}
 8001ab4:	bf00      	nop
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	08008f3c 	.word	0x08008f3c
 8001ac0:	40023c00 	.word	0x40023c00

08001ac4 <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status 
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001ad8:	f023 030f 	bic.w	r3, r3, #15
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d102      	bne.n	8001ae6 <FLASH_OB_EnableWRP+0x22>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d104      	bne.n	8001af0 <FLASH_OB_EnableWRP+0x2c>
 8001ae6:	f240 410d 	movw	r1, #1037	; 0x40d
 8001aea:	4812      	ldr	r0, [pc, #72]	; (8001b34 <FLASH_OB_EnableWRP+0x70>)
 8001aec:	f006 f956 	bl	8007d9c <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d004      	beq.n	8001b00 <FLASH_OB_EnableWRP+0x3c>
 8001af6:	f240 410e 	movw	r1, #1038	; 0x40e
 8001afa:	480e      	ldr	r0, [pc, #56]	; (8001b34 <FLASH_OB_EnableWRP+0x70>)
 8001afc:	f006 f94e 	bl	8007d9c <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b00:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b04:	f7ff fd14 	bl	8001530 <FLASH_WaitForLastOperation>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10a      	bne.n	8001b28 <FLASH_OB_EnableWRP+0x64>
  { 
    *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~WRPSector);  
 8001b12:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <FLASH_OB_EnableWRP+0x74>)
 8001b14:	881b      	ldrh	r3, [r3, #0]
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	4905      	ldr	r1, [pc, #20]	; (8001b38 <FLASH_OB_EnableWRP+0x74>)
 8001b22:	4013      	ands	r3, r2
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	800b      	strh	r3, [r1, #0]
  }
  
  return status;
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	08008f3c 	.word	0x08008f3c
 8001b38:	40023c16 	.word	0x40023c16

08001b3c <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status 
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b46:	2300      	movs	r3, #0
 8001b48:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001b50:	f023 030f 	bic.w	r3, r3, #15
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <FLASH_OB_DisableWRP+0x22>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d104      	bne.n	8001b68 <FLASH_OB_DisableWRP+0x2c>
 8001b5e:	f240 4131 	movw	r1, #1073	; 0x431
 8001b62:	4811      	ldr	r0, [pc, #68]	; (8001ba8 <FLASH_OB_DisableWRP+0x6c>)
 8001b64:	f006 f91a 	bl	8007d9c <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d004      	beq.n	8001b78 <FLASH_OB_DisableWRP+0x3c>
 8001b6e:	f240 4132 	movw	r1, #1074	; 0x432
 8001b72:	480d      	ldr	r0, [pc, #52]	; (8001ba8 <FLASH_OB_DisableWRP+0x6c>)
 8001b74:	f006 f912 	bl	8007d9c <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b7c:	f7ff fcd8 	bl	8001530 <FLASH_WaitForLastOperation>
 8001b80:	4603      	mov	r3, r0
 8001b82:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001b84:	7bfb      	ldrb	r3, [r7, #15]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d108      	bne.n	8001b9c <FLASH_OB_DisableWRP+0x60>
  { 
    *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector; 
 8001b8a:	4b08      	ldr	r3, [pc, #32]	; (8001bac <FLASH_OB_DisableWRP+0x70>)
 8001b8c:	881b      	ldrh	r3, [r3, #0]
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	4905      	ldr	r1, [pc, #20]	; (8001bac <FLASH_OB_DisableWRP+0x70>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	800b      	strh	r3, [r1, #0]
  }
  
  return status;
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	08008f3c 	.word	0x08008f3c
 8001bac:	40023c16 	.word	0x40023c16

08001bb0 <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *    
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	2baa      	cmp	r3, #170	; 0xaa
 8001bc2:	d00a      	beq.n	8001bda <FLASH_OB_RDP_LevelConfig+0x2a>
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	2b55      	cmp	r3, #85	; 0x55
 8001bc8:	d007      	beq.n	8001bda <FLASH_OB_RDP_LevelConfig+0x2a>
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	2bcc      	cmp	r3, #204	; 0xcc
 8001bce:	d004      	beq.n	8001bda <FLASH_OB_RDP_LevelConfig+0x2a>
 8001bd0:	f240 418f 	movw	r1, #1167	; 0x48f
 8001bd4:	4809      	ldr	r0, [pc, #36]	; (8001bfc <FLASH_OB_RDP_LevelConfig+0x4c>)
 8001bd6:	f006 f8e1 	bl	8007d9c <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bda:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001bde:	f7ff fca7 	bl	8001530 <FLASH_WaitForLastOperation>
 8001be2:	4603      	mov	r3, r0
 8001be4:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001be6:	7bfb      	ldrb	r3, [r7, #15]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d102      	bne.n	8001bf2 <FLASH_OB_RDP_LevelConfig+0x42>
  { 
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 8001bec:	4a04      	ldr	r2, [pc, #16]	; (8001c00 <FLASH_OB_RDP_LevelConfig+0x50>)
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	7013      	strb	r3, [r2, #0]
  }
  
  return status;
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	08008f3c 	.word	0x08008f3c
 8001c00:	40023c15 	.word	0x40023c15

08001c04 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	71bb      	strb	r3, [r7, #6]
 8001c12:	4613      	mov	r3, r2
 8001c14:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp = 0xFF;
 8001c16:	23ff      	movs	r3, #255	; 0xff
 8001c18:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status = HAL_OK;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	2b20      	cmp	r3, #32
 8001c22:	d007      	beq.n	8001c34 <FLASH_OB_UserConfig+0x30>
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d004      	beq.n	8001c34 <FLASH_OB_UserConfig+0x30>
 8001c2a:	f240 41b2 	movw	r1, #1202	; 0x4b2
 8001c2e:	481c      	ldr	r0, [pc, #112]	; (8001ca0 <FLASH_OB_UserConfig+0x9c>)
 8001c30:	f006 f8b4 	bl	8007d9c <assert_failed>
  assert_param(IS_OB_STOP_SOURCE(Stop));
 8001c34:	79bb      	ldrb	r3, [r7, #6]
 8001c36:	2b40      	cmp	r3, #64	; 0x40
 8001c38:	d007      	beq.n	8001c4a <FLASH_OB_UserConfig+0x46>
 8001c3a:	79bb      	ldrb	r3, [r7, #6]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d004      	beq.n	8001c4a <FLASH_OB_UserConfig+0x46>
 8001c40:	f240 41b3 	movw	r1, #1203	; 0x4b3
 8001c44:	4816      	ldr	r0, [pc, #88]	; (8001ca0 <FLASH_OB_UserConfig+0x9c>)
 8001c46:	f006 f8a9 	bl	8007d9c <assert_failed>
  assert_param(IS_OB_STDBY_SOURCE(Stdby));
 8001c4a:	797b      	ldrb	r3, [r7, #5]
 8001c4c:	2b80      	cmp	r3, #128	; 0x80
 8001c4e:	d007      	beq.n	8001c60 <FLASH_OB_UserConfig+0x5c>
 8001c50:	797b      	ldrb	r3, [r7, #5]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d004      	beq.n	8001c60 <FLASH_OB_UserConfig+0x5c>
 8001c56:	f240 41b4 	movw	r1, #1204	; 0x4b4
 8001c5a:	4811      	ldr	r0, [pc, #68]	; (8001ca0 <FLASH_OB_UserConfig+0x9c>)
 8001c5c:	f006 f89e 	bl	8007d9c <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c60:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c64:	f7ff fc64 	bl	8001530 <FLASH_WaitForLastOperation>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	73bb      	strb	r3, [r7, #14]
  
  if(status == HAL_OK)
 8001c6c:	7bbb      	ldrb	r3, [r7, #14]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d111      	bne.n	8001c96 <FLASH_OB_UserConfig+0x92>
  {     
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 8001c72:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <FLASH_OB_UserConfig+0xa0>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	f003 031f 	and.w	r3, r3, #31
 8001c7c:	73fb      	strb	r3, [r7, #15]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp))); 
 8001c7e:	79ba      	ldrb	r2, [r7, #6]
 8001c80:	7bfb      	ldrb	r3, [r7, #15]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	797b      	ldrb	r3, [r7, #5]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	b2da      	uxtb	r2, r3
 8001c8c:	4905      	ldr	r1, [pc, #20]	; (8001ca4 <FLASH_OB_UserConfig+0xa0>)
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	700b      	strb	r3, [r1, #0]
  }
  
  return status; 
 8001c96:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	08008f3c 	.word	0x08008f3c
 8001ca4:	40023c14 	.word	0x40023c14

08001ca8 <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	d00d      	beq.n	8001cd4 <FLASH_OB_BOR_LevelConfig+0x2c>
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d00a      	beq.n	8001cd4 <FLASH_OB_BOR_LevelConfig+0x2c>
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d007      	beq.n	8001cd4 <FLASH_OB_BOR_LevelConfig+0x2c>
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	2b0c      	cmp	r3, #12
 8001cc8:	d004      	beq.n	8001cd4 <FLASH_OB_BOR_LevelConfig+0x2c>
 8001cca:	f240 41d2 	movw	r1, #1234	; 0x4d2
 8001cce:	480c      	ldr	r0, [pc, #48]	; (8001d00 <FLASH_OB_BOR_LevelConfig+0x58>)
 8001cd0:	f006 f864 	bl	8007d9c <assert_failed>

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <FLASH_OB_BOR_LevelConfig+0x5c>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	4a0a      	ldr	r2, [pc, #40]	; (8001d04 <FLASH_OB_BOR_LevelConfig+0x5c>)
 8001cdc:	f023 030c 	bic.w	r3, r3, #12
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 8001ce4:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <FLASH_OB_BOR_LevelConfig+0x5c>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	b2da      	uxtb	r2, r3
 8001cea:	4906      	ldr	r1, [pc, #24]	; (8001d04 <FLASH_OB_BOR_LevelConfig+0x5c>)
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	700b      	strb	r3, [r1, #0]
  
  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
  
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	08008f3c 	.word	0x08008f3c
 8001d04:	40023c14 	.word	0x40023c14

08001d08 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 8001d0c:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <FLASH_OB_GetUser+0x1c>)
 8001d0e:	695b      	ldr	r3, [r3, #20]
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	f023 031f 	bic.w	r3, r3, #31
 8001d16:	b2db      	uxtb	r3, r3
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	40023c00 	.word	0x40023c00

08001d28 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8001d2c:	4b03      	ldr	r3, [pc, #12]	; (8001d3c <FLASH_OB_GetWRP+0x14>)
 8001d2e:	881b      	ldrh	r3, [r3, #0]
 8001d30:	b29b      	uxth	r3, r3
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	40023c16 	.word	0x40023c16

08001d40 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 8001d46:	23aa      	movs	r3, #170	; 0xaa
 8001d48:	71fb      	strb	r3, [r7, #7]

  if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2))
 8001d4a:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <FLASH_OB_GetRDP+0x3c>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2bcc      	cmp	r3, #204	; 0xcc
 8001d52:	d102      	bne.n	8001d5a <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8001d54:	23cc      	movs	r3, #204	; 0xcc
 8001d56:	71fb      	strb	r3, [r7, #7]
 8001d58:	e009      	b.n	8001d6e <FLASH_OB_GetRDP+0x2e>
  }
  else if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0))
 8001d5a:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <FLASH_OB_GetRDP+0x3c>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	2baa      	cmp	r3, #170	; 0xaa
 8001d62:	d102      	bne.n	8001d6a <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8001d64:	23aa      	movs	r3, #170	; 0xaa
 8001d66:	71fb      	strb	r3, [r7, #7]
 8001d68:	e001      	b.n	8001d6e <FLASH_OB_GetRDP+0x2e>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_1;
 8001d6a:	2355      	movs	r3, #85	; 0x55
 8001d6c:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	40023c15 	.word	0x40023c15

08001d80 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8001d84:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <FLASH_OB_GetBOR+0x1c>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	f003 030c 	and.w	r3, r3, #12
 8001d8e:	b2db      	uxtb	r3, r3
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	40023c14 	.word	0x40023c14

08001da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b088      	sub	sp, #32
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dae:	2300      	movs	r3, #0
 8001db0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001db2:	2300      	movs	r3, #0
 8001db4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a3b      	ldr	r2, [pc, #236]	; (8001ea8 <HAL_GPIO_Init+0x108>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d017      	beq.n	8001dee <HAL_GPIO_Init+0x4e>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a3a      	ldr	r2, [pc, #232]	; (8001eac <HAL_GPIO_Init+0x10c>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d013      	beq.n	8001dee <HAL_GPIO_Init+0x4e>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a39      	ldr	r2, [pc, #228]	; (8001eb0 <HAL_GPIO_Init+0x110>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d00f      	beq.n	8001dee <HAL_GPIO_Init+0x4e>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a38      	ldr	r2, [pc, #224]	; (8001eb4 <HAL_GPIO_Init+0x114>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d00b      	beq.n	8001dee <HAL_GPIO_Init+0x4e>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a37      	ldr	r2, [pc, #220]	; (8001eb8 <HAL_GPIO_Init+0x118>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d007      	beq.n	8001dee <HAL_GPIO_Init+0x4e>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a36      	ldr	r2, [pc, #216]	; (8001ebc <HAL_GPIO_Init+0x11c>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d003      	beq.n	8001dee <HAL_GPIO_Init+0x4e>
 8001de6:	21b3      	movs	r1, #179	; 0xb3
 8001de8:	4835      	ldr	r0, [pc, #212]	; (8001ec0 <HAL_GPIO_Init+0x120>)
 8001dea:	f005 ffd7 	bl	8007d9c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <HAL_GPIO_Init+0x64>
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	0c1b      	lsrs	r3, r3, #16
 8001dfe:	041b      	lsls	r3, r3, #16
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <HAL_GPIO_Init+0x6c>
 8001e04:	21b4      	movs	r1, #180	; 0xb4
 8001e06:	482e      	ldr	r0, [pc, #184]	; (8001ec0 <HAL_GPIO_Init+0x120>)
 8001e08:	f005 ffc8 	bl	8007d9c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d035      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d031      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b11      	cmp	r3, #17
 8001e22:	d02d      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d029      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b12      	cmp	r3, #18
 8001e32:	d025      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	4a22      	ldr	r2, [pc, #136]	; (8001ec4 <HAL_GPIO_Init+0x124>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d020      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	4a21      	ldr	r2, [pc, #132]	; (8001ec8 <HAL_GPIO_Init+0x128>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d01b      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	4a1f      	ldr	r2, [pc, #124]	; (8001ecc <HAL_GPIO_Init+0x12c>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d016      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	4a1e      	ldr	r2, [pc, #120]	; (8001ed0 <HAL_GPIO_Init+0x130>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d011      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	4a1c      	ldr	r2, [pc, #112]	; (8001ed4 <HAL_GPIO_Init+0x134>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d00c      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	4a1b      	ldr	r2, [pc, #108]	; (8001ed8 <HAL_GPIO_Init+0x138>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d007      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	2b03      	cmp	r3, #3
 8001e76:	d003      	beq.n	8001e80 <HAL_GPIO_Init+0xe0>
 8001e78:	21b5      	movs	r1, #181	; 0xb5
 8001e7a:	4811      	ldr	r0, [pc, #68]	; (8001ec0 <HAL_GPIO_Init+0x120>)
 8001e7c:	f005 ff8e 	bl	8007d9c <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d00b      	beq.n	8001ea0 <HAL_GPIO_Init+0x100>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d007      	beq.n	8001ea0 <HAL_GPIO_Init+0x100>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d003      	beq.n	8001ea0 <HAL_GPIO_Init+0x100>
 8001e98:	21b6      	movs	r1, #182	; 0xb6
 8001e9a:	4809      	ldr	r0, [pc, #36]	; (8001ec0 <HAL_GPIO_Init+0x120>)
 8001e9c:	f005 ff7e 	bl	8007d9c <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61fb      	str	r3, [r7, #28]
 8001ea4:	e211      	b.n	80022ca <HAL_GPIO_Init+0x52a>
 8001ea6:	bf00      	nop
 8001ea8:	40020000 	.word	0x40020000
 8001eac:	40020400 	.word	0x40020400
 8001eb0:	40020800 	.word	0x40020800
 8001eb4:	40020c00 	.word	0x40020c00
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	40021c00 	.word	0x40021c00
 8001ec0:	08008f7c 	.word	0x08008f7c
 8001ec4:	10110000 	.word	0x10110000
 8001ec8:	10210000 	.word	0x10210000
 8001ecc:	10310000 	.word	0x10310000
 8001ed0:	10120000 	.word	0x10120000
 8001ed4:	10220000 	.word	0x10220000
 8001ed8:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001edc:	2201      	movs	r2, #1
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	4013      	ands	r3, r2
 8001eee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	f040 81e5 	bne.w	80022c4 <HAL_GPIO_Init+0x524>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d00b      	beq.n	8001f1a <HAL_GPIO_Init+0x17a>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d007      	beq.n	8001f1a <HAL_GPIO_Init+0x17a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f0e:	2b11      	cmp	r3, #17
 8001f10:	d003      	beq.n	8001f1a <HAL_GPIO_Init+0x17a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2b12      	cmp	r3, #18
 8001f18:	d144      	bne.n	8001fa4 <HAL_GPIO_Init+0x204>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00f      	beq.n	8001f42 <HAL_GPIO_Init+0x1a2>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d00b      	beq.n	8001f42 <HAL_GPIO_Init+0x1a2>
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d007      	beq.n	8001f42 <HAL_GPIO_Init+0x1a2>
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	2b03      	cmp	r3, #3
 8001f38:	d003      	beq.n	8001f42 <HAL_GPIO_Init+0x1a2>
 8001f3a:	21c8      	movs	r1, #200	; 0xc8
 8001f3c:	489f      	ldr	r0, [pc, #636]	; (80021bc <HAL_GPIO_Init+0x41c>)
 8001f3e:	f005 ff2d 	bl	8007d9c <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43db      	mvns	r3, r3
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	4013      	ands	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	68da      	ldr	r2, [r3, #12]
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f78:	2201      	movs	r2, #1
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	43db      	mvns	r3, r3
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	4013      	ands	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	091b      	lsrs	r3, r3, #4
 8001f8e:	f003 0201 	and.w	r2, r3, #1
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	2203      	movs	r2, #3
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	689a      	ldr	r2, [r3, #8]
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d004      	beq.n	8001fe6 <HAL_GPIO_Init+0x246>
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b12      	cmp	r3, #18
 8001fe2:	f040 80a0 	bne.w	8002126 <HAL_GPIO_Init+0x386>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d077      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	2b09      	cmp	r3, #9
 8001ff4:	d073      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d06f      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d06b      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	691b      	ldr	r3, [r3, #16]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d067      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d063      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	2b01      	cmp	r3, #1
 800201c:	d05f      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d05b      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	2b02      	cmp	r3, #2
 800202c:	d057      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	2b02      	cmp	r3, #2
 8002034:	d053      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	2b02      	cmp	r3, #2
 800203c:	d04f      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	2b04      	cmp	r3, #4
 8002044:	d04b      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	2b04      	cmp	r3, #4
 800204c:	d047      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	2b04      	cmp	r3, #4
 8002054:	d043      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	2b05      	cmp	r3, #5
 800205c:	d03f      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	2b05      	cmp	r3, #5
 8002064:	d03b      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	2b05      	cmp	r3, #5
 800206c:	d037      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	2b06      	cmp	r3, #6
 8002074:	d033      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	2b06      	cmp	r3, #6
 800207c:	d02f      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	2b05      	cmp	r3, #5
 8002084:	d02b      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	2b06      	cmp	r3, #6
 800208c:	d027      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	2b07      	cmp	r3, #7
 8002094:	d023      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	2b07      	cmp	r3, #7
 800209c:	d01f      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	2b07      	cmp	r3, #7
 80020a4:	d01b      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	2b08      	cmp	r3, #8
 80020ac:	d017      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	2b0a      	cmp	r3, #10
 80020b4:	d013      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	2b09      	cmp	r3, #9
 80020bc:	d00f      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	2b09      	cmp	r3, #9
 80020c4:	d00b      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	2b0c      	cmp	r3, #12
 80020cc:	d007      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	2b0f      	cmp	r3, #15
 80020d4:	d003      	beq.n	80020de <HAL_GPIO_Init+0x33e>
 80020d6:	21e0      	movs	r1, #224	; 0xe0
 80020d8:	4838      	ldr	r0, [pc, #224]	; (80021bc <HAL_GPIO_Init+0x41c>)
 80020da:	f005 fe5f 	bl	8007d9c <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	08da      	lsrs	r2, r3, #3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	3208      	adds	r2, #8
 80020e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	220f      	movs	r2, #15
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43db      	mvns	r3, r3
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	4013      	ands	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	691a      	ldr	r2, [r3, #16]
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	4313      	orrs	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	08da      	lsrs	r2, r3, #3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3208      	adds	r2, #8
 8002120:	69b9      	ldr	r1, [r7, #24]
 8002122:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	2203      	movs	r2, #3
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	43db      	mvns	r3, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4013      	ands	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f003 0203 	and.w	r2, r3, #3
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	4313      	orrs	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002162:	2b00      	cmp	r3, #0
 8002164:	f000 80ae 	beq.w	80022c4 <HAL_GPIO_Init+0x524>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002168:	2300      	movs	r3, #0
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	4b14      	ldr	r3, [pc, #80]	; (80021c0 <HAL_GPIO_Init+0x420>)
 800216e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002170:	4a13      	ldr	r2, [pc, #76]	; (80021c0 <HAL_GPIO_Init+0x420>)
 8002172:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002176:	6453      	str	r3, [r2, #68]	; 0x44
 8002178:	4b11      	ldr	r3, [pc, #68]	; (80021c0 <HAL_GPIO_Init+0x420>)
 800217a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002184:	4a0f      	ldr	r2, [pc, #60]	; (80021c4 <HAL_GPIO_Init+0x424>)
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	089b      	lsrs	r3, r3, #2
 800218a:	3302      	adds	r3, #2
 800218c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002190:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	220f      	movs	r2, #15
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4013      	ands	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a07      	ldr	r2, [pc, #28]	; (80021c8 <HAL_GPIO_Init+0x428>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d025      	beq.n	80021fc <HAL_GPIO_Init+0x45c>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a06      	ldr	r2, [pc, #24]	; (80021cc <HAL_GPIO_Init+0x42c>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d01f      	beq.n	80021f8 <HAL_GPIO_Init+0x458>
 80021b8:	e00a      	b.n	80021d0 <HAL_GPIO_Init+0x430>
 80021ba:	bf00      	nop
 80021bc:	08008f7c 	.word	0x08008f7c
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40013800 	.word	0x40013800
 80021c8:	40020000 	.word	0x40020000
 80021cc:	40020400 	.word	0x40020400
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a42      	ldr	r2, [pc, #264]	; (80022dc <HAL_GPIO_Init+0x53c>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d00d      	beq.n	80021f4 <HAL_GPIO_Init+0x454>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a41      	ldr	r2, [pc, #260]	; (80022e0 <HAL_GPIO_Init+0x540>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d007      	beq.n	80021f0 <HAL_GPIO_Init+0x450>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a40      	ldr	r2, [pc, #256]	; (80022e4 <HAL_GPIO_Init+0x544>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d101      	bne.n	80021ec <HAL_GPIO_Init+0x44c>
 80021e8:	2304      	movs	r3, #4
 80021ea:	e008      	b.n	80021fe <HAL_GPIO_Init+0x45e>
 80021ec:	2307      	movs	r3, #7
 80021ee:	e006      	b.n	80021fe <HAL_GPIO_Init+0x45e>
 80021f0:	2303      	movs	r3, #3
 80021f2:	e004      	b.n	80021fe <HAL_GPIO_Init+0x45e>
 80021f4:	2302      	movs	r3, #2
 80021f6:	e002      	b.n	80021fe <HAL_GPIO_Init+0x45e>
 80021f8:	2301      	movs	r3, #1
 80021fa:	e000      	b.n	80021fe <HAL_GPIO_Init+0x45e>
 80021fc:	2300      	movs	r3, #0
 80021fe:	69fa      	ldr	r2, [r7, #28]
 8002200:	f002 0203 	and.w	r2, r2, #3
 8002204:	0092      	lsls	r2, r2, #2
 8002206:	4093      	lsls	r3, r2
 8002208:	69ba      	ldr	r2, [r7, #24]
 800220a:	4313      	orrs	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800220e:	4936      	ldr	r1, [pc, #216]	; (80022e8 <HAL_GPIO_Init+0x548>)
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	089b      	lsrs	r3, r3, #2
 8002214:	3302      	adds	r3, #2
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800221c:	4b33      	ldr	r3, [pc, #204]	; (80022ec <HAL_GPIO_Init+0x54c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	43db      	mvns	r3, r3
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4013      	ands	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d003      	beq.n	8002240 <HAL_GPIO_Init+0x4a0>
        {
          temp |= iocurrent;
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	4313      	orrs	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002240:	4a2a      	ldr	r2, [pc, #168]	; (80022ec <HAL_GPIO_Init+0x54c>)
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002246:	4b29      	ldr	r3, [pc, #164]	; (80022ec <HAL_GPIO_Init+0x54c>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_GPIO_Init+0x4ca>
        {
          temp |= iocurrent;
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800226a:	4a20      	ldr	r2, [pc, #128]	; (80022ec <HAL_GPIO_Init+0x54c>)
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002270:	4b1e      	ldr	r3, [pc, #120]	; (80022ec <HAL_GPIO_Init+0x54c>)
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	43db      	mvns	r3, r3
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4013      	ands	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <HAL_GPIO_Init+0x4f4>
        {
          temp |= iocurrent;
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4313      	orrs	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002294:	4a15      	ldr	r2, [pc, #84]	; (80022ec <HAL_GPIO_Init+0x54c>)
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800229a:	4b14      	ldr	r3, [pc, #80]	; (80022ec <HAL_GPIO_Init+0x54c>)
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	43db      	mvns	r3, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4013      	ands	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_GPIO_Init+0x51e>
        {
          temp |= iocurrent;
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022be:	4a0b      	ldr	r2, [pc, #44]	; (80022ec <HAL_GPIO_Init+0x54c>)
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	3301      	adds	r3, #1
 80022c8:	61fb      	str	r3, [r7, #28]
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	2b0f      	cmp	r3, #15
 80022ce:	f67f ae05 	bls.w	8001edc <HAL_GPIO_Init+0x13c>
      }
    }
  }
}
 80022d2:	bf00      	nop
 80022d4:	3720      	adds	r7, #32
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40020800 	.word	0x40020800
 80022e0:	40020c00 	.word	0x40020c00
 80022e4:	40021000 	.word	0x40021000
 80022e8:	40013800 	.word	0x40013800
 80022ec:	40013c00 	.word	0x40013c00

080022f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	460b      	mov	r3, r1
 80022fa:	807b      	strh	r3, [r7, #2]
 80022fc:	4613      	mov	r3, r2
 80022fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002300:	887b      	ldrh	r3, [r7, #2]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d004      	beq.n	8002310 <HAL_GPIO_WritePin+0x20>
 8002306:	887b      	ldrh	r3, [r7, #2]
 8002308:	0c1b      	lsrs	r3, r3, #16
 800230a:	041b      	lsls	r3, r3, #16
 800230c:	2b00      	cmp	r3, #0
 800230e:	d004      	beq.n	800231a <HAL_GPIO_WritePin+0x2a>
 8002310:	f240 119f 	movw	r1, #415	; 0x19f
 8002314:	480e      	ldr	r0, [pc, #56]	; (8002350 <HAL_GPIO_WritePin+0x60>)
 8002316:	f005 fd41 	bl	8007d9c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800231a:	787b      	ldrb	r3, [r7, #1]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d007      	beq.n	8002330 <HAL_GPIO_WritePin+0x40>
 8002320:	787b      	ldrb	r3, [r7, #1]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d004      	beq.n	8002330 <HAL_GPIO_WritePin+0x40>
 8002326:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800232a:	4809      	ldr	r0, [pc, #36]	; (8002350 <HAL_GPIO_WritePin+0x60>)
 800232c:	f005 fd36 	bl	8007d9c <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8002330:	787b      	ldrb	r3, [r7, #1]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002336:	887a      	ldrh	r2, [r7, #2]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800233c:	e003      	b.n	8002346 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800233e:	887b      	ldrh	r3, [r7, #2]
 8002340:	041a      	lsls	r2, r3, #16
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	619a      	str	r2, [r3, #24]
}
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	08008f7c 	.word	0x08008f7c

08002354 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d101      	bne.n	8002366 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e05d      	b.n	8002422 <HAL_IWDG_Init+0xce>
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a30      	ldr	r2, [pc, #192]	; (800242c <HAL_IWDG_Init+0xd8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d003      	beq.n	8002378 <HAL_IWDG_Init+0x24>
 8002370:	219e      	movs	r1, #158	; 0x9e
 8002372:	482f      	ldr	r0, [pc, #188]	; (8002430 <HAL_IWDG_Init+0xdc>)
 8002374:	f005 fd12 	bl	8007d9c <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d01b      	beq.n	80023b8 <HAL_IWDG_Init+0x64>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d017      	beq.n	80023b8 <HAL_IWDG_Init+0x64>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	2b02      	cmp	r3, #2
 800238e:	d013      	beq.n	80023b8 <HAL_IWDG_Init+0x64>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b03      	cmp	r3, #3
 8002396:	d00f      	beq.n	80023b8 <HAL_IWDG_Init+0x64>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b04      	cmp	r3, #4
 800239e:	d00b      	beq.n	80023b8 <HAL_IWDG_Init+0x64>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b05      	cmp	r3, #5
 80023a6:	d007      	beq.n	80023b8 <HAL_IWDG_Init+0x64>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	2b06      	cmp	r3, #6
 80023ae:	d003      	beq.n	80023b8 <HAL_IWDG_Init+0x64>
 80023b0:	219f      	movs	r1, #159	; 0x9f
 80023b2:	481f      	ldr	r0, [pc, #124]	; (8002430 <HAL_IWDG_Init+0xdc>)
 80023b4:	f005 fcf2 	bl	8007d9c <assert_failed>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023c0:	d303      	bcc.n	80023ca <HAL_IWDG_Init+0x76>
 80023c2:	21a0      	movs	r1, #160	; 0xa0
 80023c4:	481a      	ldr	r0, [pc, #104]	; (8002430 <HAL_IWDG_Init+0xdc>)
 80023c6:	f005 fce9 	bl	8007d9c <assert_failed>

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80023d2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f245 5255 	movw	r2, #21845	; 0x5555
 80023dc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	6852      	ldr	r2, [r2, #4]
 80023e6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	6892      	ldr	r2, [r2, #8]
 80023f0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80023f2:	f7fe f903 	bl	80005fc <HAL_GetTick>
 80023f6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 80023f8:	e008      	b.n	800240c <HAL_IWDG_Init+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80023fa:	f7fe f8ff 	bl	80005fc <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b30      	cmp	r3, #48	; 0x30
 8002406:	d901      	bls.n	800240c <HAL_IWDG_Init+0xb8>
    {
      return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e00a      	b.n	8002422 <HAL_IWDG_Init+0xce>
  while (hiwdg->Instance->SR != 0x00u)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1f1      	bne.n	80023fa <HAL_IWDG_Init+0xa6>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800241e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40003000 	.word	0x40003000
 8002430:	08008fb8 	.word	0x08008fb8

08002434 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002444:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e30d      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2b0f      	cmp	r3, #15
 800246c:	d903      	bls.n	8002476 <HAL_RCC_OscConfig+0x22>
 800246e:	21e8      	movs	r1, #232	; 0xe8
 8002470:	48a3      	ldr	r0, [pc, #652]	; (8002700 <HAL_RCC_OscConfig+0x2ac>)
 8002472:	f005 fc93 	bl	8007d9c <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 8088 	beq.w	8002594 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00d      	beq.n	80024a8 <HAL_RCC_OscConfig+0x54>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002494:	d008      	beq.n	80024a8 <HAL_RCC_OscConfig+0x54>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800249e:	d003      	beq.n	80024a8 <HAL_RCC_OscConfig+0x54>
 80024a0:	21ed      	movs	r1, #237	; 0xed
 80024a2:	4897      	ldr	r0, [pc, #604]	; (8002700 <HAL_RCC_OscConfig+0x2ac>)
 80024a4:	f005 fc7a 	bl	8007d9c <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024a8:	4b96      	ldr	r3, [pc, #600]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f003 030c 	and.w	r3, r3, #12
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d00c      	beq.n	80024ce <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024b4:	4b93      	ldr	r3, [pc, #588]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d112      	bne.n	80024e6 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024c0:	4b90      	ldr	r3, [pc, #576]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024cc:	d10b      	bne.n	80024e6 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ce:	4b8d      	ldr	r3, [pc, #564]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d05b      	beq.n	8002592 <HAL_RCC_OscConfig+0x13e>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d157      	bne.n	8002592 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e2cd      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024ee:	d106      	bne.n	80024fe <HAL_RCC_OscConfig+0xaa>
 80024f0:	4b84      	ldr	r3, [pc, #528]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a83      	ldr	r2, [pc, #524]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80024f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024fa:	6013      	str	r3, [r2, #0]
 80024fc:	e01d      	b.n	800253a <HAL_RCC_OscConfig+0xe6>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002506:	d10c      	bne.n	8002522 <HAL_RCC_OscConfig+0xce>
 8002508:	4b7e      	ldr	r3, [pc, #504]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a7d      	ldr	r2, [pc, #500]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 800250e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	4b7b      	ldr	r3, [pc, #492]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a7a      	ldr	r2, [pc, #488]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 800251a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800251e:	6013      	str	r3, [r2, #0]
 8002520:	e00b      	b.n	800253a <HAL_RCC_OscConfig+0xe6>
 8002522:	4b78      	ldr	r3, [pc, #480]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a77      	ldr	r2, [pc, #476]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002528:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	4b75      	ldr	r3, [pc, #468]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a74      	ldr	r2, [pc, #464]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002534:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002538:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d013      	beq.n	800256a <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002542:	f7fe f85b 	bl	80005fc <HAL_GetTick>
 8002546:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800254a:	f7fe f857 	bl	80005fc <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b64      	cmp	r3, #100	; 0x64
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e292      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800255c:	4b69      	ldr	r3, [pc, #420]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0f0      	beq.n	800254a <HAL_RCC_OscConfig+0xf6>
 8002568:	e014      	b.n	8002594 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256a:	f7fe f847 	bl	80005fc <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002572:	f7fe f843 	bl	80005fc <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b64      	cmp	r3, #100	; 0x64
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e27e      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002584:	4b5f      	ldr	r3, [pc, #380]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1f0      	bne.n	8002572 <HAL_RCC_OscConfig+0x11e>
 8002590:	e000      	b.n	8002594 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002592:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d079      	beq.n	8002694 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d008      	beq.n	80025ba <HAL_RCC_OscConfig+0x166>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d004      	beq.n	80025ba <HAL_RCC_OscConfig+0x166>
 80025b0:	f240 111f 	movw	r1, #287	; 0x11f
 80025b4:	4852      	ldr	r0, [pc, #328]	; (8002700 <HAL_RCC_OscConfig+0x2ac>)
 80025b6:	f005 fbf1 	bl	8007d9c <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	2b1f      	cmp	r3, #31
 80025c0:	d904      	bls.n	80025cc <HAL_RCC_OscConfig+0x178>
 80025c2:	f44f 7190 	mov.w	r1, #288	; 0x120
 80025c6:	484e      	ldr	r0, [pc, #312]	; (8002700 <HAL_RCC_OscConfig+0x2ac>)
 80025c8:	f005 fbe8 	bl	8007d9c <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025cc:	4b4d      	ldr	r3, [pc, #308]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 030c 	and.w	r3, r3, #12
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00b      	beq.n	80025f0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025d8:	4b4a      	ldr	r3, [pc, #296]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d11c      	bne.n	800261e <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025e4:	4b47      	ldr	r3, [pc, #284]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d116      	bne.n	800261e <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025f0:	4b44      	ldr	r3, [pc, #272]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0302 	and.w	r3, r3, #2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <HAL_RCC_OscConfig+0x1b4>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d001      	beq.n	8002608 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e23c      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002608:	4b3e      	ldr	r3, [pc, #248]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	493b      	ldr	r1, [pc, #236]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002618:	4313      	orrs	r3, r2
 800261a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800261c:	e03a      	b.n	8002694 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d020      	beq.n	8002668 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002626:	4b38      	ldr	r3, [pc, #224]	; (8002708 <HAL_RCC_OscConfig+0x2b4>)
 8002628:	2201      	movs	r2, #1
 800262a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262c:	f7fd ffe6 	bl	80005fc <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002634:	f7fd ffe2 	bl	80005fc <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e21d      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002646:	4b2f      	ldr	r3, [pc, #188]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d0f0      	beq.n	8002634 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002652:	4b2c      	ldr	r3, [pc, #176]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	00db      	lsls	r3, r3, #3
 8002660:	4928      	ldr	r1, [pc, #160]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 8002662:	4313      	orrs	r3, r2
 8002664:	600b      	str	r3, [r1, #0]
 8002666:	e015      	b.n	8002694 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002668:	4b27      	ldr	r3, [pc, #156]	; (8002708 <HAL_RCC_OscConfig+0x2b4>)
 800266a:	2200      	movs	r2, #0
 800266c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266e:	f7fd ffc5 	bl	80005fc <HAL_GetTick>
 8002672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002676:	f7fd ffc1 	bl	80005fc <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e1fc      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002688:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1f0      	bne.n	8002676 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0308 	and.w	r3, r3, #8
 800269c:	2b00      	cmp	r3, #0
 800269e:	d046      	beq.n	800272e <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d008      	beq.n	80026ba <HAL_RCC_OscConfig+0x266>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	695b      	ldr	r3, [r3, #20]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d004      	beq.n	80026ba <HAL_RCC_OscConfig+0x266>
 80026b0:	f44f 71b0 	mov.w	r1, #352	; 0x160
 80026b4:	4812      	ldr	r0, [pc, #72]	; (8002700 <HAL_RCC_OscConfig+0x2ac>)
 80026b6:	f005 fb71 	bl	8007d9c <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d016      	beq.n	80026f0 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026c2:	4b12      	ldr	r3, [pc, #72]	; (800270c <HAL_RCC_OscConfig+0x2b8>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7fd ff98 	bl	80005fc <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d0:	f7fd ff94 	bl	80005fc <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e1cf      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e2:	4b08      	ldr	r3, [pc, #32]	; (8002704 <HAL_RCC_OscConfig+0x2b0>)
 80026e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0x27c>
 80026ee:	e01e      	b.n	800272e <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026f0:	4b06      	ldr	r3, [pc, #24]	; (800270c <HAL_RCC_OscConfig+0x2b8>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026f6:	f7fd ff81 	bl	80005fc <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026fc:	e011      	b.n	8002722 <HAL_RCC_OscConfig+0x2ce>
 80026fe:	bf00      	nop
 8002700:	08008ff4 	.word	0x08008ff4
 8002704:	40023800 	.word	0x40023800
 8002708:	42470000 	.word	0x42470000
 800270c:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002710:	f7fd ff74 	bl	80005fc <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b02      	cmp	r3, #2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e1af      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002722:	4b97      	ldr	r3, [pc, #604]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002724:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1f0      	bne.n	8002710 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0304 	and.w	r3, r3, #4
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 80a8 	beq.w	800288c <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 800273c:	2300      	movs	r3, #0
 800273e:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00c      	beq.n	8002762 <HAL_RCC_OscConfig+0x30e>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d008      	beq.n	8002762 <HAL_RCC_OscConfig+0x30e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b05      	cmp	r3, #5
 8002756:	d004      	beq.n	8002762 <HAL_RCC_OscConfig+0x30e>
 8002758:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 800275c:	4889      	ldr	r0, [pc, #548]	; (8002984 <HAL_RCC_OscConfig+0x530>)
 800275e:	f005 fb1d 	bl	8007d9c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002762:	4b87      	ldr	r3, [pc, #540]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10f      	bne.n	800278e <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800276e:	2300      	movs	r3, #0
 8002770:	60bb      	str	r3, [r7, #8]
 8002772:	4b83      	ldr	r3, [pc, #524]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	4a82      	ldr	r2, [pc, #520]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800277c:	6413      	str	r3, [r2, #64]	; 0x40
 800277e:	4b80      	ldr	r3, [pc, #512]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002786:	60bb      	str	r3, [r7, #8]
 8002788:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800278a:	2301      	movs	r3, #1
 800278c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800278e:	4b7e      	ldr	r3, [pc, #504]	; (8002988 <HAL_RCC_OscConfig+0x534>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002796:	2b00      	cmp	r3, #0
 8002798:	d118      	bne.n	80027cc <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800279a:	4b7b      	ldr	r3, [pc, #492]	; (8002988 <HAL_RCC_OscConfig+0x534>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a7a      	ldr	r2, [pc, #488]	; (8002988 <HAL_RCC_OscConfig+0x534>)
 80027a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027a6:	f7fd ff29 	bl	80005fc <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ae:	f7fd ff25 	bl	80005fc <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e160      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c0:	4b71      	ldr	r3, [pc, #452]	; (8002988 <HAL_RCC_OscConfig+0x534>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0f0      	beq.n	80027ae <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d106      	bne.n	80027e2 <HAL_RCC_OscConfig+0x38e>
 80027d4:	4b6a      	ldr	r3, [pc, #424]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 80027d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d8:	4a69      	ldr	r2, [pc, #420]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 80027da:	f043 0301 	orr.w	r3, r3, #1
 80027de:	6713      	str	r3, [r2, #112]	; 0x70
 80027e0:	e01c      	b.n	800281c <HAL_RCC_OscConfig+0x3c8>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	2b05      	cmp	r3, #5
 80027e8:	d10c      	bne.n	8002804 <HAL_RCC_OscConfig+0x3b0>
 80027ea:	4b65      	ldr	r3, [pc, #404]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 80027ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ee:	4a64      	ldr	r2, [pc, #400]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 80027f0:	f043 0304 	orr.w	r3, r3, #4
 80027f4:	6713      	str	r3, [r2, #112]	; 0x70
 80027f6:	4b62      	ldr	r3, [pc, #392]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 80027f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027fa:	4a61      	ldr	r2, [pc, #388]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 80027fc:	f043 0301 	orr.w	r3, r3, #1
 8002800:	6713      	str	r3, [r2, #112]	; 0x70
 8002802:	e00b      	b.n	800281c <HAL_RCC_OscConfig+0x3c8>
 8002804:	4b5e      	ldr	r3, [pc, #376]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002808:	4a5d      	ldr	r2, [pc, #372]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 800280a:	f023 0301 	bic.w	r3, r3, #1
 800280e:	6713      	str	r3, [r2, #112]	; 0x70
 8002810:	4b5b      	ldr	r3, [pc, #364]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002814:	4a5a      	ldr	r2, [pc, #360]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002816:	f023 0304 	bic.w	r3, r3, #4
 800281a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d015      	beq.n	8002850 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002824:	f7fd feea 	bl	80005fc <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800282a:	e00a      	b.n	8002842 <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800282c:	f7fd fee6 	bl	80005fc <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	f241 3288 	movw	r2, #5000	; 0x1388
 800283a:	4293      	cmp	r3, r2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e11f      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002842:	4b4f      	ldr	r3, [pc, #316]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d0ee      	beq.n	800282c <HAL_RCC_OscConfig+0x3d8>
 800284e:	e014      	b.n	800287a <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002850:	f7fd fed4 	bl	80005fc <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002856:	e00a      	b.n	800286e <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002858:	f7fd fed0 	bl	80005fc <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	f241 3288 	movw	r2, #5000	; 0x1388
 8002866:	4293      	cmp	r3, r2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e109      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800286e:	4b44      	ldr	r3, [pc, #272]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1ee      	bne.n	8002858 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800287a:	7dfb      	ldrb	r3, [r7, #23]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d105      	bne.n	800288c <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002880:	4b3f      	ldr	r3, [pc, #252]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	4a3e      	ldr	r2, [pc, #248]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 8002886:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800288a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00c      	beq.n	80028ae <HAL_RCC_OscConfig+0x45a>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d008      	beq.n	80028ae <HAL_RCC_OscConfig+0x45a>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d004      	beq.n	80028ae <HAL_RCC_OscConfig+0x45a>
 80028a4:	f240 11cf 	movw	r1, #463	; 0x1cf
 80028a8:	4836      	ldr	r0, [pc, #216]	; (8002984 <HAL_RCC_OscConfig+0x530>)
 80028aa:	f005 fa77 	bl	8007d9c <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f000 80e4 	beq.w	8002a80 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028b8:	4b31      	ldr	r3, [pc, #196]	; (8002980 <HAL_RCC_OscConfig+0x52c>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 030c 	and.w	r3, r3, #12
 80028c0:	2b08      	cmp	r3, #8
 80028c2:	f000 80ae 	beq.w	8002a22 <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	f040 8092 	bne.w	80029f4 <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d009      	beq.n	80028ec <HAL_RCC_OscConfig+0x498>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	69db      	ldr	r3, [r3, #28]
 80028dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028e0:	d004      	beq.n	80028ec <HAL_RCC_OscConfig+0x498>
 80028e2:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80028e6:	4827      	ldr	r0, [pc, #156]	; (8002984 <HAL_RCC_OscConfig+0x530>)
 80028e8:	f005 fa58 	bl	8007d9c <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	2b3f      	cmp	r3, #63	; 0x3f
 80028f2:	d904      	bls.n	80028fe <HAL_RCC_OscConfig+0x4aa>
 80028f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80028f8:	4822      	ldr	r0, [pc, #136]	; (8002984 <HAL_RCC_OscConfig+0x530>)
 80028fa:	f005 fa4f 	bl	8007d9c <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002902:	2bbf      	cmp	r3, #191	; 0xbf
 8002904:	d904      	bls.n	8002910 <HAL_RCC_OscConfig+0x4bc>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290a:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 800290e:	d904      	bls.n	800291a <HAL_RCC_OscConfig+0x4c6>
 8002910:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8002914:	481b      	ldr	r0, [pc, #108]	; (8002984 <HAL_RCC_OscConfig+0x530>)
 8002916:	f005 fa41 	bl	8007d9c <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291e:	2b02      	cmp	r3, #2
 8002920:	d010      	beq.n	8002944 <HAL_RCC_OscConfig+0x4f0>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002926:	2b04      	cmp	r3, #4
 8002928:	d00c      	beq.n	8002944 <HAL_RCC_OscConfig+0x4f0>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800292e:	2b06      	cmp	r3, #6
 8002930:	d008      	beq.n	8002944 <HAL_RCC_OscConfig+0x4f0>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002936:	2b08      	cmp	r3, #8
 8002938:	d004      	beq.n	8002944 <HAL_RCC_OscConfig+0x4f0>
 800293a:	f240 11db 	movw	r1, #475	; 0x1db
 800293e:	4811      	ldr	r0, [pc, #68]	; (8002984 <HAL_RCC_OscConfig+0x530>)
 8002940:	f005 fa2c 	bl	8007d9c <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002948:	2b01      	cmp	r3, #1
 800294a:	d903      	bls.n	8002954 <HAL_RCC_OscConfig+0x500>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002950:	2b0f      	cmp	r3, #15
 8002952:	d904      	bls.n	800295e <HAL_RCC_OscConfig+0x50a>
 8002954:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8002958:	480a      	ldr	r0, [pc, #40]	; (8002984 <HAL_RCC_OscConfig+0x530>)
 800295a:	f005 fa1f 	bl	8007d9c <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800295e:	4b0b      	ldr	r3, [pc, #44]	; (800298c <HAL_RCC_OscConfig+0x538>)
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002964:	f7fd fe4a 	bl	80005fc <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800296a:	e011      	b.n	8002990 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800296c:	f7fd fe46 	bl	80005fc <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d90a      	bls.n	8002990 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e081      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
 800297e:	bf00      	nop
 8002980:	40023800 	.word	0x40023800
 8002984:	08008ff4 	.word	0x08008ff4
 8002988:	40007000 	.word	0x40007000
 800298c:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002990:	4b3e      	ldr	r3, [pc, #248]	; (8002a8c <HAL_RCC_OscConfig+0x638>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1e7      	bne.n	800296c <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69da      	ldr	r2, [r3, #28]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	431a      	orrs	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029aa:	019b      	lsls	r3, r3, #6
 80029ac:	431a      	orrs	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b2:	085b      	lsrs	r3, r3, #1
 80029b4:	3b01      	subs	r3, #1
 80029b6:	041b      	lsls	r3, r3, #16
 80029b8:	431a      	orrs	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029be:	061b      	lsls	r3, r3, #24
 80029c0:	4932      	ldr	r1, [pc, #200]	; (8002a8c <HAL_RCC_OscConfig+0x638>)
 80029c2:	4313      	orrs	r3, r2
 80029c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029c6:	4b32      	ldr	r3, [pc, #200]	; (8002a90 <HAL_RCC_OscConfig+0x63c>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029cc:	f7fd fe16 	bl	80005fc <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029d4:	f7fd fe12 	bl	80005fc <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e04d      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029e6:	4b29      	ldr	r3, [pc, #164]	; (8002a8c <HAL_RCC_OscConfig+0x638>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCC_OscConfig+0x580>
 80029f2:	e045      	b.n	8002a80 <HAL_RCC_OscConfig+0x62c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029f4:	4b26      	ldr	r3, [pc, #152]	; (8002a90 <HAL_RCC_OscConfig+0x63c>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fa:	f7fd fdff 	bl	80005fc <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a00:	e008      	b.n	8002a14 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a02:	f7fd fdfb 	bl	80005fc <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e036      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a14:	4b1d      	ldr	r3, [pc, #116]	; (8002a8c <HAL_RCC_OscConfig+0x638>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1f0      	bne.n	8002a02 <HAL_RCC_OscConfig+0x5ae>
 8002a20:	e02e      	b.n	8002a80 <HAL_RCC_OscConfig+0x62c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d101      	bne.n	8002a2e <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e029      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a2e:	4b17      	ldr	r3, [pc, #92]	; (8002a8c <HAL_RCC_OscConfig+0x638>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d11c      	bne.n	8002a7c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d115      	bne.n	8002a7c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002a50:	68fa      	ldr	r2, [r7, #12]
 8002a52:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a56:	4013      	ands	r3, r2
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d10d      	bne.n	8002a7c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d106      	bne.n	8002a7c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d001      	beq.n	8002a80 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e000      	b.n	8002a82 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3718      	adds	r7, #24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	42470060 	.word	0x42470060

08002a94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e174      	b.n	8002d92 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_RCC_ClockConfig+0x24>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2b0f      	cmp	r3, #15
 8002ab6:	d904      	bls.n	8002ac2 <HAL_RCC_ClockConfig+0x2e>
 8002ab8:	f240 2151 	movw	r1, #593	; 0x251
 8002abc:	487b      	ldr	r0, [pc, #492]	; (8002cac <HAL_RCC_ClockConfig+0x218>)
 8002abe:	f005 f96d 	bl	8007d9c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d019      	beq.n	8002afc <HAL_RCC_ClockConfig+0x68>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d016      	beq.n	8002afc <HAL_RCC_ClockConfig+0x68>
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d013      	beq.n	8002afc <HAL_RCC_ClockConfig+0x68>
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	2b03      	cmp	r3, #3
 8002ad8:	d010      	beq.n	8002afc <HAL_RCC_ClockConfig+0x68>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d00d      	beq.n	8002afc <HAL_RCC_ClockConfig+0x68>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	2b05      	cmp	r3, #5
 8002ae4:	d00a      	beq.n	8002afc <HAL_RCC_ClockConfig+0x68>
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	2b06      	cmp	r3, #6
 8002aea:	d007      	beq.n	8002afc <HAL_RCC_ClockConfig+0x68>
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	2b07      	cmp	r3, #7
 8002af0:	d004      	beq.n	8002afc <HAL_RCC_ClockConfig+0x68>
 8002af2:	f240 2152 	movw	r1, #594	; 0x252
 8002af6:	486d      	ldr	r0, [pc, #436]	; (8002cac <HAL_RCC_ClockConfig+0x218>)
 8002af8:	f005 f950 	bl	8007d9c <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002afc:	4b6c      	ldr	r3, [pc, #432]	; (8002cb0 <HAL_RCC_ClockConfig+0x21c>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 030f 	and.w	r3, r3, #15
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d90c      	bls.n	8002b24 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b0a:	4b69      	ldr	r3, [pc, #420]	; (8002cb0 <HAL_RCC_ClockConfig+0x21c>)
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b12:	4b67      	ldr	r3, [pc, #412]	; (8002cb0 <HAL_RCC_ClockConfig+0x21c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 030f 	and.w	r3, r3, #15
 8002b1a:	683a      	ldr	r2, [r7, #0]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d001      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e136      	b.n	8002d92 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d049      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d005      	beq.n	8002b48 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b3c:	4b5d      	ldr	r3, [pc, #372]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	4a5c      	ldr	r2, [pc, #368]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002b42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0308 	and.w	r3, r3, #8
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d005      	beq.n	8002b60 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b54:	4b57      	ldr	r3, [pc, #348]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	4a56      	ldr	r2, [pc, #344]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002b5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d024      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x11e>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	2b80      	cmp	r3, #128	; 0x80
 8002b6e:	d020      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x11e>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	2b90      	cmp	r3, #144	; 0x90
 8002b76:	d01c      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x11e>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	2ba0      	cmp	r3, #160	; 0xa0
 8002b7e:	d018      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x11e>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	2bb0      	cmp	r3, #176	; 0xb0
 8002b86:	d014      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x11e>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	2bc0      	cmp	r3, #192	; 0xc0
 8002b8e:	d010      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x11e>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	2bd0      	cmp	r3, #208	; 0xd0
 8002b96:	d00c      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x11e>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	2be0      	cmp	r3, #224	; 0xe0
 8002b9e:	d008      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x11e>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2bf0      	cmp	r3, #240	; 0xf0
 8002ba6:	d004      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x11e>
 8002ba8:	f240 2175 	movw	r1, #629	; 0x275
 8002bac:	483f      	ldr	r0, [pc, #252]	; (8002cac <HAL_RCC_ClockConfig+0x218>)
 8002bae:	f005 f8f5 	bl	8007d9c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bb2:	4b40      	ldr	r3, [pc, #256]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	493d      	ldr	r1, [pc, #244]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d059      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d010      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x166>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d00c      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x166>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d008      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x166>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	2b03      	cmp	r3, #3
 8002bee:	d004      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x166>
 8002bf0:	f44f 711f 	mov.w	r1, #636	; 0x27c
 8002bf4:	482d      	ldr	r0, [pc, #180]	; (8002cac <HAL_RCC_ClockConfig+0x218>)
 8002bf6:	f005 f8d1 	bl	8007d9c <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d107      	bne.n	8002c12 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c02:	4b2c      	ldr	r3, [pc, #176]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d119      	bne.n	8002c42 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e0bf      	b.n	8002d92 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d003      	beq.n	8002c22 <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c1e:	2b03      	cmp	r3, #3
 8002c20:	d107      	bne.n	8002c32 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c22:	4b24      	ldr	r3, [pc, #144]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d109      	bne.n	8002c42 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e0af      	b.n	8002d92 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c32:	4b20      	ldr	r3, [pc, #128]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e0a7      	b.n	8002d92 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c42:	4b1c      	ldr	r3, [pc, #112]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f023 0203 	bic.w	r2, r3, #3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	4919      	ldr	r1, [pc, #100]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c54:	f7fd fcd2 	bl	80005fc <HAL_GetTick>
 8002c58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5a:	e00a      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c5c:	f7fd fcce 	bl	80005fc <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e08f      	b.n	8002d92 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c72:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <HAL_RCC_ClockConfig+0x220>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 020c 	and.w	r2, r3, #12
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d1eb      	bne.n	8002c5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c84:	4b0a      	ldr	r3, [pc, #40]	; (8002cb0 <HAL_RCC_ClockConfig+0x21c>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 030f 	and.w	r3, r3, #15
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d212      	bcs.n	8002cb8 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c92:	4b07      	ldr	r3, [pc, #28]	; (8002cb0 <HAL_RCC_ClockConfig+0x21c>)
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	b2d2      	uxtb	r2, r2
 8002c98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c9a:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <HAL_RCC_ClockConfig+0x21c>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d007      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e072      	b.n	8002d92 <HAL_RCC_ClockConfig+0x2fe>
 8002cac:	08008ff4 	.word	0x08008ff4
 8002cb0:	40023c00 	.word	0x40023c00
 8002cb4:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d025      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d018      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x26a>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cd4:	d013      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x26a>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002cde:	d00e      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x26a>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002ce8:	d009      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x26a>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002cf2:	d004      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x26a>
 8002cf4:	f240 21ba 	movw	r1, #698	; 0x2ba
 8002cf8:	4828      	ldr	r0, [pc, #160]	; (8002d9c <HAL_RCC_ClockConfig+0x308>)
 8002cfa:	f005 f84f 	bl	8007d9c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cfe:	4b28      	ldr	r3, [pc, #160]	; (8002da0 <HAL_RCC_ClockConfig+0x30c>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	4925      	ldr	r1, [pc, #148]	; (8002da0 <HAL_RCC_ClockConfig+0x30c>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0308 	and.w	r3, r3, #8
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d026      	beq.n	8002d6a <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d018      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x2c2>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d2c:	d013      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x2c2>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002d36:	d00e      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x2c2>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002d40:	d009      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x2c2>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002d4a:	d004      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x2c2>
 8002d4c:	f240 21c1 	movw	r1, #705	; 0x2c1
 8002d50:	4812      	ldr	r0, [pc, #72]	; (8002d9c <HAL_RCC_ClockConfig+0x308>)
 8002d52:	f005 f823 	bl	8007d9c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d56:	4b12      	ldr	r3, [pc, #72]	; (8002da0 <HAL_RCC_ClockConfig+0x30c>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	490e      	ldr	r1, [pc, #56]	; (8002da0 <HAL_RCC_ClockConfig+0x30c>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d6a:	f000 f821 	bl	8002db0 <HAL_RCC_GetSysClockFreq>
 8002d6e:	4601      	mov	r1, r0
 8002d70:	4b0b      	ldr	r3, [pc, #44]	; (8002da0 <HAL_RCC_ClockConfig+0x30c>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	091b      	lsrs	r3, r3, #4
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	4a0a      	ldr	r2, [pc, #40]	; (8002da4 <HAL_RCC_ClockConfig+0x310>)
 8002d7c:	5cd3      	ldrb	r3, [r2, r3]
 8002d7e:	fa21 f303 	lsr.w	r3, r1, r3
 8002d82:	4a09      	ldr	r2, [pc, #36]	; (8002da8 <HAL_RCC_ClockConfig+0x314>)
 8002d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002d86:	4b09      	ldr	r3, [pc, #36]	; (8002dac <HAL_RCC_ClockConfig+0x318>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f005 f9ba 	bl	8008104 <HAL_InitTick>

  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	08008ff4 	.word	0x08008ff4
 8002da0:	40023800 	.word	0x40023800
 8002da4:	080093d0 	.word	0x080093d0
 8002da8:	20000088 	.word	0x20000088
 8002dac:	20000080 	.word	0x20000080

08002db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002db6:	2300      	movs	r3, #0
 8002db8:	607b      	str	r3, [r7, #4]
 8002dba:	2300      	movs	r3, #0
 8002dbc:	60fb      	str	r3, [r7, #12]
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dc6:	4b63      	ldr	r3, [pc, #396]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f003 030c 	and.w	r3, r3, #12
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d007      	beq.n	8002de2 <HAL_RCC_GetSysClockFreq+0x32>
 8002dd2:	2b08      	cmp	r3, #8
 8002dd4:	d008      	beq.n	8002de8 <HAL_RCC_GetSysClockFreq+0x38>
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f040 80b4 	bne.w	8002f44 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ddc:	4b5e      	ldr	r3, [pc, #376]	; (8002f58 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002dde:	60bb      	str	r3, [r7, #8]
       break;
 8002de0:	e0b3      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002de2:	4b5e      	ldr	r3, [pc, #376]	; (8002f5c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002de4:	60bb      	str	r3, [r7, #8]
      break;
 8002de6:	e0b0      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002de8:	4b5a      	ldr	r3, [pc, #360]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002df0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002df2:	4b58      	ldr	r3, [pc, #352]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d04a      	beq.n	8002e94 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dfe:	4b55      	ldr	r3, [pc, #340]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	099b      	lsrs	r3, r3, #6
 8002e04:	f04f 0400 	mov.w	r4, #0
 8002e08:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002e0c:	f04f 0200 	mov.w	r2, #0
 8002e10:	ea03 0501 	and.w	r5, r3, r1
 8002e14:	ea04 0602 	and.w	r6, r4, r2
 8002e18:	4629      	mov	r1, r5
 8002e1a:	4632      	mov	r2, r6
 8002e1c:	f04f 0300 	mov.w	r3, #0
 8002e20:	f04f 0400 	mov.w	r4, #0
 8002e24:	0154      	lsls	r4, r2, #5
 8002e26:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002e2a:	014b      	lsls	r3, r1, #5
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4622      	mov	r2, r4
 8002e30:	1b49      	subs	r1, r1, r5
 8002e32:	eb62 0206 	sbc.w	r2, r2, r6
 8002e36:	f04f 0300 	mov.w	r3, #0
 8002e3a:	f04f 0400 	mov.w	r4, #0
 8002e3e:	0194      	lsls	r4, r2, #6
 8002e40:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002e44:	018b      	lsls	r3, r1, #6
 8002e46:	1a5b      	subs	r3, r3, r1
 8002e48:	eb64 0402 	sbc.w	r4, r4, r2
 8002e4c:	f04f 0100 	mov.w	r1, #0
 8002e50:	f04f 0200 	mov.w	r2, #0
 8002e54:	00e2      	lsls	r2, r4, #3
 8002e56:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002e5a:	00d9      	lsls	r1, r3, #3
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	4614      	mov	r4, r2
 8002e60:	195b      	adds	r3, r3, r5
 8002e62:	eb44 0406 	adc.w	r4, r4, r6
 8002e66:	f04f 0100 	mov.w	r1, #0
 8002e6a:	f04f 0200 	mov.w	r2, #0
 8002e6e:	0262      	lsls	r2, r4, #9
 8002e70:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002e74:	0259      	lsls	r1, r3, #9
 8002e76:	460b      	mov	r3, r1
 8002e78:	4614      	mov	r4, r2
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	4621      	mov	r1, r4
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f04f 0400 	mov.w	r4, #0
 8002e84:	461a      	mov	r2, r3
 8002e86:	4623      	mov	r3, r4
 8002e88:	f7fd fa02 	bl	8000290 <__aeabi_uldivmod>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	460c      	mov	r4, r1
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	e049      	b.n	8002f28 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e94:	4b2f      	ldr	r3, [pc, #188]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	099b      	lsrs	r3, r3, #6
 8002e9a:	f04f 0400 	mov.w	r4, #0
 8002e9e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	ea03 0501 	and.w	r5, r3, r1
 8002eaa:	ea04 0602 	and.w	r6, r4, r2
 8002eae:	4629      	mov	r1, r5
 8002eb0:	4632      	mov	r2, r6
 8002eb2:	f04f 0300 	mov.w	r3, #0
 8002eb6:	f04f 0400 	mov.w	r4, #0
 8002eba:	0154      	lsls	r4, r2, #5
 8002ebc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002ec0:	014b      	lsls	r3, r1, #5
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4622      	mov	r2, r4
 8002ec6:	1b49      	subs	r1, r1, r5
 8002ec8:	eb62 0206 	sbc.w	r2, r2, r6
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	f04f 0400 	mov.w	r4, #0
 8002ed4:	0194      	lsls	r4, r2, #6
 8002ed6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002eda:	018b      	lsls	r3, r1, #6
 8002edc:	1a5b      	subs	r3, r3, r1
 8002ede:	eb64 0402 	sbc.w	r4, r4, r2
 8002ee2:	f04f 0100 	mov.w	r1, #0
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	00e2      	lsls	r2, r4, #3
 8002eec:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002ef0:	00d9      	lsls	r1, r3, #3
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	4614      	mov	r4, r2
 8002ef6:	195b      	adds	r3, r3, r5
 8002ef8:	eb44 0406 	adc.w	r4, r4, r6
 8002efc:	f04f 0100 	mov.w	r1, #0
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	02a2      	lsls	r2, r4, #10
 8002f06:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002f0a:	0299      	lsls	r1, r3, #10
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	4614      	mov	r4, r2
 8002f10:	4618      	mov	r0, r3
 8002f12:	4621      	mov	r1, r4
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f04f 0400 	mov.w	r4, #0
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	4623      	mov	r3, r4
 8002f1e:	f7fd f9b7 	bl	8000290 <__aeabi_uldivmod>
 8002f22:	4603      	mov	r3, r0
 8002f24:	460c      	mov	r4, r1
 8002f26:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f28:	4b0a      	ldr	r3, [pc, #40]	; (8002f54 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	0c1b      	lsrs	r3, r3, #16
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	3301      	adds	r3, #1
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f40:	60bb      	str	r3, [r7, #8]
      break;
 8002f42:	e002      	b.n	8002f4a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f44:	4b04      	ldr	r3, [pc, #16]	; (8002f58 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002f46:	60bb      	str	r3, [r7, #8]
      break;
 8002f48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f4a:	68bb      	ldr	r3, [r7, #8]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3714      	adds	r7, #20
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f54:	40023800 	.word	0x40023800
 8002f58:	00f42400 	.word	0x00f42400
 8002f5c:	007a1200 	.word	0x007a1200

08002f60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f64:	4b03      	ldr	r3, [pc, #12]	; (8002f74 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f66:	681b      	ldr	r3, [r3, #0]
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	20000088 	.word	0x20000088

08002f78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f7c:	f7ff fff0 	bl	8002f60 <HAL_RCC_GetHCLKFreq>
 8002f80:	4601      	mov	r1, r0
 8002f82:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	0a9b      	lsrs	r3, r3, #10
 8002f88:	f003 0307 	and.w	r3, r3, #7
 8002f8c:	4a03      	ldr	r2, [pc, #12]	; (8002f9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f8e:	5cd3      	ldrb	r3, [r2, r3]
 8002f90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	40023800 	.word	0x40023800
 8002f9c:	080093e0 	.word	0x080093e0

08002fa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002fa4:	f7ff ffdc 	bl	8002f60 <HAL_RCC_GetHCLKFreq>
 8002fa8:	4601      	mov	r1, r0
 8002faa:	4b05      	ldr	r3, [pc, #20]	; (8002fc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	0b5b      	lsrs	r3, r3, #13
 8002fb0:	f003 0307 	and.w	r3, r3, #7
 8002fb4:	4a03      	ldr	r2, [pc, #12]	; (8002fc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fb6:	5cd3      	ldrb	r3, [r2, r3]
 8002fb8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	40023800 	.word	0x40023800
 8002fc4:	080093e0 	.word	0x080093e0

08002fc8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	220f      	movs	r2, #15
 8002fd6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002fd8:	4b12      	ldr	r3, [pc, #72]	; (8003024 <HAL_RCC_GetClockConfig+0x5c>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 0203 	and.w	r2, r3, #3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002fe4:	4b0f      	ldr	r3, [pc, #60]	; (8003024 <HAL_RCC_GetClockConfig+0x5c>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <HAL_RCC_GetClockConfig+0x5c>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002ffc:	4b09      	ldr	r3, [pc, #36]	; (8003024 <HAL_RCC_GetClockConfig+0x5c>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	08db      	lsrs	r3, r3, #3
 8003002:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800300a:	4b07      	ldr	r3, [pc, #28]	; (8003028 <HAL_RCC_GetClockConfig+0x60>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 020f 	and.w	r2, r3, #15
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	601a      	str	r2, [r3, #0]
}
 8003016:	bf00      	nop
 8003018:	370c      	adds	r7, #12
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40023800 	.word	0x40023800
 8003028:	40023c00 	.word	0x40023c00

0800302c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d003      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x20>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2b0f      	cmp	r3, #15
 800304a:	d904      	bls.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 800304c:	f640 11d9 	movw	r1, #2521	; 0x9d9
 8003050:	489d      	ldr	r0, [pc, #628]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003052:	f004 fea3 	bl	8007d9c <assert_failed>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d105      	bne.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x42>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800306a:	2b00      	cmp	r3, #0
 800306c:	d060      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d903      	bls.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	2b07      	cmp	r3, #7
 800307c:	d904      	bls.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800307e:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 8003082:	4891      	ldr	r0, [pc, #580]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003084:	f004 fe8a 	bl	8007d9c <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	2bbf      	cmp	r3, #191	; 0xbf
 800308e:	d904      	bls.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8003098:	d904      	bls.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800309a:	f640 11e1 	movw	r1, #2529	; 0x9e1
 800309e:	488a      	ldr	r0, [pc, #552]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030a0:	f004 fe7c 	bl	8007d9c <assert_failed>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d903      	bls.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x88>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	2b3f      	cmp	r3, #63	; 0x3f
 80030b2:	d904      	bls.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x92>
 80030b4:	f640 11e3 	movw	r1, #2531	; 0x9e3
 80030b8:	4883      	ldr	r0, [pc, #524]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80030ba:	f004 fe6f 	bl	8007d9c <assert_failed>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80030be:	4b83      	ldr	r3, [pc, #524]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80030c4:	f7fd fa9a 	bl	80005fc <HAL_GetTick>
 80030c8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80030ca:	e008      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80030cc:	f7fd fa96 	bl	80005fc <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d901      	bls.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e1ae      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80030de:	4b7c      	ldr	r3, [pc, #496]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f0      	bne.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0xa0>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	019b      	lsls	r3, r3, #6
 80030f4:	431a      	orrs	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	071b      	lsls	r3, r3, #28
 80030fc:	4974      	ldr	r1, [pc, #464]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003104:	4b71      	ldr	r3, [pc, #452]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8003106:	2201      	movs	r2, #1
 8003108:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800310a:	f7fd fa77 	bl	80005fc <HAL_GetTick>
 800310e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003110:	e008      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003112:	f7fd fa73 	bl	80005fc <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e18b      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003124:	4b6a      	ldr	r3, [pc, #424]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d0f0      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 8174 	beq.w	8003426 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003146:	f000 80a6 	beq.w	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003152:	f000 80a0 	beq.w	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	4a5e      	ldr	r2, [pc, #376]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800315c:	4293      	cmp	r3, r2
 800315e:	f000 809a 	beq.w	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	4a5c      	ldr	r2, [pc, #368]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8003168:	4293      	cmp	r3, r2
 800316a:	f000 8094 	beq.w	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	4a5a      	ldr	r2, [pc, #360]	; (80032dc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003174:	4293      	cmp	r3, r2
 8003176:	f000 808e 	beq.w	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	4a58      	ldr	r2, [pc, #352]	; (80032e0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8003180:	4293      	cmp	r3, r2
 8003182:	f000 8088 	beq.w	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	4a56      	ldr	r2, [pc, #344]	; (80032e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 800318c:	4293      	cmp	r3, r2
 800318e:	f000 8082 	beq.w	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	4a54      	ldr	r2, [pc, #336]	; (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d07c      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	4a52      	ldr	r2, [pc, #328]	; (80032ec <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d077      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	4a51      	ldr	r2, [pc, #324]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d072      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	4a4f      	ldr	r2, [pc, #316]	; (80032f4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d06d      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	4a4e      	ldr	r2, [pc, #312]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d068      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	4a4c      	ldr	r2, [pc, #304]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d063      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	4a4b      	ldr	r2, [pc, #300]	; (8003300 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d05e      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	4a49      	ldr	r2, [pc, #292]	; (8003304 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d059      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	4a48      	ldr	r2, [pc, #288]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d054      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	4a46      	ldr	r2, [pc, #280]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d04f      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	4a45      	ldr	r2, [pc, #276]	; (8003310 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d04a      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	4a43      	ldr	r2, [pc, #268]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d045      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	4a42      	ldr	r2, [pc, #264]	; (8003318 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d040      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	4a40      	ldr	r2, [pc, #256]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d03b      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	4a3f      	ldr	r2, [pc, #252]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d036      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	4a3d      	ldr	r2, [pc, #244]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d031      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	4a3c      	ldr	r2, [pc, #240]	; (8003328 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d02c      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	4a3a      	ldr	r2, [pc, #232]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d027      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	4a39      	ldr	r2, [pc, #228]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d022      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	4a37      	ldr	r2, [pc, #220]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d01d      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	4a36      	ldr	r2, [pc, #216]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d018      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	4a34      	ldr	r2, [pc, #208]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d013      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	4a33      	ldr	r2, [pc, #204]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d00e      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	4a31      	ldr	r2, [pc, #196]	; (8003344 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d009      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	4a30      	ldr	r2, [pc, #192]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d004      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800328c:	f640 2112 	movw	r1, #2578	; 0xa12
 8003290:	480d      	ldr	r0, [pc, #52]	; (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003292:	f004 fd83 	bl	8007d9c <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003296:	2300      	movs	r3, #0
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	4b0d      	ldr	r3, [pc, #52]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800329c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329e:	4a0c      	ldr	r2, [pc, #48]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80032a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032a4:	6413      	str	r3, [r2, #64]	; 0x40
 80032a6:	4b0a      	ldr	r3, [pc, #40]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80032b2:	4b26      	ldr	r3, [pc, #152]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a25      	ldr	r2, [pc, #148]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80032b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032bc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80032be:	f7fd f99d 	bl	80005fc <HAL_GetTick>
 80032c2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80032c4:	e04d      	b.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80032c6:	bf00      	nop
 80032c8:	0800902c 	.word	0x0800902c
 80032cc:	42470068 	.word	0x42470068
 80032d0:	40023800 	.word	0x40023800
 80032d4:	00020300 	.word	0x00020300
 80032d8:	00030300 	.word	0x00030300
 80032dc:	00040300 	.word	0x00040300
 80032e0:	00050300 	.word	0x00050300
 80032e4:	00060300 	.word	0x00060300
 80032e8:	00070300 	.word	0x00070300
 80032ec:	00080300 	.word	0x00080300
 80032f0:	00090300 	.word	0x00090300
 80032f4:	000a0300 	.word	0x000a0300
 80032f8:	000b0300 	.word	0x000b0300
 80032fc:	000c0300 	.word	0x000c0300
 8003300:	000d0300 	.word	0x000d0300
 8003304:	000e0300 	.word	0x000e0300
 8003308:	000f0300 	.word	0x000f0300
 800330c:	00100300 	.word	0x00100300
 8003310:	00110300 	.word	0x00110300
 8003314:	00120300 	.word	0x00120300
 8003318:	00130300 	.word	0x00130300
 800331c:	00140300 	.word	0x00140300
 8003320:	00150300 	.word	0x00150300
 8003324:	00160300 	.word	0x00160300
 8003328:	00170300 	.word	0x00170300
 800332c:	00180300 	.word	0x00180300
 8003330:	00190300 	.word	0x00190300
 8003334:	001a0300 	.word	0x001a0300
 8003338:	001b0300 	.word	0x001b0300
 800333c:	001c0300 	.word	0x001c0300
 8003340:	001d0300 	.word	0x001d0300
 8003344:	001e0300 	.word	0x001e0300
 8003348:	001f0300 	.word	0x001f0300
 800334c:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003350:	f7fd f954 	bl	80005fc <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x336>
      {
        return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e06c      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x410>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003362:	4b38      	ldr	r3, [pc, #224]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x418>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0f0      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x324>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800336e:	4b36      	ldr	r3, [pc, #216]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8003370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003372:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003376:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d02f      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	691b      	ldr	r3, [r3, #16]
 8003382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003386:	693a      	ldr	r2, [r7, #16]
 8003388:	429a      	cmp	r2, r3
 800338a:	d028      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800338c:	4b2e      	ldr	r3, [pc, #184]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800338e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003390:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003394:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003396:	4b2d      	ldr	r3, [pc, #180]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8003398:	2201      	movs	r2, #1
 800339a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800339c:	4b2b      	ldr	r3, [pc, #172]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x420>)
 800339e:	2200      	movs	r2, #0
 80033a0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80033a2:	4a29      	ldr	r2, [pc, #164]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80033a8:	4b27      	ldr	r3, [pc, #156]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80033aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d114      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80033b4:	f7fd f922 	bl	80005fc <HAL_GetTick>
 80033b8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ba:	e00a      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033bc:	f7fd f91e 	bl	80005fc <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e034      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x410>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033d2:	4b1d      	ldr	r3, [pc, #116]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80033d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0ee      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x390>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033ea:	d10d      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 80033ec:	4b16      	ldr	r3, [pc, #88]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80033fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003400:	4911      	ldr	r1, [pc, #68]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8003402:	4313      	orrs	r3, r2
 8003404:	608b      	str	r3, [r1, #8]
 8003406:	e005      	b.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003408:	4b0f      	ldr	r3, [pc, #60]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	4a0e      	ldr	r2, [pc, #56]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800340e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003412:	6093      	str	r3, [r2, #8]
 8003414:	4b0c      	ldr	r3, [pc, #48]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8003416:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003420:	4909      	ldr	r1, [pc, #36]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8003422:	4313      	orrs	r3, r2
 8003424:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0308 	and.w	r3, r3, #8
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	7d1a      	ldrb	r2, [r3, #20]
 8003436:	4b06      	ldr	r3, [pc, #24]	; (8003450 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8003438:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3718      	adds	r7, #24
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40007000 	.word	0x40007000
 8003448:	40023800 	.word	0x40023800
 800344c:	42470e40 	.word	0x42470e40
 8003450:	424711e0 	.word	0x424711e0

08003454 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e0d6      	b.n	8003614 <HAL_RTC_Init+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2b40      	cmp	r3, #64	; 0x40
 800346c:	d007      	beq.n	800347e <HAL_RTC_Init+0x2a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_RTC_Init+0x2a>
 8003476:	21ff      	movs	r1, #255	; 0xff
 8003478:	4868      	ldr	r0, [pc, #416]	; (800361c <HAL_RTC_Init+0x1c8>)
 800347a:	f004 fc8f 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b7f      	cmp	r3, #127	; 0x7f
 8003484:	d904      	bls.n	8003490 <HAL_RTC_Init+0x3c>
 8003486:	f44f 7180 	mov.w	r1, #256	; 0x100
 800348a:	4864      	ldr	r0, [pc, #400]	; (800361c <HAL_RTC_Init+0x1c8>)
 800348c:	f004 fc86 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003498:	d304      	bcc.n	80034a4 <HAL_RTC_Init+0x50>
 800349a:	f240 1101 	movw	r1, #257	; 0x101
 800349e:	485f      	ldr	r0, [pc, #380]	; (800361c <HAL_RTC_Init+0x1c8>)
 80034a0:	f004 fc7c 	bl	8007d9c <assert_failed>
  assert_param (IS_RTC_OUTPUT(hrtc->Init.OutPut));
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d013      	beq.n	80034d4 <HAL_RTC_Init+0x80>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034b4:	d00e      	beq.n	80034d4 <HAL_RTC_Init+0x80>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034be:	d009      	beq.n	80034d4 <HAL_RTC_Init+0x80>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80034c8:	d004      	beq.n	80034d4 <HAL_RTC_Init+0x80>
 80034ca:	f44f 7181 	mov.w	r1, #258	; 0x102
 80034ce:	4853      	ldr	r0, [pc, #332]	; (800361c <HAL_RTC_Init+0x1c8>)
 80034d0:	f004 fc64 	bl	8007d9c <assert_failed>
  assert_param (IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	695b      	ldr	r3, [r3, #20]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d009      	beq.n	80034f0 <HAL_RTC_Init+0x9c>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034e4:	d004      	beq.n	80034f0 <HAL_RTC_Init+0x9c>
 80034e6:	f240 1103 	movw	r1, #259	; 0x103
 80034ea:	484c      	ldr	r0, [pc, #304]	; (800361c <HAL_RTC_Init+0x1c8>)
 80034ec:	f004 fc56 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d009      	beq.n	800350c <HAL_RTC_Init+0xb8>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003500:	d004      	beq.n	800350c <HAL_RTC_Init+0xb8>
 8003502:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003506:	4845      	ldr	r0, [pc, #276]	; (800361c <HAL_RTC_Init+0x1c8>)
 8003508:	f004 fc48 	bl	8007d9c <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	7f5b      	ldrb	r3, [r3, #29]
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d105      	bne.n	8003522 <HAL_RTC_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f004 fcad 	bl	8007e7c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2202      	movs	r2, #2
 8003526:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	22ca      	movs	r2, #202	; 0xca
 800352e:	625a      	str	r2, [r3, #36]	; 0x24
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2253      	movs	r2, #83	; 0x53
 8003536:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 ff11 	bl	8004360 <RTC_EnterInitMode>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d008      	beq.n	8003556 <HAL_RTC_Init+0x102>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	22ff      	movs	r2, #255	; 0xff
 800354a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2204      	movs	r2, #4
 8003550:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e05e      	b.n	8003614 <HAL_RTC_Init+0x1c0>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	6812      	ldr	r2, [r2, #0]
 8003560:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003564:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003568:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6899      	ldr	r1, [r3, #8]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	431a      	orrs	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	68d2      	ldr	r2, [r2, #12]
 8003590:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6919      	ldr	r1, [r3, #16]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	041a      	lsls	r2, r3, #16
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68da      	ldr	r2, [r3, #12]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035b4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f003 0320 	and.w	r3, r3, #32
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10e      	bne.n	80035e2 <HAL_RTC_Init+0x18e>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 fea3 	bl	8004310 <HAL_RTC_WaitForSynchro>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d008      	beq.n	80035e2 <HAL_RTC_Init+0x18e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	22ff      	movs	r2, #255	; 0xff
 80035d6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2204      	movs	r2, #4
 80035dc:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e018      	b.n	8003614 <HAL_RTC_Init+0x1c0>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035f0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	699a      	ldr	r2, [r3, #24]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	22ff      	movs	r2, #255	; 0xff
 800360a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8003612:	2300      	movs	r3, #0
  }
}
 8003614:	4618      	mov	r0, r3
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	08009068 	.word	0x08009068

08003620 <HAL_RTC_DeInit>:
  *                the configuration information for RTC.
  * @note   This function doesn't reset the RTC Backup Data registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003628:	2300      	movs	r3, #0
 800362a:	60fb      	str	r3, [r7, #12]

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2202      	movs	r2, #2
 8003630:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	22ca      	movs	r2, #202	; 0xca
 8003638:	625a      	str	r2, [r3, #36]	; 0x24
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2253      	movs	r2, #83	; 0x53
 8003640:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 fe8c 	bl	8004360 <RTC_EnterInitMode>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d008      	beq.n	8003660 <HAL_RTC_DeInit+0x40>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	22ff      	movs	r2, #255	; 0xff
 8003654:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2204      	movs	r2, #4
 800365a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e084      	b.n	800376a <HAL_RTC_DeInit+0x14a>
  }
  else
  {
    /* Reset TR, DR and CR registers */
    hrtc->Instance->TR = 0x00000000U;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]
    hrtc->Instance->DR = 0x00002101U;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f242 1201 	movw	r2, #8449	; 0x2101
 8003670:	605a      	str	r2, [r3, #4]
    /* Reset All CR bits except CR[2:0] */
    hrtc->Instance->CR &= 0x00000007U;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689a      	ldr	r2, [r3, #8]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f002 0207 	and.w	r2, r2, #7
 8003680:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003682:	f7fc ffbb 	bl	80005fc <HAL_GetTick>
 8003686:	60f8      	str	r0, [r7, #12]

    /* Wait till WUTWF flag is set and if Time out is reached exit */
    while(((hrtc->Instance->ISR) & RTC_ISR_WUTWF) == (uint32_t)RESET)
 8003688:	e010      	b.n	80036ac <HAL_RTC_DeInit+0x8c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800368a:	f7fc ffb7 	bl	80005fc <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003698:	d908      	bls.n	80036ac <HAL_RTC_DeInit+0x8c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	22ff      	movs	r2, #255	; 0xff
 80036a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2203      	movs	r2, #3
 80036a6:	775a      	strb	r2, [r3, #29]

        return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e05e      	b.n	800376a <HAL_RTC_DeInit+0x14a>
    while(((hrtc->Instance->ISR) & RTC_ISR_WUTWF) == (uint32_t)RESET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	f003 0304 	and.w	r3, r3, #4
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d0e7      	beq.n	800368a <HAL_RTC_DeInit+0x6a>
      }
    }

    /* Reset all RTC CR register bits */
    hrtc->Instance->CR &= 0x00000000U;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2200      	movs	r2, #0
 80036c6:	609a      	str	r2, [r3, #8]
    hrtc->Instance->WUTR = 0x0000FFFFU;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036d0:	615a      	str	r2, [r3, #20]
    hrtc->Instance->PRER = 0x007F00FFU;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a27      	ldr	r2, [pc, #156]	; (8003774 <HAL_RTC_DeInit+0x154>)
 80036d8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->CALIBR = 0x00000000U;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2200      	movs	r2, #0
 80036e0:	619a      	str	r2, [r3, #24]
    hrtc->Instance->ALRMAR = 0x00000000U;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2200      	movs	r2, #0
 80036e8:	61da      	str	r2, [r3, #28]
    hrtc->Instance->ALRMBR = 0x00000000U;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2200      	movs	r2, #0
 80036f0:	621a      	str	r2, [r3, #32]
    hrtc->Instance->SHIFTR = 0x00000000U;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2200      	movs	r2, #0
 80036f8:	62da      	str	r2, [r3, #44]	; 0x2c
    hrtc->Instance->CALR = 0x00000000U;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2200      	movs	r2, #0
 8003700:	63da      	str	r2, [r3, #60]	; 0x3c
    hrtc->Instance->ALRMASSR = 0x00000000U;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2200      	movs	r2, #0
 8003708:	645a      	str	r2, [r3, #68]	; 0x44
    hrtc->Instance->ALRMBSSR = 0x00000000U;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2200      	movs	r2, #0
 8003710:	649a      	str	r2, [r3, #72]	; 0x48

    /* Reset ISR register and exit initialization mode */
    hrtc->Instance->ISR = 0x00000000U;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2200      	movs	r2, #0
 8003718:	60da      	str	r2, [r3, #12]

    /* Reset Tamper and alternate functions configuration register */
    hrtc->Instance->TAFCR = 0x00000000U;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2200      	movs	r2, #0
 8003720:	641a      	str	r2, [r3, #64]	; 0x40

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f003 0320 	and.w	r3, r3, #32
 800372c:	2b00      	cmp	r3, #0
 800372e:	d10e      	bne.n	800374e <HAL_RTC_DeInit+0x12e>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 fded 	bl	8004310 <HAL_RTC_WaitForSynchro>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d008      	beq.n	800374e <HAL_RTC_DeInit+0x12e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	22ff      	movs	r2, #255	; 0xff
 8003742:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2204      	movs	r2, #4
 8003748:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e00d      	b.n	800376a <HAL_RTC_DeInit+0x14a>
      }
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	22ff      	movs	r2, #255	; 0xff
 8003754:	625a      	str	r2, [r3, #36]	; 0x24
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hrtc->MspDeInitCallback(hrtc);

#else
  /* De-Initialize RTC MSP */
  HAL_RTC_MspDeInit(hrtc);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f004 fbac 	bl	8007eb4 <HAL_RTC_MspDeInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  hrtc->State = HAL_RTC_STATE_RESET;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	775a      	strb	r2, [r3, #29]

  /* Release Lock */
  __HAL_UNLOCK(hrtc);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	007f00ff 	.word	0x007f00ff

08003778 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003778:	b590      	push	{r4, r7, lr}
 800377a:	b087      	sub	sp, #28
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d007      	beq.n	800379e <HAL_RTC_SetTime+0x26>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d004      	beq.n	800379e <HAL_RTC_SetTime+0x26>
 8003794:	f240 21da 	movw	r1, #730	; 0x2da
 8003798:	48a4      	ldr	r0, [pc, #656]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 800379a:	f004 faff 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037a6:	d00d      	beq.n	80037c4 <HAL_RTC_SetTime+0x4c>
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037b0:	d008      	beq.n	80037c4 <HAL_RTC_SetTime+0x4c>
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d004      	beq.n	80037c4 <HAL_RTC_SetTime+0x4c>
 80037ba:	f240 21db 	movw	r1, #731	; 0x2db
 80037be:	489b      	ldr	r0, [pc, #620]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 80037c0:	f004 faec 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d009      	beq.n	80037e0 <HAL_RTC_SetTime+0x68>
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80037d4:	d004      	beq.n	80037e0 <HAL_RTC_SetTime+0x68>
 80037d6:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 80037da:	4894      	ldr	r0, [pc, #592]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 80037dc:	f004 fade 	bl	8007d9c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	7f1b      	ldrb	r3, [r3, #28]
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d101      	bne.n	80037ec <HAL_RTC_SetTime+0x74>
 80037e8:	2302      	movs	r3, #2
 80037ea:	e12c      	b.n	8003a46 <HAL_RTC_SetTime+0x2ce>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2201      	movs	r2, #1
 80037f0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2202      	movs	r2, #2
 80037f6:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d15c      	bne.n	80038b8 <HAL_RTC_SetTime+0x140>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003808:	2b00      	cmp	r3, #0
 800380a:	d01a      	beq.n	8003842 <HAL_RTC_SetTime+0xca>
    {
      assert_param(IS_RTC_HOUR12(sTime->Hours));
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <HAL_RTC_SetTime+0xa4>
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	2b0c      	cmp	r3, #12
 800381a:	d904      	bls.n	8003826 <HAL_RTC_SetTime+0xae>
 800381c:	f240 21e7 	movw	r1, #743	; 0x2e7
 8003820:	4882      	ldr	r0, [pc, #520]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 8003822:	f004 fabb 	bl	8007d9c <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	78db      	ldrb	r3, [r3, #3]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d015      	beq.n	800385a <HAL_RTC_SetTime+0xe2>
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	78db      	ldrb	r3, [r3, #3]
 8003832:	2b40      	cmp	r3, #64	; 0x40
 8003834:	d011      	beq.n	800385a <HAL_RTC_SetTime+0xe2>
 8003836:	f44f 713a 	mov.w	r1, #744	; 0x2e8
 800383a:	487c      	ldr	r0, [pc, #496]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 800383c:	f004 faae 	bl	8007d9c <assert_failed>
 8003840:	e00b      	b.n	800385a <HAL_RTC_SetTime+0xe2>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	2200      	movs	r2, #0
 8003846:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	2b17      	cmp	r3, #23
 800384e:	d904      	bls.n	800385a <HAL_RTC_SetTime+0xe2>
 8003850:	f240 21ed 	movw	r1, #749	; 0x2ed
 8003854:	4875      	ldr	r0, [pc, #468]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 8003856:	f004 faa1 	bl	8007d9c <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	785b      	ldrb	r3, [r3, #1]
 800385e:	2b3b      	cmp	r3, #59	; 0x3b
 8003860:	d904      	bls.n	800386c <HAL_RTC_SetTime+0xf4>
 8003862:	f240 21ef 	movw	r1, #751	; 0x2ef
 8003866:	4871      	ldr	r0, [pc, #452]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 8003868:	f004 fa98 	bl	8007d9c <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	789b      	ldrb	r3, [r3, #2]
 8003870:	2b3b      	cmp	r3, #59	; 0x3b
 8003872:	d904      	bls.n	800387e <HAL_RTC_SetTime+0x106>
 8003874:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 8003878:	486c      	ldr	r0, [pc, #432]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 800387a:	f004 fa8f 	bl	8007d9c <assert_failed>

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	4618      	mov	r0, r3
 8003884:	f000 fd98 	bl	80043b8 <RTC_ByteToBcd2>
 8003888:	4603      	mov	r3, r0
 800388a:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	785b      	ldrb	r3, [r3, #1]
 8003890:	4618      	mov	r0, r3
 8003892:	f000 fd91 	bl	80043b8 <RTC_ByteToBcd2>
 8003896:	4603      	mov	r3, r0
 8003898:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800389a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	789b      	ldrb	r3, [r3, #2]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f000 fd89 	bl	80043b8 <RTC_ByteToBcd2>
 80038a6:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80038a8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	78db      	ldrb	r3, [r3, #3]
 80038b0:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80038b2:	4313      	orrs	r3, r2
 80038b4:	617b      	str	r3, [r7, #20]
 80038b6:	e062      	b.n	800397e <HAL_RTC_SetTime+0x206>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d022      	beq.n	800390c <HAL_RTC_SetTime+0x194>
    {
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f000 fd92 	bl	80043f4 <RTC_Bcd2ToByte>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d007      	beq.n	80038e6 <HAL_RTC_SetTime+0x16e>
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 fd8a 	bl	80043f4 <RTC_Bcd2ToByte>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b0c      	cmp	r3, #12
 80038e4:	d904      	bls.n	80038f0 <HAL_RTC_SetTime+0x178>
 80038e6:	f240 21fb 	movw	r1, #763	; 0x2fb
 80038ea:	4850      	ldr	r0, [pc, #320]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 80038ec:	f004 fa56 	bl	8007d9c <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	78db      	ldrb	r3, [r3, #3]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d019      	beq.n	800392c <HAL_RTC_SetTime+0x1b4>
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	78db      	ldrb	r3, [r3, #3]
 80038fc:	2b40      	cmp	r3, #64	; 0x40
 80038fe:	d015      	beq.n	800392c <HAL_RTC_SetTime+0x1b4>
 8003900:	f44f 713f 	mov.w	r1, #764	; 0x2fc
 8003904:	4849      	ldr	r0, [pc, #292]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 8003906:	f004 fa49 	bl	8007d9c <assert_failed>
 800390a:	e00f      	b.n	800392c <HAL_RTC_SetTime+0x1b4>
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2200      	movs	r2, #0
 8003910:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f000 fd6c 	bl	80043f4 <RTC_Bcd2ToByte>
 800391c:	4603      	mov	r3, r0
 800391e:	2b17      	cmp	r3, #23
 8003920:	d904      	bls.n	800392c <HAL_RTC_SetTime+0x1b4>
 8003922:	f240 3101 	movw	r1, #769	; 0x301
 8003926:	4841      	ldr	r0, [pc, #260]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 8003928:	f004 fa38 	bl	8007d9c <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	785b      	ldrb	r3, [r3, #1]
 8003930:	4618      	mov	r0, r3
 8003932:	f000 fd5f 	bl	80043f4 <RTC_Bcd2ToByte>
 8003936:	4603      	mov	r3, r0
 8003938:	2b3b      	cmp	r3, #59	; 0x3b
 800393a:	d904      	bls.n	8003946 <HAL_RTC_SetTime+0x1ce>
 800393c:	f240 3103 	movw	r1, #771	; 0x303
 8003940:	483a      	ldr	r0, [pc, #232]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 8003942:	f004 fa2b 	bl	8007d9c <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	789b      	ldrb	r3, [r3, #2]
 800394a:	4618      	mov	r0, r3
 800394c:	f000 fd52 	bl	80043f4 <RTC_Bcd2ToByte>
 8003950:	4603      	mov	r3, r0
 8003952:	2b3b      	cmp	r3, #59	; 0x3b
 8003954:	d904      	bls.n	8003960 <HAL_RTC_SetTime+0x1e8>
 8003956:	f44f 7141 	mov.w	r1, #772	; 0x304
 800395a:	4834      	ldr	r0, [pc, #208]	; (8003a2c <HAL_RTC_SetTime+0x2b4>)
 800395c:	f004 fa1e 	bl	8007d9c <assert_failed>
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	785b      	ldrb	r3, [r3, #1]
 800396a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800396c:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800396e:	68ba      	ldr	r2, [r7, #8]
 8003970:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003972:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	78db      	ldrb	r3, [r3, #3]
 8003978:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	22ca      	movs	r2, #202	; 0xca
 8003984:	625a      	str	r2, [r3, #36]	; 0x24
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2253      	movs	r2, #83	; 0x53
 800398c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800398e:	68f8      	ldr	r0, [r7, #12]
 8003990:	f000 fce6 	bl	8004360 <RTC_EnterInitMode>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00b      	beq.n	80039b2 <HAL_RTC_SetTime+0x23a>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	22ff      	movs	r2, #255	; 0xff
 80039a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2204      	movs	r2, #4
 80039a6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e049      	b.n	8003a46 <HAL_RTC_SetTime+0x2ce>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80039bc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80039c0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80039d0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6899      	ldr	r1, [r3, #8]
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	68da      	ldr	r2, [r3, #12]
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	431a      	orrs	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68da      	ldr	r2, [r3, #12]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039f8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f003 0320 	and.w	r3, r3, #32
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d113      	bne.n	8003a30 <HAL_RTC_SetTime+0x2b8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f000 fc81 	bl	8004310 <HAL_RTC_WaitForSynchro>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00d      	beq.n	8003a30 <HAL_RTC_SetTime+0x2b8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	22ff      	movs	r2, #255	; 0xff
 8003a1a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2204      	movs	r2, #4
 8003a20:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e00c      	b.n	8003a46 <HAL_RTC_SetTime+0x2ce>
 8003a2c:	08009068 	.word	0x08009068
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	22ff      	movs	r2, #255	; 0xff
 8003a36:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8003a44:	2300      	movs	r3, #0
  }
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	371c      	adds	r7, #28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd90      	pop	{r4, r7, pc}
 8003a4e:	bf00      	nop

08003a50 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a50:	b590      	push	{r4, r7, lr}
 8003a52:	b087      	sub	sp, #28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d007      	beq.n	8003a76 <HAL_RTC_SetDate+0x26>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d004      	beq.n	8003a76 <HAL_RTC_SetDate+0x26>
 8003a6c:	f240 318a 	movw	r1, #906	; 0x38a
 8003a70:	488e      	ldr	r0, [pc, #568]	; (8003cac <HAL_RTC_SetDate+0x25c>)
 8003a72:	f004 f993 	bl	8007d9c <assert_failed>

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	7f1b      	ldrb	r3, [r3, #28]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d101      	bne.n	8003a82 <HAL_RTC_SetDate+0x32>
 8003a7e:	2302      	movs	r3, #2
 8003a80:	e10f      	b.n	8003ca2 <HAL_RTC_SetDate+0x252>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2201      	movs	r2, #1
 8003a86:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10e      	bne.n	8003ab2 <HAL_RTC_SetDate+0x62>
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	785b      	ldrb	r3, [r3, #1]
 8003a98:	f003 0310 	and.w	r3, r3, #16
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d008      	beq.n	8003ab2 <HAL_RTC_SetDate+0x62>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	785b      	ldrb	r3, [r3, #1]
 8003aa4:	f023 0310 	bic.w	r3, r3, #16
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	330a      	adds	r3, #10
 8003aac:	b2da      	uxtb	r2, r3
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d01c      	beq.n	8003af4 <HAL_RTC_SetDate+0xa4>
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d018      	beq.n	8003af4 <HAL_RTC_SetDate+0xa4>
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b03      	cmp	r3, #3
 8003ac8:	d014      	beq.n	8003af4 <HAL_RTC_SetDate+0xa4>
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	d010      	beq.n	8003af4 <HAL_RTC_SetDate+0xa4>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	2b05      	cmp	r3, #5
 8003ad8:	d00c      	beq.n	8003af4 <HAL_RTC_SetDate+0xa4>
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	2b06      	cmp	r3, #6
 8003ae0:	d008      	beq.n	8003af4 <HAL_RTC_SetDate+0xa4>
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	2b07      	cmp	r3, #7
 8003ae8:	d004      	beq.n	8003af4 <HAL_RTC_SetDate+0xa4>
 8003aea:	f240 3196 	movw	r1, #918	; 0x396
 8003aee:	486f      	ldr	r0, [pc, #444]	; (8003cac <HAL_RTC_SetDate+0x25c>)
 8003af0:	f004 f954 	bl	8007d9c <assert_failed>

  if(Format == RTC_FORMAT_BIN)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d13f      	bne.n	8003b7a <HAL_RTC_SetDate+0x12a>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	78db      	ldrb	r3, [r3, #3]
 8003afe:	2b63      	cmp	r3, #99	; 0x63
 8003b00:	d904      	bls.n	8003b0c <HAL_RTC_SetDate+0xbc>
 8003b02:	f240 319a 	movw	r1, #922	; 0x39a
 8003b06:	4869      	ldr	r0, [pc, #420]	; (8003cac <HAL_RTC_SetDate+0x25c>)
 8003b08:	f004 f948 	bl	8007d9c <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	785b      	ldrb	r3, [r3, #1]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d003      	beq.n	8003b1c <HAL_RTC_SetDate+0xcc>
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	785b      	ldrb	r3, [r3, #1]
 8003b18:	2b0c      	cmp	r3, #12
 8003b1a:	d904      	bls.n	8003b26 <HAL_RTC_SetDate+0xd6>
 8003b1c:	f240 319b 	movw	r1, #923	; 0x39b
 8003b20:	4862      	ldr	r0, [pc, #392]	; (8003cac <HAL_RTC_SetDate+0x25c>)
 8003b22:	f004 f93b 	bl	8007d9c <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	789b      	ldrb	r3, [r3, #2]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_RTC_SetDate+0xe6>
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	789b      	ldrb	r3, [r3, #2]
 8003b32:	2b1f      	cmp	r3, #31
 8003b34:	d904      	bls.n	8003b40 <HAL_RTC_SetDate+0xf0>
 8003b36:	f44f 7167 	mov.w	r1, #924	; 0x39c
 8003b3a:	485c      	ldr	r0, [pc, #368]	; (8003cac <HAL_RTC_SetDate+0x25c>)
 8003b3c:	f004 f92e 	bl	8007d9c <assert_failed>

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	78db      	ldrb	r3, [r3, #3]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fc37 	bl	80043b8 <RTC_ByteToBcd2>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	785b      	ldrb	r3, [r3, #1]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f000 fc30 	bl	80043b8 <RTC_ByteToBcd2>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003b5c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	789b      	ldrb	r3, [r3, #2]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 fc28 	bl	80043b8 <RTC_ByteToBcd2>
 8003b68:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003b6a:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003b74:	4313      	orrs	r3, r2
 8003b76:	617b      	str	r3, [r7, #20]
 8003b78:	e045      	b.n	8003c06 <HAL_RTC_SetDate+0x1b6>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	78db      	ldrb	r3, [r3, #3]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f000 fc38 	bl	80043f4 <RTC_Bcd2ToByte>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b63      	cmp	r3, #99	; 0x63
 8003b88:	d904      	bls.n	8003b94 <HAL_RTC_SetDate+0x144>
 8003b8a:	f240 31a5 	movw	r1, #933	; 0x3a5
 8003b8e:	4847      	ldr	r0, [pc, #284]	; (8003cac <HAL_RTC_SetDate+0x25c>)
 8003b90:	f004 f904 	bl	8007d9c <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	785b      	ldrb	r3, [r3, #1]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f000 fc2b 	bl	80043f4 <RTC_Bcd2ToByte>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d007      	beq.n	8003bb4 <HAL_RTC_SetDate+0x164>
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	785b      	ldrb	r3, [r3, #1]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 fc23 	bl	80043f4 <RTC_Bcd2ToByte>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b0c      	cmp	r3, #12
 8003bb2:	d904      	bls.n	8003bbe <HAL_RTC_SetDate+0x16e>
 8003bb4:	f240 31a6 	movw	r1, #934	; 0x3a6
 8003bb8:	483c      	ldr	r0, [pc, #240]	; (8003cac <HAL_RTC_SetDate+0x25c>)
 8003bba:	f004 f8ef 	bl	8007d9c <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	789b      	ldrb	r3, [r3, #2]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f000 fc16 	bl	80043f4 <RTC_Bcd2ToByte>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d007      	beq.n	8003bde <HAL_RTC_SetDate+0x18e>
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	789b      	ldrb	r3, [r3, #2]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f000 fc0e 	bl	80043f4 <RTC_Bcd2ToByte>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b1f      	cmp	r3, #31
 8003bdc:	d904      	bls.n	8003be8 <HAL_RTC_SetDate+0x198>
 8003bde:	f240 31a7 	movw	r1, #935	; 0x3a7
 8003be2:	4832      	ldr	r0, [pc, #200]	; (8003cac <HAL_RTC_SetDate+0x25c>)
 8003be4:	f004 f8da 	bl	8007d9c <assert_failed>

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	78db      	ldrb	r3, [r3, #3]
 8003bec:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	785b      	ldrb	r3, [r3, #1]
 8003bf2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003bf4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003bfa:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003c02:	4313      	orrs	r3, r2
 8003c04:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	22ca      	movs	r2, #202	; 0xca
 8003c0c:	625a      	str	r2, [r3, #36]	; 0x24
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2253      	movs	r2, #83	; 0x53
 8003c14:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f000 fba2 	bl	8004360 <RTC_EnterInitMode>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00b      	beq.n	8003c3a <HAL_RTC_SetDate+0x1ea>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	22ff      	movs	r2, #255	; 0xff
 8003c28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2204      	movs	r2, #4
 8003c2e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e033      	b.n	8003ca2 <HAL_RTC_SetDate+0x252>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003c44:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003c48:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68da      	ldr	r2, [r3, #12]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c58:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f003 0320 	and.w	r3, r3, #32
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d111      	bne.n	8003c8c <HAL_RTC_SetDate+0x23c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f000 fb51 	bl	8004310 <HAL_RTC_WaitForSynchro>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00b      	beq.n	8003c8c <HAL_RTC_SetDate+0x23c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	22ff      	movs	r2, #255	; 0xff
 8003c7a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2204      	movs	r2, #4
 8003c80:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e00a      	b.n	8003ca2 <HAL_RTC_SetDate+0x252>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	22ff      	movs	r2, #255	; 0xff
 8003c92:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2201      	movs	r2, #1
 8003c98:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
  }
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	371c      	adds	r7, #28
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd90      	pop	{r4, r7, pc}
 8003caa:	bf00      	nop
 8003cac:	08009068 	.word	0x08009068

08003cb0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003cb0:	b590      	push	{r4, r7, lr}
 8003cb2:	b089      	sub	sp, #36	; 0x24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	61fb      	str	r3, [r7, #28]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8003cc4:	4baa      	ldr	r3, [pc, #680]	; (8003f70 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4aaa      	ldr	r2, [pc, #680]	; (8003f74 <HAL_RTC_SetAlarm_IT+0x2c4>)
 8003cca:	fba2 2303 	umull	r2, r3, r2, r3
 8003cce:	0adb      	lsrs	r3, r3, #11
 8003cd0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003cd4:	fb02 f303 	mul.w	r3, r2, r3
 8003cd8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d007      	beq.n	8003cf0 <HAL_RTC_SetAlarm_IT+0x40>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d004      	beq.n	8003cf0 <HAL_RTC_SetAlarm_IT+0x40>
 8003ce6:	f240 41e7 	movw	r1, #1255	; 0x4e7
 8003cea:	48a3      	ldr	r0, [pc, #652]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003cec:	f004 f856 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cf8:	d009      	beq.n	8003d0e <HAL_RTC_SetAlarm_IT+0x5e>
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d02:	d004      	beq.n	8003d0e <HAL_RTC_SetAlarm_IT+0x5e>
 8003d04:	f44f 619d 	mov.w	r1, #1256	; 0x4e8
 8003d08:	489b      	ldr	r0, [pc, #620]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003d0a:	f004 f847 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask));
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d004      	beq.n	8003d24 <HAL_RTC_SetAlarm_IT+0x74>
 8003d1a:	f240 41e9 	movw	r1, #1257	; 0x4e9
 8003d1e:	4896      	ldr	r0, [pc, #600]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003d20:	f004 f83c 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d009      	beq.n	8003d40 <HAL_RTC_SetAlarm_IT+0x90>
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	69db      	ldr	r3, [r3, #28]
 8003d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d34:	d004      	beq.n	8003d40 <HAL_RTC_SetAlarm_IT+0x90>
 8003d36:	f240 41ea 	movw	r1, #1258	; 0x4ea
 8003d3a:	488f      	ldr	r0, [pc, #572]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003d3c:	f004 f82e 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d48:	d304      	bcc.n	8003d54 <HAL_RTC_SetAlarm_IT+0xa4>
 8003d4a:	f240 41eb 	movw	r1, #1259	; 0x4eb
 8003d4e:	488a      	ldr	r0, [pc, #552]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003d50:	f004 f824 	bl	8007d9c <assert_failed>
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d04f      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d64:	d04a      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d6e:	d045      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	699b      	ldr	r3, [r3, #24]
 8003d74:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d78:	d040      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d82:	d03b      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8003d8c:	d036      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8003d96:	d031      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 8003da0:	d02c      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003daa:	d027      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 8003db4:	d022      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8003dbe:	d01d      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 8003dc8:	d018      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003dd2:	d013      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 8003ddc:	d00e      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8003de6:	d009      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003df0:	d004      	beq.n	8003dfc <HAL_RTC_SetAlarm_IT+0x14c>
 8003df2:	f240 41ec 	movw	r1, #1260	; 0x4ec
 8003df6:	4860      	ldr	r0, [pc, #384]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003df8:	f003 ffd0 	bl	8007d9c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	7f1b      	ldrb	r3, [r3, #28]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d101      	bne.n	8003e08 <HAL_RTC_SetAlarm_IT+0x158>
 8003e04:	2302      	movs	r3, #2
 8003e06:	e237      	b.n	8004278 <HAL_RTC_SetAlarm_IT+0x5c8>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2202      	movs	r2, #2
 8003e12:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f040 80b0 	bne.w	8003f7c <HAL_RTC_SetAlarm_IT+0x2cc>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d01a      	beq.n	8003e60 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_RTC_SetAlarm_IT+0x18a>
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	2b0c      	cmp	r3, #12
 8003e38:	d904      	bls.n	8003e44 <HAL_RTC_SetAlarm_IT+0x194>
 8003e3a:	f240 41f7 	movw	r1, #1271	; 0x4f7
 8003e3e:	484e      	ldr	r0, [pc, #312]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003e40:	f003 ffac 	bl	8007d9c <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	78db      	ldrb	r3, [r3, #3]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d015      	beq.n	8003e78 <HAL_RTC_SetAlarm_IT+0x1c8>
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	78db      	ldrb	r3, [r3, #3]
 8003e50:	2b40      	cmp	r3, #64	; 0x40
 8003e52:	d011      	beq.n	8003e78 <HAL_RTC_SetAlarm_IT+0x1c8>
 8003e54:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
 8003e58:	4847      	ldr	r0, [pc, #284]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003e5a:	f003 ff9f 	bl	8007d9c <assert_failed>
 8003e5e:	e00b      	b.n	8003e78 <HAL_RTC_SetAlarm_IT+0x1c8>
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	2200      	movs	r2, #0
 8003e64:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	2b17      	cmp	r3, #23
 8003e6c:	d904      	bls.n	8003e78 <HAL_RTC_SetAlarm_IT+0x1c8>
 8003e6e:	f240 41fd 	movw	r1, #1277	; 0x4fd
 8003e72:	4841      	ldr	r0, [pc, #260]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003e74:	f003 ff92 	bl	8007d9c <assert_failed>
    }
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	785b      	ldrb	r3, [r3, #1]
 8003e7c:	2b3b      	cmp	r3, #59	; 0x3b
 8003e7e:	d904      	bls.n	8003e8a <HAL_RTC_SetAlarm_IT+0x1da>
 8003e80:	f240 41ff 	movw	r1, #1279	; 0x4ff
 8003e84:	483c      	ldr	r0, [pc, #240]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003e86:	f003 ff89 	bl	8007d9c <assert_failed>
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	789b      	ldrb	r3, [r3, #2]
 8003e8e:	2b3b      	cmp	r3, #59	; 0x3b
 8003e90:	d904      	bls.n	8003e9c <HAL_RTC_SetAlarm_IT+0x1ec>
 8003e92:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8003e96:	4838      	ldr	r0, [pc, #224]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003e98:	f003 ff80 	bl	8007d9c <assert_failed>

    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	69db      	ldr	r3, [r3, #28]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10f      	bne.n	8003ec4 <HAL_RTC_SetAlarm_IT+0x214>
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay));
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d004      	beq.n	8003eb8 <HAL_RTC_SetAlarm_IT+0x208>
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eb4:	2b1f      	cmp	r3, #31
 8003eb6:	d92d      	bls.n	8003f14 <HAL_RTC_SetAlarm_IT+0x264>
 8003eb8:	f240 5104 	movw	r1, #1284	; 0x504
 8003ebc:	482e      	ldr	r0, [pc, #184]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003ebe:	f003 ff6d 	bl	8007d9c <assert_failed>
 8003ec2:	e027      	b.n	8003f14 <HAL_RTC_SetAlarm_IT+0x264>
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d022      	beq.n	8003f14 <HAL_RTC_SetAlarm_IT+0x264>
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d01d      	beq.n	8003f14 <HAL_RTC_SetAlarm_IT+0x264>
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ede:	2b03      	cmp	r3, #3
 8003ee0:	d018      	beq.n	8003f14 <HAL_RTC_SetAlarm_IT+0x264>
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ee8:	2b04      	cmp	r3, #4
 8003eea:	d013      	beq.n	8003f14 <HAL_RTC_SetAlarm_IT+0x264>
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ef2:	2b05      	cmp	r3, #5
 8003ef4:	d00e      	beq.n	8003f14 <HAL_RTC_SetAlarm_IT+0x264>
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003efc:	2b06      	cmp	r3, #6
 8003efe:	d009      	beq.n	8003f14 <HAL_RTC_SetAlarm_IT+0x264>
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f06:	2b07      	cmp	r3, #7
 8003f08:	d004      	beq.n	8003f14 <HAL_RTC_SetAlarm_IT+0x264>
 8003f0a:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 8003f0e:	481a      	ldr	r0, [pc, #104]	; (8003f78 <HAL_RTC_SetAlarm_IT+0x2c8>)
 8003f10:	f003 ff44 	bl	8007d9c <assert_failed>
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f000 fa4d 	bl	80043b8 <RTC_ByteToBcd2>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	785b      	ldrb	r3, [r3, #1]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 fa46 	bl	80043b8 <RTC_ByteToBcd2>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003f30:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	789b      	ldrb	r3, [r3, #2]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f000 fa3e 	bl	80043b8 <RTC_ByteToBcd2>
 8003f3c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003f3e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	78db      	ldrb	r3, [r3, #3]
 8003f46:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003f48:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 fa30 	bl	80043b8 <RTC_ByteToBcd2>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003f5c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003f64:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61fb      	str	r3, [r7, #28]
 8003f6e:	e0d3      	b.n	8004118 <HAL_RTC_SetAlarm_IT+0x468>
 8003f70:	20000088 	.word	0x20000088
 8003f74:	10624dd3 	.word	0x10624dd3
 8003f78:	08009068 	.word	0x08009068
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d022      	beq.n	8003fd0 <HAL_RTC_SetAlarm_IT+0x320>
    {
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 fa30 	bl	80043f4 <RTC_Bcd2ToByte>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d007      	beq.n	8003faa <HAL_RTC_SetAlarm_IT+0x2fa>
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 fa28 	bl	80043f4 <RTC_Bcd2ToByte>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b0c      	cmp	r3, #12
 8003fa8:	d904      	bls.n	8003fb4 <HAL_RTC_SetAlarm_IT+0x304>
 8003faa:	f240 5116 	movw	r1, #1302	; 0x516
 8003fae:	4896      	ldr	r0, [pc, #600]	; (8004208 <HAL_RTC_SetAlarm_IT+0x558>)
 8003fb0:	f003 fef4 	bl	8007d9c <assert_failed>
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	78db      	ldrb	r3, [r3, #3]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d019      	beq.n	8003ff0 <HAL_RTC_SetAlarm_IT+0x340>
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	78db      	ldrb	r3, [r3, #3]
 8003fc0:	2b40      	cmp	r3, #64	; 0x40
 8003fc2:	d015      	beq.n	8003ff0 <HAL_RTC_SetAlarm_IT+0x340>
 8003fc4:	f240 5117 	movw	r1, #1303	; 0x517
 8003fc8:	488f      	ldr	r0, [pc, #572]	; (8004208 <HAL_RTC_SetAlarm_IT+0x558>)
 8003fca:	f003 fee7 	bl	8007d9c <assert_failed>
 8003fce:	e00f      	b.n	8003ff0 <HAL_RTC_SetAlarm_IT+0x340>
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f000 fa0a 	bl	80043f4 <RTC_Bcd2ToByte>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b17      	cmp	r3, #23
 8003fe4:	d904      	bls.n	8003ff0 <HAL_RTC_SetAlarm_IT+0x340>
 8003fe6:	f240 511c 	movw	r1, #1308	; 0x51c
 8003fea:	4887      	ldr	r0, [pc, #540]	; (8004208 <HAL_RTC_SetAlarm_IT+0x558>)
 8003fec:	f003 fed6 	bl	8007d9c <assert_failed>
    }

    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	785b      	ldrb	r3, [r3, #1]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f000 f9fd 	bl	80043f4 <RTC_Bcd2ToByte>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b3b      	cmp	r3, #59	; 0x3b
 8003ffe:	d904      	bls.n	800400a <HAL_RTC_SetAlarm_IT+0x35a>
 8004000:	f240 511f 	movw	r1, #1311	; 0x51f
 8004004:	4880      	ldr	r0, [pc, #512]	; (8004208 <HAL_RTC_SetAlarm_IT+0x558>)
 8004006:	f003 fec9 	bl	8007d9c <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	789b      	ldrb	r3, [r3, #2]
 800400e:	4618      	mov	r0, r3
 8004010:	f000 f9f0 	bl	80043f4 <RTC_Bcd2ToByte>
 8004014:	4603      	mov	r3, r0
 8004016:	2b3b      	cmp	r3, #59	; 0x3b
 8004018:	d904      	bls.n	8004024 <HAL_RTC_SetAlarm_IT+0x374>
 800401a:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 800401e:	487a      	ldr	r0, [pc, #488]	; (8004208 <HAL_RTC_SetAlarm_IT+0x558>)
 8004020:	f003 febc 	bl	8007d9c <assert_failed>

    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	69db      	ldr	r3, [r3, #28]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d117      	bne.n	800405c <HAL_RTC_SetAlarm_IT+0x3ac>
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004032:	4618      	mov	r0, r3
 8004034:	f000 f9de 	bl	80043f4 <RTC_Bcd2ToByte>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d008      	beq.n	8004050 <HAL_RTC_SetAlarm_IT+0x3a0>
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004044:	4618      	mov	r0, r3
 8004046:	f000 f9d5 	bl	80043f4 <RTC_Bcd2ToByte>
 800404a:	4603      	mov	r3, r0
 800404c:	2b1f      	cmp	r3, #31
 800404e:	d949      	bls.n	80040e4 <HAL_RTC_SetAlarm_IT+0x434>
 8004050:	f240 5124 	movw	r1, #1316	; 0x524
 8004054:	486c      	ldr	r0, [pc, #432]	; (8004208 <HAL_RTC_SetAlarm_IT+0x558>)
 8004056:	f003 fea1 	bl	8007d9c <assert_failed>
 800405a:	e043      	b.n	80040e4 <HAL_RTC_SetAlarm_IT+0x434>
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004062:	4618      	mov	r0, r3
 8004064:	f000 f9c6 	bl	80043f4 <RTC_Bcd2ToByte>
 8004068:	4603      	mov	r3, r0
 800406a:	2b01      	cmp	r3, #1
 800406c:	d03a      	beq.n	80040e4 <HAL_RTC_SetAlarm_IT+0x434>
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004074:	4618      	mov	r0, r3
 8004076:	f000 f9bd 	bl	80043f4 <RTC_Bcd2ToByte>
 800407a:	4603      	mov	r3, r0
 800407c:	2b02      	cmp	r3, #2
 800407e:	d031      	beq.n	80040e4 <HAL_RTC_SetAlarm_IT+0x434>
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004086:	4618      	mov	r0, r3
 8004088:	f000 f9b4 	bl	80043f4 <RTC_Bcd2ToByte>
 800408c:	4603      	mov	r3, r0
 800408e:	2b03      	cmp	r3, #3
 8004090:	d028      	beq.n	80040e4 <HAL_RTC_SetAlarm_IT+0x434>
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004098:	4618      	mov	r0, r3
 800409a:	f000 f9ab 	bl	80043f4 <RTC_Bcd2ToByte>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b04      	cmp	r3, #4
 80040a2:	d01f      	beq.n	80040e4 <HAL_RTC_SetAlarm_IT+0x434>
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 f9a2 	bl	80043f4 <RTC_Bcd2ToByte>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b05      	cmp	r3, #5
 80040b4:	d016      	beq.n	80040e4 <HAL_RTC_SetAlarm_IT+0x434>
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040bc:	4618      	mov	r0, r3
 80040be:	f000 f999 	bl	80043f4 <RTC_Bcd2ToByte>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b06      	cmp	r3, #6
 80040c6:	d00d      	beq.n	80040e4 <HAL_RTC_SetAlarm_IT+0x434>
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 f990 	bl	80043f4 <RTC_Bcd2ToByte>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b07      	cmp	r3, #7
 80040d8:	d004      	beq.n	80040e4 <HAL_RTC_SetAlarm_IT+0x434>
 80040da:	f44f 61a5 	mov.w	r1, #1320	; 0x528
 80040de:	484a      	ldr	r0, [pc, #296]	; (8004208 <HAL_RTC_SetAlarm_IT+0x558>)
 80040e0:	f003 fe5c 	bl	8007d9c <assert_failed>
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	785b      	ldrb	r3, [r3, #1]
 80040ee:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80040f0:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80040f6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	78db      	ldrb	r3, [r3, #3]
 80040fc:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80040fe:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004106:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004108:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800410e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8004114:	4313      	orrs	r3, r2
 8004116:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	4313      	orrs	r3, r2
 8004122:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	22ca      	movs	r2, #202	; 0xca
 800412a:	625a      	str	r2, [r3, #36]	; 0x24
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2253      	movs	r2, #83	; 0x53
 8004132:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004138:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800413c:	d141      	bne.n	80041c2 <HAL_RTC_SetAlarm_IT+0x512>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	689a      	ldr	r2, [r3, #8]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800414c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	b2da      	uxtb	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800415e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	1e5a      	subs	r2, r3, #1
 8004164:	617a      	str	r2, [r7, #20]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10b      	bne.n	8004182 <HAL_RTC_SetAlarm_IT+0x4d2>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	22ff      	movs	r2, #255	; 0xff
 8004170:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2203      	movs	r2, #3
 8004176:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e07a      	b.n	8004278 <HAL_RTC_SetAlarm_IT+0x5c8>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	f003 0301 	and.w	r3, r3, #1
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0e7      	beq.n	8004160 <HAL_RTC_SetAlarm_IT+0x4b0>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	69fa      	ldr	r2, [r7, #28]
 8004196:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	689a      	ldr	r2, [r3, #8]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041ae:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689a      	ldr	r2, [r3, #8]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80041be:	609a      	str	r2, [r3, #8]
 80041c0:	e043      	b.n	800424a <HAL_RTC_SetAlarm_IT+0x59a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	689a      	ldr	r2, [r3, #8]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80041d0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f462 7220 	orn	r2, r2, #640	; 0x280
 80041e2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	1e5a      	subs	r2, r3, #1
 80041e8:	617a      	str	r2, [r7, #20]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d10e      	bne.n	800420c <HAL_RTC_SetAlarm_IT+0x55c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	22ff      	movs	r2, #255	; 0xff
 80041f4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2203      	movs	r2, #3
 80041fa:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e038      	b.n	8004278 <HAL_RTC_SetAlarm_IT+0x5c8>
 8004206:	bf00      	nop
 8004208:	08009068 	.word	0x08009068
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0e4      	beq.n	80041e4 <HAL_RTC_SetAlarm_IT+0x534>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69fa      	ldr	r2, [r7, #28]
 8004220:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689a      	ldr	r2, [r3, #8]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004238:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004248:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800424a:	4b0d      	ldr	r3, [pc, #52]	; (8004280 <HAL_RTC_SetAlarm_IT+0x5d0>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a0c      	ldr	r2, [pc, #48]	; (8004280 <HAL_RTC_SetAlarm_IT+0x5d0>)
 8004250:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004254:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8004256:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <HAL_RTC_SetAlarm_IT+0x5d0>)
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	4a09      	ldr	r2, [pc, #36]	; (8004280 <HAL_RTC_SetAlarm_IT+0x5d0>)
 800425c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004260:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	22ff      	movs	r2, #255	; 0xff
 8004268:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2201      	movs	r2, #1
 800426e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3724      	adds	r7, #36	; 0x24
 800427c:	46bd      	mov	sp, r7
 800427e:	bd90      	pop	{r4, r7, pc}
 8004280:	40013c00 	.word	0x40013c00

08004284 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d012      	beq.n	80042c0 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00b      	beq.n	80042c0 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f003 fce5 	bl	8007c78 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80042be:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d012      	beq.n	80042f4 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00b      	beq.n	80042f4 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 f8a7 	bl	8004430 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f462 7220 	orn	r2, r2, #640	; 0x280
 80042f2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80042f4:	4b05      	ldr	r3, [pc, #20]	; (800430c <HAL_RTC_AlarmIRQHandler+0x88>)
 80042f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80042fa:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	775a      	strb	r2, [r3, #29]
}
 8004302:	bf00      	nop
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	40013c00 	.word	0x40013c00

08004310 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68da      	ldr	r2, [r3, #12]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800432a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800432c:	f7fc f966 	bl	80005fc <HAL_GetTick>
 8004330:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004332:	e009      	b.n	8004348 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004334:	f7fc f962 	bl	80005fc <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004342:	d901      	bls.n	8004348 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e007      	b.n	8004358 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	f003 0320 	and.w	r3, r3, #32
 8004352:	2b00      	cmp	r3, #0
 8004354:	d0ee      	beq.n	8004334 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004376:	2b00      	cmp	r3, #0
 8004378:	d119      	bne.n	80043ae <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f04f 32ff 	mov.w	r2, #4294967295
 8004382:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004384:	f7fc f93a 	bl	80005fc <HAL_GetTick>
 8004388:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800438a:	e009      	b.n	80043a0 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800438c:	f7fc f936 	bl	80005fc <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800439a:	d901      	bls.n	80043a0 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e007      	b.n	80043b0 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d0ee      	beq.n	800438c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3710      	adds	r7, #16
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	4603      	mov	r3, r0
 80043c0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80043c6:	e005      	b.n	80043d4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	3301      	adds	r3, #1
 80043cc:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80043ce:	79fb      	ldrb	r3, [r7, #7]
 80043d0:	3b0a      	subs	r3, #10
 80043d2:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80043d4:	79fb      	ldrb	r3, [r7, #7]
 80043d6:	2b09      	cmp	r3, #9
 80043d8:	d8f6      	bhi.n	80043c8 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	011b      	lsls	r3, r3, #4
 80043e0:	b2da      	uxtb	r2, r3
 80043e2:	79fb      	ldrb	r3, [r7, #7]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	b2db      	uxtb	r3, r3
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3714      	adds	r7, #20
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b085      	sub	sp, #20
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	4603      	mov	r3, r0
 80043fc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80043fe:	2300      	movs	r3, #0
 8004400:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	091b      	lsrs	r3, r3, #4
 8004406:	b2db      	uxtb	r3, r3
 8004408:	461a      	mov	r2, r3
 800440a:	4613      	mov	r3, r2
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	4413      	add	r3, r2
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004414:	79fb      	ldrb	r3, [r7, #7]
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	b2da      	uxtb	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	b2db      	uxtb	r3, r3
 8004420:	4413      	add	r3, r2
 8004422:	b2db      	uxtb	r3, r3
}
 8004424:	4618      	mov	r0, r3
 8004426:	3714      	adds	r7, #20
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e083      	b.n	800455e <HAL_TIM_Base_Init+0x11a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a43      	ldr	r2, [pc, #268]	; (8004568 <HAL_TIM_Base_Init+0x124>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d027      	beq.n	80044b0 <HAL_TIM_Base_Init+0x6c>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004468:	d022      	beq.n	80044b0 <HAL_TIM_Base_Init+0x6c>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a3f      	ldr	r2, [pc, #252]	; (800456c <HAL_TIM_Base_Init+0x128>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d01d      	beq.n	80044b0 <HAL_TIM_Base_Init+0x6c>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a3d      	ldr	r2, [pc, #244]	; (8004570 <HAL_TIM_Base_Init+0x12c>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d018      	beq.n	80044b0 <HAL_TIM_Base_Init+0x6c>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a3c      	ldr	r2, [pc, #240]	; (8004574 <HAL_TIM_Base_Init+0x130>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d013      	beq.n	80044b0 <HAL_TIM_Base_Init+0x6c>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a3a      	ldr	r2, [pc, #232]	; (8004578 <HAL_TIM_Base_Init+0x134>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d00e      	beq.n	80044b0 <HAL_TIM_Base_Init+0x6c>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a39      	ldr	r2, [pc, #228]	; (800457c <HAL_TIM_Base_Init+0x138>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d009      	beq.n	80044b0 <HAL_TIM_Base_Init+0x6c>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a37      	ldr	r2, [pc, #220]	; (8004580 <HAL_TIM_Base_Init+0x13c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d004      	beq.n	80044b0 <HAL_TIM_Base_Init+0x6c>
 80044a6:	f44f 7189 	mov.w	r1, #274	; 0x112
 80044aa:	4836      	ldr	r0, [pc, #216]	; (8004584 <HAL_TIM_Base_Init+0x140>)
 80044ac:	f003 fc76 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d014      	beq.n	80044e2 <HAL_TIM_Base_Init+0x9e>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	2b10      	cmp	r3, #16
 80044be:	d010      	beq.n	80044e2 <HAL_TIM_Base_Init+0x9e>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	2b20      	cmp	r3, #32
 80044c6:	d00c      	beq.n	80044e2 <HAL_TIM_Base_Init+0x9e>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	2b40      	cmp	r3, #64	; 0x40
 80044ce:	d008      	beq.n	80044e2 <HAL_TIM_Base_Init+0x9e>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	2b60      	cmp	r3, #96	; 0x60
 80044d6:	d004      	beq.n	80044e2 <HAL_TIM_Base_Init+0x9e>
 80044d8:	f240 1113 	movw	r1, #275	; 0x113
 80044dc:	4829      	ldr	r0, [pc, #164]	; (8004584 <HAL_TIM_Base_Init+0x140>)
 80044de:	f003 fc5d 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00e      	beq.n	8004508 <HAL_TIM_Base_Init+0xc4>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044f2:	d009      	beq.n	8004508 <HAL_TIM_Base_Init+0xc4>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044fc:	d004      	beq.n	8004508 <HAL_TIM_Base_Init+0xc4>
 80044fe:	f44f 718a 	mov.w	r1, #276	; 0x114
 8004502:	4820      	ldr	r0, [pc, #128]	; (8004584 <HAL_TIM_Base_Init+0x140>)
 8004504:	f003 fc4a 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <HAL_TIM_Base_Init+0xde>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	2b80      	cmp	r3, #128	; 0x80
 8004516:	d004      	beq.n	8004522 <HAL_TIM_Base_Init+0xde>
 8004518:	f240 1115 	movw	r1, #277	; 0x115
 800451c:	4819      	ldr	r0, [pc, #100]	; (8004584 <HAL_TIM_Base_Init+0x140>)
 800451e:	f003 fc3d 	bl	8007d9c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d106      	bne.n	800453c <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f003 fcd4 	bl	8007ee4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	3304      	adds	r3, #4
 800454c:	4619      	mov	r1, r3
 800454e:	4610      	mov	r0, r2
 8004550:	f001 f87c 	bl	800564c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3708      	adds	r7, #8
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	40010000 	.word	0x40010000
 800456c:	40000400 	.word	0x40000400
 8004570:	40000800 	.word	0x40000800
 8004574:	40000c00 	.word	0x40000c00
 8004578:	40014000 	.word	0x40014000
 800457c:	40014400 	.word	0x40014400
 8004580:	40014800 	.word	0x40014800
 8004584:	080090a0 	.word	0x080090a0

08004588 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a24      	ldr	r2, [pc, #144]	; (8004628 <HAL_TIM_Base_Start_IT+0xa0>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d027      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0x62>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045a2:	d022      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0x62>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a20      	ldr	r2, [pc, #128]	; (800462c <HAL_TIM_Base_Start_IT+0xa4>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d01d      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0x62>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a1f      	ldr	r2, [pc, #124]	; (8004630 <HAL_TIM_Base_Start_IT+0xa8>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d018      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0x62>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a1d      	ldr	r2, [pc, #116]	; (8004634 <HAL_TIM_Base_Start_IT+0xac>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d013      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0x62>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a1c      	ldr	r2, [pc, #112]	; (8004638 <HAL_TIM_Base_Start_IT+0xb0>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d00e      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0x62>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a1a      	ldr	r2, [pc, #104]	; (800463c <HAL_TIM_Base_Start_IT+0xb4>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d009      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0x62>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a19      	ldr	r2, [pc, #100]	; (8004640 <HAL_TIM_Base_Start_IT+0xb8>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d004      	beq.n	80045ea <HAL_TIM_Base_Start_IT+0x62>
 80045e0:	f240 11b9 	movw	r1, #441	; 0x1b9
 80045e4:	4817      	ldr	r0, [pc, #92]	; (8004644 <HAL_TIM_Base_Start_IT+0xbc>)
 80045e6:	f003 fbd9 	bl	8007d9c <assert_failed>

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68da      	ldr	r2, [r3, #12]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f042 0201 	orr.w	r2, r2, #1
 80045f8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	f003 0307 	and.w	r3, r3, #7
 8004604:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2b06      	cmp	r3, #6
 800460a:	d007      	beq.n	800461c <HAL_TIM_Base_Start_IT+0x94>
  {
    __HAL_TIM_ENABLE(htim);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f042 0201 	orr.w	r2, r2, #1
 800461a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	40010000 	.word	0x40010000
 800462c:	40000400 	.word	0x40000400
 8004630:	40000800 	.word	0x40000800
 8004634:	40000c00 	.word	0x40000c00
 8004638:	40014000 	.word	0x40014000
 800463c:	40014400 	.word	0x40014400
 8004640:	40014800 	.word	0x40014800
 8004644:	080090a0 	.word	0x080090a0

08004648 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e083      	b.n	8004762 <HAL_TIM_PWM_Init+0x11a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a43      	ldr	r2, [pc, #268]	; (800476c <HAL_TIM_PWM_Init+0x124>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d027      	beq.n	80046b4 <HAL_TIM_PWM_Init+0x6c>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800466c:	d022      	beq.n	80046b4 <HAL_TIM_PWM_Init+0x6c>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a3f      	ldr	r2, [pc, #252]	; (8004770 <HAL_TIM_PWM_Init+0x128>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d01d      	beq.n	80046b4 <HAL_TIM_PWM_Init+0x6c>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a3d      	ldr	r2, [pc, #244]	; (8004774 <HAL_TIM_PWM_Init+0x12c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d018      	beq.n	80046b4 <HAL_TIM_PWM_Init+0x6c>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a3c      	ldr	r2, [pc, #240]	; (8004778 <HAL_TIM_PWM_Init+0x130>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d013      	beq.n	80046b4 <HAL_TIM_PWM_Init+0x6c>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a3a      	ldr	r2, [pc, #232]	; (800477c <HAL_TIM_PWM_Init+0x134>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d00e      	beq.n	80046b4 <HAL_TIM_PWM_Init+0x6c>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a39      	ldr	r2, [pc, #228]	; (8004780 <HAL_TIM_PWM_Init+0x138>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d009      	beq.n	80046b4 <HAL_TIM_PWM_Init+0x6c>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a37      	ldr	r2, [pc, #220]	; (8004784 <HAL_TIM_PWM_Init+0x13c>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d004      	beq.n	80046b4 <HAL_TIM_PWM_Init+0x6c>
 80046aa:	f240 419b 	movw	r1, #1179	; 0x49b
 80046ae:	4836      	ldr	r0, [pc, #216]	; (8004788 <HAL_TIM_PWM_Init+0x140>)
 80046b0:	f003 fb74 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d014      	beq.n	80046e6 <HAL_TIM_PWM_Init+0x9e>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	2b10      	cmp	r3, #16
 80046c2:	d010      	beq.n	80046e6 <HAL_TIM_PWM_Init+0x9e>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	2b20      	cmp	r3, #32
 80046ca:	d00c      	beq.n	80046e6 <HAL_TIM_PWM_Init+0x9e>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	2b40      	cmp	r3, #64	; 0x40
 80046d2:	d008      	beq.n	80046e6 <HAL_TIM_PWM_Init+0x9e>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	2b60      	cmp	r3, #96	; 0x60
 80046da:	d004      	beq.n	80046e6 <HAL_TIM_PWM_Init+0x9e>
 80046dc:	f240 419c 	movw	r1, #1180	; 0x49c
 80046e0:	4829      	ldr	r0, [pc, #164]	; (8004788 <HAL_TIM_PWM_Init+0x140>)
 80046e2:	f003 fb5b 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00e      	beq.n	800470c <HAL_TIM_PWM_Init+0xc4>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046f6:	d009      	beq.n	800470c <HAL_TIM_PWM_Init+0xc4>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004700:	d004      	beq.n	800470c <HAL_TIM_PWM_Init+0xc4>
 8004702:	f240 419d 	movw	r1, #1181	; 0x49d
 8004706:	4820      	ldr	r0, [pc, #128]	; (8004788 <HAL_TIM_PWM_Init+0x140>)
 8004708:	f003 fb48 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d008      	beq.n	8004726 <HAL_TIM_PWM_Init+0xde>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	2b80      	cmp	r3, #128	; 0x80
 800471a:	d004      	beq.n	8004726 <HAL_TIM_PWM_Init+0xde>
 800471c:	f240 419e 	movw	r1, #1182	; 0x49e
 8004720:	4819      	ldr	r0, [pc, #100]	; (8004788 <HAL_TIM_PWM_Init+0x140>)
 8004722:	f003 fb3b 	bl	8007d9c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d106      	bne.n	8004740 <HAL_TIM_PWM_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 f826 	bl	800478c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3304      	adds	r3, #4
 8004750:	4619      	mov	r1, r3
 8004752:	4610      	mov	r0, r2
 8004754:	f000 ff7a 	bl	800564c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3708      	adds	r7, #8
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40010000 	.word	0x40010000
 8004770:	40000400 	.word	0x40000400
 8004774:	40000800 	.word	0x40000800
 8004778:	40000c00 	.word	0x40000c00
 800477c:	40014000 	.word	0x40014000
 8004780:	40014400 	.word	0x40014400
 8004784:	40014800 	.word	0x40014800
 8004788:	080090a0 	.word	0x080090a0

0800478c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a4e      	ldr	r2, [pc, #312]	; (80048e8 <HAL_TIM_PWM_Start+0x148>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d10b      	bne.n	80047cc <HAL_TIM_PWM_Start+0x2c>
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d06c      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b04      	cmp	r3, #4
 80047be:	d069      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	2b08      	cmp	r3, #8
 80047c4:	d066      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	2b0c      	cmp	r3, #12
 80047ca:	d063      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d4:	d10b      	bne.n	80047ee <HAL_TIM_PWM_Start+0x4e>
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d05b      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	2b04      	cmp	r3, #4
 80047e0:	d058      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d055      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b0c      	cmp	r3, #12
 80047ec:	d052      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a3e      	ldr	r2, [pc, #248]	; (80048ec <HAL_TIM_PWM_Start+0x14c>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d10b      	bne.n	8004810 <HAL_TIM_PWM_Start+0x70>
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d04a      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2b04      	cmp	r3, #4
 8004802:	d047      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	2b08      	cmp	r3, #8
 8004808:	d044      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	2b0c      	cmp	r3, #12
 800480e:	d041      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a36      	ldr	r2, [pc, #216]	; (80048f0 <HAL_TIM_PWM_Start+0x150>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d10b      	bne.n	8004832 <HAL_TIM_PWM_Start+0x92>
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d039      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	2b04      	cmp	r3, #4
 8004824:	d036      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b08      	cmp	r3, #8
 800482a:	d033      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	2b0c      	cmp	r3, #12
 8004830:	d030      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a2f      	ldr	r2, [pc, #188]	; (80048f4 <HAL_TIM_PWM_Start+0x154>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d10b      	bne.n	8004854 <HAL_TIM_PWM_Start+0xb4>
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d028      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	2b04      	cmp	r3, #4
 8004846:	d025      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	2b08      	cmp	r3, #8
 800484c:	d022      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	2b0c      	cmp	r3, #12
 8004852:	d01f      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a27      	ldr	r2, [pc, #156]	; (80048f8 <HAL_TIM_PWM_Start+0x158>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d105      	bne.n	800486a <HAL_TIM_PWM_Start+0xca>
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d017      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	2b04      	cmp	r3, #4
 8004868:	d014      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a23      	ldr	r2, [pc, #140]	; (80048fc <HAL_TIM_PWM_Start+0x15c>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d102      	bne.n	800487a <HAL_TIM_PWM_Start+0xda>
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00c      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a20      	ldr	r2, [pc, #128]	; (8004900 <HAL_TIM_PWM_Start+0x160>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d102      	bne.n	800488a <HAL_TIM_PWM_Start+0xea>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d004      	beq.n	8004894 <HAL_TIM_PWM_Start+0xf4>
 800488a:	f240 5113 	movw	r1, #1299	; 0x513
 800488e:	481d      	ldr	r0, [pc, #116]	; (8004904 <HAL_TIM_PWM_Start+0x164>)
 8004890:	f003 fa84 	bl	8007d9c <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2201      	movs	r2, #1
 800489a:	6839      	ldr	r1, [r7, #0]
 800489c:	4618      	mov	r0, r3
 800489e:	f001 fa05 	bl	8005cac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a10      	ldr	r2, [pc, #64]	; (80048e8 <HAL_TIM_PWM_Start+0x148>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d107      	bne.n	80048bc <HAL_TIM_PWM_Start+0x11c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048ba:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2b06      	cmp	r3, #6
 80048cc:	d007      	beq.n	80048de <HAL_TIM_PWM_Start+0x13e>
  {
    __HAL_TIM_ENABLE(htim);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f042 0201 	orr.w	r2, r2, #1
 80048dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	40010000 	.word	0x40010000
 80048ec:	40000400 	.word	0x40000400
 80048f0:	40000800 	.word	0x40000800
 80048f4:	40000c00 	.word	0x40000c00
 80048f8:	40014000 	.word	0x40014000
 80048fc:	40014400 	.word	0x40014400
 8004900:	40014800 	.word	0x40014800
 8004904:	080090a0 	.word	0x080090a0

08004908 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a5c      	ldr	r2, [pc, #368]	; (8004a88 <HAL_TIM_PWM_Stop+0x180>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d10b      	bne.n	8004934 <HAL_TIM_PWM_Stop+0x2c>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d06c      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	2b04      	cmp	r3, #4
 8004926:	d069      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	2b08      	cmp	r3, #8
 800492c:	d066      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b0c      	cmp	r3, #12
 8004932:	d063      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800493c:	d10b      	bne.n	8004956 <HAL_TIM_PWM_Stop+0x4e>
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d05b      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	2b04      	cmp	r3, #4
 8004948:	d058      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	2b08      	cmp	r3, #8
 800494e:	d055      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	2b0c      	cmp	r3, #12
 8004954:	d052      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a4c      	ldr	r2, [pc, #304]	; (8004a8c <HAL_TIM_PWM_Stop+0x184>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d10b      	bne.n	8004978 <HAL_TIM_PWM_Stop+0x70>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d04a      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	2b04      	cmp	r3, #4
 800496a:	d047      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	2b08      	cmp	r3, #8
 8004970:	d044      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b0c      	cmp	r3, #12
 8004976:	d041      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a44      	ldr	r2, [pc, #272]	; (8004a90 <HAL_TIM_PWM_Stop+0x188>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d10b      	bne.n	800499a <HAL_TIM_PWM_Stop+0x92>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d039      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	2b04      	cmp	r3, #4
 800498c:	d036      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	2b08      	cmp	r3, #8
 8004992:	d033      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	2b0c      	cmp	r3, #12
 8004998:	d030      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a3d      	ldr	r2, [pc, #244]	; (8004a94 <HAL_TIM_PWM_Stop+0x18c>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d10b      	bne.n	80049bc <HAL_TIM_PWM_Stop+0xb4>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d028      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	2b04      	cmp	r3, #4
 80049ae:	d025      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	2b08      	cmp	r3, #8
 80049b4:	d022      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	2b0c      	cmp	r3, #12
 80049ba:	d01f      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a35      	ldr	r2, [pc, #212]	; (8004a98 <HAL_TIM_PWM_Stop+0x190>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d105      	bne.n	80049d2 <HAL_TIM_PWM_Stop+0xca>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d017      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	2b04      	cmp	r3, #4
 80049d0:	d014      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a31      	ldr	r2, [pc, #196]	; (8004a9c <HAL_TIM_PWM_Stop+0x194>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d102      	bne.n	80049e2 <HAL_TIM_PWM_Stop+0xda>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00c      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a2e      	ldr	r2, [pc, #184]	; (8004aa0 <HAL_TIM_PWM_Stop+0x198>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d102      	bne.n	80049f2 <HAL_TIM_PWM_Stop+0xea>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d004      	beq.n	80049fc <HAL_TIM_PWM_Stop+0xf4>
 80049f2:	f240 5137 	movw	r1, #1335	; 0x537
 80049f6:	482b      	ldr	r0, [pc, #172]	; (8004aa4 <HAL_TIM_PWM_Stop+0x19c>)
 80049f8:	f003 f9d0 	bl	8007d9c <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2200      	movs	r2, #0
 8004a02:	6839      	ldr	r1, [r7, #0]
 8004a04:	4618      	mov	r0, r3
 8004a06:	f001 f951 	bl	8005cac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a1e      	ldr	r2, [pc, #120]	; (8004a88 <HAL_TIM_PWM_Stop+0x180>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d117      	bne.n	8004a44 <HAL_TIM_PWM_Stop+0x13c>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6a1a      	ldr	r2, [r3, #32]
 8004a1a:	f241 1311 	movw	r3, #4369	; 0x1111
 8004a1e:	4013      	ands	r3, r2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10f      	bne.n	8004a44 <HAL_TIM_PWM_Stop+0x13c>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	6a1a      	ldr	r2, [r3, #32]
 8004a2a:	f240 4344 	movw	r3, #1092	; 0x444
 8004a2e:	4013      	ands	r3, r2
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d107      	bne.n	8004a44 <HAL_TIM_PWM_Stop+0x13c>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a42:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6a1a      	ldr	r2, [r3, #32]
 8004a4a:	f241 1311 	movw	r3, #4369	; 0x1111
 8004a4e:	4013      	ands	r3, r2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10f      	bne.n	8004a74 <HAL_TIM_PWM_Stop+0x16c>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6a1a      	ldr	r2, [r3, #32]
 8004a5a:	f240 4344 	movw	r3, #1092	; 0x444
 8004a5e:	4013      	ands	r3, r2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d107      	bne.n	8004a74 <HAL_TIM_PWM_Stop+0x16c>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 0201 	bic.w	r2, r2, #1
 8004a72:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	40010000 	.word	0x40010000
 8004a8c:	40000400 	.word	0x40000400
 8004a90:	40000800 	.word	0x40000800
 8004a94:	40000c00 	.word	0x40000c00
 8004a98:	40014000 	.word	0x40014000
 8004a9c:	40014400 	.word	0x40014400
 8004aa0:	40014800 	.word	0x40014800
 8004aa4:	080090a0 	.word	0x080090a0

08004aa8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d122      	bne.n	8004b04 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f003 0302 	and.w	r3, r3, #2
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d11b      	bne.n	8004b04 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f06f 0202 	mvn.w	r2, #2
 8004ad4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	f003 0303 	and.w	r3, r3, #3
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 fd90 	bl	8005610 <HAL_TIM_IC_CaptureCallback>
 8004af0:	e005      	b.n	8004afe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 fd82 	bl	80055fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f000 fd93 	bl	8005624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	f003 0304 	and.w	r3, r3, #4
 8004b0e:	2b04      	cmp	r3, #4
 8004b10:	d122      	bne.n	8004b58 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	f003 0304 	and.w	r3, r3, #4
 8004b1c:	2b04      	cmp	r3, #4
 8004b1e:	d11b      	bne.n	8004b58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f06f 0204 	mvn.w	r2, #4
 8004b28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d003      	beq.n	8004b46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 fd66 	bl	8005610 <HAL_TIM_IC_CaptureCallback>
 8004b44:	e005      	b.n	8004b52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 fd58 	bl	80055fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 fd69 	bl	8005624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
 8004b62:	2b08      	cmp	r3, #8
 8004b64:	d122      	bne.n	8004bac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	f003 0308 	and.w	r3, r3, #8
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	d11b      	bne.n	8004bac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f06f 0208 	mvn.w	r2, #8
 8004b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2204      	movs	r2, #4
 8004b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	f003 0303 	and.w	r3, r3, #3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 fd3c 	bl	8005610 <HAL_TIM_IC_CaptureCallback>
 8004b98:	e005      	b.n	8004ba6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 fd2e 	bl	80055fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 fd3f 	bl	8005624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	f003 0310 	and.w	r3, r3, #16
 8004bb6:	2b10      	cmp	r3, #16
 8004bb8:	d122      	bne.n	8004c00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f003 0310 	and.w	r3, r3, #16
 8004bc4:	2b10      	cmp	r3, #16
 8004bc6:	d11b      	bne.n	8004c00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f06f 0210 	mvn.w	r2, #16
 8004bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2208      	movs	r2, #8
 8004bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 fd12 	bl	8005610 <HAL_TIM_IC_CaptureCallback>
 8004bec:	e005      	b.n	8004bfa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 fd04 	bl	80055fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f000 fd15 	bl	8005624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d10e      	bne.n	8004c2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	f003 0301 	and.w	r3, r3, #1
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d107      	bne.n	8004c2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f06f 0201 	mvn.w	r2, #1
 8004c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f003 f89e 	bl	8007d68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c36:	2b80      	cmp	r3, #128	; 0x80
 8004c38:	d10e      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c44:	2b80      	cmp	r3, #128	; 0x80
 8004c46:	d107      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f001 f95e 	bl	8005f14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c62:	2b40      	cmp	r3, #64	; 0x40
 8004c64:	d10e      	bne.n	8004c84 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c70:	2b40      	cmp	r3, #64	; 0x40
 8004c72:	d107      	bne.n	8004c84 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 fcda 	bl	8005638 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	f003 0320 	and.w	r3, r3, #32
 8004c8e:	2b20      	cmp	r3, #32
 8004c90:	d10e      	bne.n	8004cb0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	f003 0320 	and.w	r3, r3, #32
 8004c9c:	2b20      	cmp	r3, #32
 8004c9e:	d107      	bne.n	8004cb0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f06f 0220 	mvn.w	r2, #32
 8004ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f001 f928 	bl	8005f00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cb0:	bf00      	nop
 8004cb2:	3708      	adds	r7, #8
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d010      	beq.n	8004cec <HAL_TIM_PWM_ConfigChannel+0x34>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2b04      	cmp	r3, #4
 8004cce:	d00d      	beq.n	8004cec <HAL_TIM_PWM_ConfigChannel+0x34>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d00a      	beq.n	8004cec <HAL_TIM_PWM_ConfigChannel+0x34>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2b0c      	cmp	r3, #12
 8004cda:	d007      	beq.n	8004cec <HAL_TIM_PWM_ConfigChannel+0x34>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b3c      	cmp	r3, #60	; 0x3c
 8004ce0:	d004      	beq.n	8004cec <HAL_TIM_PWM_ConfigChannel+0x34>
 8004ce2:	f640 51ec 	movw	r1, #3564	; 0xdec
 8004ce6:	4895      	ldr	r0, [pc, #596]	; (8004f3c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8004ce8:	f003 f858 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b60      	cmp	r3, #96	; 0x60
 8004cf2:	d008      	beq.n	8004d06 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2b70      	cmp	r3, #112	; 0x70
 8004cfa:	d004      	beq.n	8004d06 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8004cfc:	f640 51ed 	movw	r1, #3565	; 0xded
 8004d00:	488e      	ldr	r0, [pc, #568]	; (8004f3c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8004d02:	f003 f84b 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d008      	beq.n	8004d20 <HAL_TIM_PWM_ConfigChannel+0x68>
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d004      	beq.n	8004d20 <HAL_TIM_PWM_ConfigChannel+0x68>
 8004d16:	f640 51ee 	movw	r1, #3566	; 0xdee
 8004d1a:	4888      	ldr	r0, [pc, #544]	; (8004f3c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8004d1c:	f003 f83e 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d008      	beq.n	8004d3a <HAL_TIM_PWM_ConfigChannel+0x82>
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d004      	beq.n	8004d3a <HAL_TIM_PWM_ConfigChannel+0x82>
 8004d30:	f640 51ef 	movw	r1, #3567	; 0xdef
 8004d34:	4881      	ldr	r0, [pc, #516]	; (8004f3c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8004d36:	f003 f831 	bl	8007d9c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d101      	bne.n	8004d48 <HAL_TIM_PWM_ConfigChannel+0x90>
 8004d44:	2302      	movs	r3, #2
 8004d46:	e152      	b.n	8004fee <HAL_TIM_PWM_ConfigChannel+0x336>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b0c      	cmp	r3, #12
 8004d5c:	f200 813d 	bhi.w	8004fda <HAL_TIM_PWM_ConfigChannel+0x322>
 8004d60:	a201      	add	r2, pc, #4	; (adr r2, 8004d68 <HAL_TIM_PWM_ConfigChannel+0xb0>)
 8004d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d66:	bf00      	nop
 8004d68:	08004d9d 	.word	0x08004d9d
 8004d6c:	08004fdb 	.word	0x08004fdb
 8004d70:	08004fdb 	.word	0x08004fdb
 8004d74:	08004fdb 	.word	0x08004fdb
 8004d78:	08004e37 	.word	0x08004e37
 8004d7c:	08004fdb 	.word	0x08004fdb
 8004d80:	08004fdb 	.word	0x08004fdb
 8004d84:	08004fdb 	.word	0x08004fdb
 8004d88:	08004ebf 	.word	0x08004ebf
 8004d8c:	08004fdb 	.word	0x08004fdb
 8004d90:	08004fdb 	.word	0x08004fdb
 8004d94:	08004fdb 	.word	0x08004fdb
 8004d98:	08004f5d 	.word	0x08004f5d
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a67      	ldr	r2, [pc, #412]	; (8004f40 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d027      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0x13e>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dae:	d022      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0x13e>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a63      	ldr	r2, [pc, #396]	; (8004f44 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d01d      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0x13e>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a62      	ldr	r2, [pc, #392]	; (8004f48 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d018      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0x13e>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a60      	ldr	r2, [pc, #384]	; (8004f4c <HAL_TIM_PWM_ConfigChannel+0x294>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d013      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0x13e>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a5f      	ldr	r2, [pc, #380]	; (8004f50 <HAL_TIM_PWM_ConfigChannel+0x298>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d00e      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0x13e>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a5d      	ldr	r2, [pc, #372]	; (8004f54 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d009      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0x13e>
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a5c      	ldr	r2, [pc, #368]	; (8004f58 <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d004      	beq.n	8004df6 <HAL_TIM_PWM_ConfigChannel+0x13e>
 8004dec:	f640 51fb 	movw	r1, #3579	; 0xdfb
 8004df0:	4852      	ldr	r0, [pc, #328]	; (8004f3c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8004df2:	f002 ffd3 	bl	8007d9c <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	68b9      	ldr	r1, [r7, #8]
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f000 fca5 	bl	800574c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	699a      	ldr	r2, [r3, #24]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f042 0208 	orr.w	r2, r2, #8
 8004e10:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	699a      	ldr	r2, [r3, #24]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0204 	bic.w	r2, r2, #4
 8004e20:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	6999      	ldr	r1, [r3, #24]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	691a      	ldr	r2, [r3, #16]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	619a      	str	r2, [r3, #24]
      break;
 8004e34:	e0d2      	b.n	8004fdc <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a41      	ldr	r2, [pc, #260]	; (8004f40 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d01d      	beq.n	8004e7c <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e48:	d018      	beq.n	8004e7c <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a3d      	ldr	r2, [pc, #244]	; (8004f44 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d013      	beq.n	8004e7c <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a3b      	ldr	r2, [pc, #236]	; (8004f48 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d00e      	beq.n	8004e7c <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a3a      	ldr	r2, [pc, #232]	; (8004f4c <HAL_TIM_PWM_ConfigChannel+0x294>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d009      	beq.n	8004e7c <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a38      	ldr	r2, [pc, #224]	; (8004f50 <HAL_TIM_PWM_ConfigChannel+0x298>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d004      	beq.n	8004e7c <HAL_TIM_PWM_ConfigChannel+0x1c4>
 8004e72:	f640 610c 	movw	r1, #3596	; 0xe0c
 8004e76:	4831      	ldr	r0, [pc, #196]	; (8004f3c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8004e78:	f002 ff90 	bl	8007d9c <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68b9      	ldr	r1, [r7, #8]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 fcf2 	bl	800586c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	699a      	ldr	r2, [r3, #24]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	699a      	ldr	r2, [r3, #24]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ea6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6999      	ldr	r1, [r3, #24]
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	021a      	lsls	r2, r3, #8
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	619a      	str	r2, [r3, #24]
      break;
 8004ebc:	e08e      	b.n	8004fdc <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a1f      	ldr	r2, [pc, #124]	; (8004f40 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d018      	beq.n	8004efa <HAL_TIM_PWM_ConfigChannel+0x242>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ed0:	d013      	beq.n	8004efa <HAL_TIM_PWM_ConfigChannel+0x242>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a1b      	ldr	r2, [pc, #108]	; (8004f44 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d00e      	beq.n	8004efa <HAL_TIM_PWM_ConfigChannel+0x242>
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a19      	ldr	r2, [pc, #100]	; (8004f48 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d009      	beq.n	8004efa <HAL_TIM_PWM_ConfigChannel+0x242>
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a18      	ldr	r2, [pc, #96]	; (8004f4c <HAL_TIM_PWM_ConfigChannel+0x294>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d004      	beq.n	8004efa <HAL_TIM_PWM_ConfigChannel+0x242>
 8004ef0:	f640 611d 	movw	r1, #3613	; 0xe1d
 8004ef4:	4811      	ldr	r0, [pc, #68]	; (8004f3c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8004ef6:	f002 ff51 	bl	8007d9c <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68b9      	ldr	r1, [r7, #8]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f000 fd47 	bl	8005994 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	69da      	ldr	r2, [r3, #28]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f042 0208 	orr.w	r2, r2, #8
 8004f14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	69da      	ldr	r2, [r3, #28]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f022 0204 	bic.w	r2, r2, #4
 8004f24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	69d9      	ldr	r1, [r3, #28]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	691a      	ldr	r2, [r3, #16]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	61da      	str	r2, [r3, #28]
      break;
 8004f38:	e050      	b.n	8004fdc <HAL_TIM_PWM_ConfigChannel+0x324>
 8004f3a:	bf00      	nop
 8004f3c:	080090a0 	.word	0x080090a0
 8004f40:	40010000 	.word	0x40010000
 8004f44:	40000400 	.word	0x40000400
 8004f48:	40000800 	.word	0x40000800
 8004f4c:	40000c00 	.word	0x40000c00
 8004f50:	40014000 	.word	0x40014000
 8004f54:	40014400 	.word	0x40014400
 8004f58:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a25      	ldr	r2, [pc, #148]	; (8004ff8 <HAL_TIM_PWM_ConfigChannel+0x340>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d018      	beq.n	8004f98 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f6e:	d013      	beq.n	8004f98 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a21      	ldr	r2, [pc, #132]	; (8004ffc <HAL_TIM_PWM_ConfigChannel+0x344>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d00e      	beq.n	8004f98 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a20      	ldr	r2, [pc, #128]	; (8005000 <HAL_TIM_PWM_ConfigChannel+0x348>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d009      	beq.n	8004f98 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a1e      	ldr	r2, [pc, #120]	; (8005004 <HAL_TIM_PWM_ConfigChannel+0x34c>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d004      	beq.n	8004f98 <HAL_TIM_PWM_ConfigChannel+0x2e0>
 8004f8e:	f640 612e 	movw	r1, #3630	; 0xe2e
 8004f92:	481d      	ldr	r0, [pc, #116]	; (8005008 <HAL_TIM_PWM_ConfigChannel+0x350>)
 8004f94:	f002 ff02 	bl	8007d9c <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68b9      	ldr	r1, [r7, #8]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 fd8c 	bl	8005abc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	69da      	ldr	r2, [r3, #28]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fb2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	69da      	ldr	r2, [r3, #28]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fc2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	69d9      	ldr	r1, [r3, #28]
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	021a      	lsls	r2, r3, #8
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	61da      	str	r2, [r3, #28]
      break;
 8004fd8:	e000      	b.n	8004fdc <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    default:
      break;
 8004fda:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	40010000 	.word	0x40010000
 8004ffc:	40000400 	.word	0x40000400
 8005000:	40000800 	.word	0x40000800
 8005004:	40000c00 	.word	0x40000c00
 8005008:	080090a0 	.word	0x080090a0

0800500c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800501c:	2b01      	cmp	r3, #1
 800501e:	d101      	bne.n	8005024 <HAL_TIM_ConfigClockSource+0x18>
 8005020:	2302      	movs	r3, #2
 8005022:	e2db      	b.n	80055dc <HAL_TIM_ConfigClockSource+0x5d0>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800503c:	d029      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005046:	d024      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d020      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2b10      	cmp	r3, #16
 8005056:	d01c      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b20      	cmp	r3, #32
 800505e:	d018      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b30      	cmp	r3, #48	; 0x30
 8005066:	d014      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2b40      	cmp	r3, #64	; 0x40
 800506e:	d010      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2b50      	cmp	r3, #80	; 0x50
 8005076:	d00c      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b60      	cmp	r3, #96	; 0x60
 800507e:	d008      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2b70      	cmp	r3, #112	; 0x70
 8005086:	d004      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x86>
 8005088:	f241 118b 	movw	r1, #4491	; 0x118b
 800508c:	4873      	ldr	r0, [pc, #460]	; (800525c <HAL_TIM_ConfigClockSource+0x250>)
 800508e:	f002 fe85 	bl	8007d9c <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050a0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050a8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2b40      	cmp	r3, #64	; 0x40
 80050b8:	f000 8204 	beq.w	80054c4 <HAL_TIM_ConfigClockSource+0x4b8>
 80050bc:	2b40      	cmp	r3, #64	; 0x40
 80050be:	d80f      	bhi.n	80050e0 <HAL_TIM_ConfigClockSource+0xd4>
 80050c0:	2b10      	cmp	r3, #16
 80050c2:	f000 8255 	beq.w	8005570 <HAL_TIM_ConfigClockSource+0x564>
 80050c6:	2b10      	cmp	r3, #16
 80050c8:	d803      	bhi.n	80050d2 <HAL_TIM_ConfigClockSource+0xc6>
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f000 8250 	beq.w	8005570 <HAL_TIM_ConfigClockSource+0x564>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80050d0:	e27b      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
  switch (sClockSourceConfig->ClockSource)
 80050d2:	2b20      	cmp	r3, #32
 80050d4:	f000 824c 	beq.w	8005570 <HAL_TIM_ConfigClockSource+0x564>
 80050d8:	2b30      	cmp	r3, #48	; 0x30
 80050da:	f000 8249 	beq.w	8005570 <HAL_TIM_ConfigClockSource+0x564>
      break;
 80050de:	e274      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
  switch (sClockSourceConfig->ClockSource)
 80050e0:	2b70      	cmp	r3, #112	; 0x70
 80050e2:	d046      	beq.n	8005172 <HAL_TIM_ConfigClockSource+0x166>
 80050e4:	2b70      	cmp	r3, #112	; 0x70
 80050e6:	d806      	bhi.n	80050f6 <HAL_TIM_ConfigClockSource+0xea>
 80050e8:	2b50      	cmp	r3, #80	; 0x50
 80050ea:	f000 8133 	beq.w	8005354 <HAL_TIM_ConfigClockSource+0x348>
 80050ee:	2b60      	cmp	r3, #96	; 0x60
 80050f0:	f000 8186 	beq.w	8005400 <HAL_TIM_ConfigClockSource+0x3f4>
      break;
 80050f4:	e269      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
  switch (sClockSourceConfig->ClockSource)
 80050f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050fa:	d004      	beq.n	8005106 <HAL_TIM_ConfigClockSource+0xfa>
 80050fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005100:	f000 80bc 	beq.w	800527c <HAL_TIM_ConfigClockSource+0x270>
      break;
 8005104:	e261      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a55      	ldr	r2, [pc, #340]	; (8005260 <HAL_TIM_ConfigClockSource+0x254>)
 800510c:	4293      	cmp	r3, r2
 800510e:	f000 825b 	beq.w	80055c8 <HAL_TIM_ConfigClockSource+0x5bc>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800511a:	f000 8255 	beq.w	80055c8 <HAL_TIM_ConfigClockSource+0x5bc>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a50      	ldr	r2, [pc, #320]	; (8005264 <HAL_TIM_ConfigClockSource+0x258>)
 8005124:	4293      	cmp	r3, r2
 8005126:	f000 824f 	beq.w	80055c8 <HAL_TIM_ConfigClockSource+0x5bc>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a4e      	ldr	r2, [pc, #312]	; (8005268 <HAL_TIM_ConfigClockSource+0x25c>)
 8005130:	4293      	cmp	r3, r2
 8005132:	f000 8249 	beq.w	80055c8 <HAL_TIM_ConfigClockSource+0x5bc>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a4c      	ldr	r2, [pc, #304]	; (800526c <HAL_TIM_ConfigClockSource+0x260>)
 800513c:	4293      	cmp	r3, r2
 800513e:	f000 8243 	beq.w	80055c8 <HAL_TIM_ConfigClockSource+0x5bc>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a4a      	ldr	r2, [pc, #296]	; (8005270 <HAL_TIM_ConfigClockSource+0x264>)
 8005148:	4293      	cmp	r3, r2
 800514a:	f000 823d 	beq.w	80055c8 <HAL_TIM_ConfigClockSource+0x5bc>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a48      	ldr	r2, [pc, #288]	; (8005274 <HAL_TIM_ConfigClockSource+0x268>)
 8005154:	4293      	cmp	r3, r2
 8005156:	f000 8237 	beq.w	80055c8 <HAL_TIM_ConfigClockSource+0x5bc>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a46      	ldr	r2, [pc, #280]	; (8005278 <HAL_TIM_ConfigClockSource+0x26c>)
 8005160:	4293      	cmp	r3, r2
 8005162:	f000 8231 	beq.w	80055c8 <HAL_TIM_ConfigClockSource+0x5bc>
 8005166:	f241 1197 	movw	r1, #4503	; 0x1197
 800516a:	483c      	ldr	r0, [pc, #240]	; (800525c <HAL_TIM_ConfigClockSource+0x250>)
 800516c:	f002 fe16 	bl	8007d9c <assert_failed>
      break;
 8005170:	e22a      	b.n	80055c8 <HAL_TIM_ConfigClockSource+0x5bc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a3a      	ldr	r2, [pc, #232]	; (8005260 <HAL_TIM_ConfigClockSource+0x254>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d01d      	beq.n	80051b8 <HAL_TIM_ConfigClockSource+0x1ac>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005184:	d018      	beq.n	80051b8 <HAL_TIM_ConfigClockSource+0x1ac>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a36      	ldr	r2, [pc, #216]	; (8005264 <HAL_TIM_ConfigClockSource+0x258>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d013      	beq.n	80051b8 <HAL_TIM_ConfigClockSource+0x1ac>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a34      	ldr	r2, [pc, #208]	; (8005268 <HAL_TIM_ConfigClockSource+0x25c>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d00e      	beq.n	80051b8 <HAL_TIM_ConfigClockSource+0x1ac>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a33      	ldr	r2, [pc, #204]	; (800526c <HAL_TIM_ConfigClockSource+0x260>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d009      	beq.n	80051b8 <HAL_TIM_ConfigClockSource+0x1ac>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a31      	ldr	r2, [pc, #196]	; (8005270 <HAL_TIM_ConfigClockSource+0x264>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d004      	beq.n	80051b8 <HAL_TIM_ConfigClockSource+0x1ac>
 80051ae:	f241 119e 	movw	r1, #4510	; 0x119e
 80051b2:	482a      	ldr	r0, [pc, #168]	; (800525c <HAL_TIM_ConfigClockSource+0x250>)
 80051b4:	f002 fdf2 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d013      	beq.n	80051e8 <HAL_TIM_ConfigClockSource+0x1dc>
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c8:	d00e      	beq.n	80051e8 <HAL_TIM_ConfigClockSource+0x1dc>
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051d2:	d009      	beq.n	80051e8 <HAL_TIM_ConfigClockSource+0x1dc>
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80051dc:	d004      	beq.n	80051e8 <HAL_TIM_ConfigClockSource+0x1dc>
 80051de:	f241 11a1 	movw	r1, #4513	; 0x11a1
 80051e2:	481e      	ldr	r0, [pc, #120]	; (800525c <HAL_TIM_ConfigClockSource+0x250>)
 80051e4:	f002 fdda 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051f0:	d014      	beq.n	800521c <HAL_TIM_ConfigClockSource+0x210>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d010      	beq.n	800521c <HAL_TIM_ConfigClockSource+0x210>
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00c      	beq.n	800521c <HAL_TIM_ConfigClockSource+0x210>
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	2b02      	cmp	r3, #2
 8005208:	d008      	beq.n	800521c <HAL_TIM_ConfigClockSource+0x210>
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	2b0a      	cmp	r3, #10
 8005210:	d004      	beq.n	800521c <HAL_TIM_ConfigClockSource+0x210>
 8005212:	f241 11a2 	movw	r1, #4514	; 0x11a2
 8005216:	4811      	ldr	r0, [pc, #68]	; (800525c <HAL_TIM_ConfigClockSource+0x250>)
 8005218:	f002 fdc0 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	2b0f      	cmp	r3, #15
 8005222:	d904      	bls.n	800522e <HAL_TIM_ConfigClockSource+0x222>
 8005224:	f241 11a3 	movw	r1, #4515	; 0x11a3
 8005228:	480c      	ldr	r0, [pc, #48]	; (800525c <HAL_TIM_ConfigClockSource+0x250>)
 800522a:	f002 fdb7 	bl	8007d9c <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6818      	ldr	r0, [r3, #0]
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	6899      	ldr	r1, [r3, #8]
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	685a      	ldr	r2, [r3, #4]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	f000 fd15 	bl	8005c6c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005250:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	609a      	str	r2, [r3, #8]
      break;
 800525a:	e1b6      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
 800525c:	080090a0 	.word	0x080090a0
 8005260:	40010000 	.word	0x40010000
 8005264:	40000400 	.word	0x40000400
 8005268:	40000800 	.word	0x40000800
 800526c:	40000c00 	.word	0x40000c00
 8005270:	40014000 	.word	0x40014000
 8005274:	40014400 	.word	0x40014400
 8005278:	40014800 	.word	0x40014800
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a8a      	ldr	r2, [pc, #552]	; (80054ac <HAL_TIM_ConfigClockSource+0x4a0>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d018      	beq.n	80052b8 <HAL_TIM_ConfigClockSource+0x2ac>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800528e:	d013      	beq.n	80052b8 <HAL_TIM_ConfigClockSource+0x2ac>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a86      	ldr	r2, [pc, #536]	; (80054b0 <HAL_TIM_ConfigClockSource+0x4a4>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00e      	beq.n	80052b8 <HAL_TIM_ConfigClockSource+0x2ac>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a85      	ldr	r2, [pc, #532]	; (80054b4 <HAL_TIM_ConfigClockSource+0x4a8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d009      	beq.n	80052b8 <HAL_TIM_ConfigClockSource+0x2ac>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a83      	ldr	r2, [pc, #524]	; (80054b8 <HAL_TIM_ConfigClockSource+0x4ac>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d004      	beq.n	80052b8 <HAL_TIM_ConfigClockSource+0x2ac>
 80052ae:	f241 11b6 	movw	r1, #4534	; 0x11b6
 80052b2:	4882      	ldr	r0, [pc, #520]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 80052b4:	f002 fd72 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d013      	beq.n	80052e8 <HAL_TIM_ConfigClockSource+0x2dc>
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052c8:	d00e      	beq.n	80052e8 <HAL_TIM_ConfigClockSource+0x2dc>
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052d2:	d009      	beq.n	80052e8 <HAL_TIM_ConfigClockSource+0x2dc>
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80052dc:	d004      	beq.n	80052e8 <HAL_TIM_ConfigClockSource+0x2dc>
 80052de:	f241 11b9 	movw	r1, #4537	; 0x11b9
 80052e2:	4876      	ldr	r0, [pc, #472]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 80052e4:	f002 fd5a 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052f0:	d014      	beq.n	800531c <HAL_TIM_ConfigClockSource+0x310>
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d010      	beq.n	800531c <HAL_TIM_ConfigClockSource+0x310>
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00c      	beq.n	800531c <HAL_TIM_ConfigClockSource+0x310>
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	2b02      	cmp	r3, #2
 8005308:	d008      	beq.n	800531c <HAL_TIM_ConfigClockSource+0x310>
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	2b0a      	cmp	r3, #10
 8005310:	d004      	beq.n	800531c <HAL_TIM_ConfigClockSource+0x310>
 8005312:	f241 11ba 	movw	r1, #4538	; 0x11ba
 8005316:	4869      	ldr	r0, [pc, #420]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 8005318:	f002 fd40 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	2b0f      	cmp	r3, #15
 8005322:	d904      	bls.n	800532e <HAL_TIM_ConfigClockSource+0x322>
 8005324:	f241 11bb 	movw	r1, #4539	; 0x11bb
 8005328:	4864      	ldr	r0, [pc, #400]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 800532a:	f002 fd37 	bl	8007d9c <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6818      	ldr	r0, [r3, #0]
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	6899      	ldr	r1, [r3, #8]
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	685a      	ldr	r2, [r3, #4]
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	f000 fc95 	bl	8005c6c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689a      	ldr	r2, [r3, #8]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005350:	609a      	str	r2, [r3, #8]
      break;
 8005352:	e13a      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a54      	ldr	r2, [pc, #336]	; (80054ac <HAL_TIM_ConfigClockSource+0x4a0>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d01d      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x38e>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005366:	d018      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x38e>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a50      	ldr	r2, [pc, #320]	; (80054b0 <HAL_TIM_ConfigClockSource+0x4a4>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d013      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x38e>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a4f      	ldr	r2, [pc, #316]	; (80054b4 <HAL_TIM_ConfigClockSource+0x4a8>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d00e      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x38e>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a4d      	ldr	r2, [pc, #308]	; (80054b8 <HAL_TIM_ConfigClockSource+0x4ac>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d009      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x38e>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a4d      	ldr	r2, [pc, #308]	; (80054c0 <HAL_TIM_ConfigClockSource+0x4b4>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d004      	beq.n	800539a <HAL_TIM_ConfigClockSource+0x38e>
 8005390:	f241 11ca 	movw	r1, #4554	; 0x11ca
 8005394:	4849      	ldr	r0, [pc, #292]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 8005396:	f002 fd01 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053a2:	d014      	beq.n	80053ce <HAL_TIM_ConfigClockSource+0x3c2>
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d010      	beq.n	80053ce <HAL_TIM_ConfigClockSource+0x3c2>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00c      	beq.n	80053ce <HAL_TIM_ConfigClockSource+0x3c2>
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	2b02      	cmp	r3, #2
 80053ba:	d008      	beq.n	80053ce <HAL_TIM_ConfigClockSource+0x3c2>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	2b0a      	cmp	r3, #10
 80053c2:	d004      	beq.n	80053ce <HAL_TIM_ConfigClockSource+0x3c2>
 80053c4:	f241 11cd 	movw	r1, #4557	; 0x11cd
 80053c8:	483c      	ldr	r0, [pc, #240]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 80053ca:	f002 fce7 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	2b0f      	cmp	r3, #15
 80053d4:	d904      	bls.n	80053e0 <HAL_TIM_ConfigClockSource+0x3d4>
 80053d6:	f241 11ce 	movw	r1, #4558	; 0x11ce
 80053da:	4838      	ldr	r0, [pc, #224]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 80053dc:	f002 fcde 	bl	8007d9c <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6818      	ldr	r0, [r3, #0]
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	6859      	ldr	r1, [r3, #4]
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	461a      	mov	r2, r3
 80053ee:	f000 fbc3 	bl	8005b78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2150      	movs	r1, #80	; 0x50
 80053f8:	4618      	mov	r0, r3
 80053fa:	f000 fc1c 	bl	8005c36 <TIM_ITRx_SetConfig>
      break;
 80053fe:	e0e4      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a29      	ldr	r2, [pc, #164]	; (80054ac <HAL_TIM_ConfigClockSource+0x4a0>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d01d      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x43a>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005412:	d018      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x43a>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a25      	ldr	r2, [pc, #148]	; (80054b0 <HAL_TIM_ConfigClockSource+0x4a4>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d013      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x43a>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a24      	ldr	r2, [pc, #144]	; (80054b4 <HAL_TIM_ConfigClockSource+0x4a8>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d00e      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x43a>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a22      	ldr	r2, [pc, #136]	; (80054b8 <HAL_TIM_ConfigClockSource+0x4ac>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d009      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x43a>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a22      	ldr	r2, [pc, #136]	; (80054c0 <HAL_TIM_ConfigClockSource+0x4b4>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d004      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x43a>
 800543c:	f241 11da 	movw	r1, #4570	; 0x11da
 8005440:	481e      	ldr	r0, [pc, #120]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 8005442:	f002 fcab 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800544e:	d014      	beq.n	800547a <HAL_TIM_ConfigClockSource+0x46e>
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d010      	beq.n	800547a <HAL_TIM_ConfigClockSource+0x46e>
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00c      	beq.n	800547a <HAL_TIM_ConfigClockSource+0x46e>
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	2b02      	cmp	r3, #2
 8005466:	d008      	beq.n	800547a <HAL_TIM_ConfigClockSource+0x46e>
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	2b0a      	cmp	r3, #10
 800546e:	d004      	beq.n	800547a <HAL_TIM_ConfigClockSource+0x46e>
 8005470:	f241 11dd 	movw	r1, #4573	; 0x11dd
 8005474:	4811      	ldr	r0, [pc, #68]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 8005476:	f002 fc91 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	2b0f      	cmp	r3, #15
 8005480:	d904      	bls.n	800548c <HAL_TIM_ConfigClockSource+0x480>
 8005482:	f241 11de 	movw	r1, #4574	; 0x11de
 8005486:	480d      	ldr	r0, [pc, #52]	; (80054bc <HAL_TIM_ConfigClockSource+0x4b0>)
 8005488:	f002 fc88 	bl	8007d9c <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6818      	ldr	r0, [r3, #0]
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	6859      	ldr	r1, [r3, #4]
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	461a      	mov	r2, r3
 800549a:	f000 fb9c 	bl	8005bd6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2160      	movs	r1, #96	; 0x60
 80054a4:	4618      	mov	r0, r3
 80054a6:	f000 fbc6 	bl	8005c36 <TIM_ITRx_SetConfig>
      break;
 80054aa:	e08e      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
 80054ac:	40010000 	.word	0x40010000
 80054b0:	40000400 	.word	0x40000400
 80054b4:	40000800 	.word	0x40000800
 80054b8:	40000c00 	.word	0x40000c00
 80054bc:	080090a0 	.word	0x080090a0
 80054c0:	40014000 	.word	0x40014000
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a46      	ldr	r2, [pc, #280]	; (80055e4 <HAL_TIM_ConfigClockSource+0x5d8>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d01d      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x4fe>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054d6:	d018      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x4fe>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a42      	ldr	r2, [pc, #264]	; (80055e8 <HAL_TIM_ConfigClockSource+0x5dc>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d013      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x4fe>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a41      	ldr	r2, [pc, #260]	; (80055ec <HAL_TIM_ConfigClockSource+0x5e0>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d00e      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x4fe>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a3f      	ldr	r2, [pc, #252]	; (80055f0 <HAL_TIM_ConfigClockSource+0x5e4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d009      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x4fe>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a3e      	ldr	r2, [pc, #248]	; (80055f4 <HAL_TIM_ConfigClockSource+0x5e8>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d004      	beq.n	800550a <HAL_TIM_ConfigClockSource+0x4fe>
 8005500:	f241 11ea 	movw	r1, #4586	; 0x11ea
 8005504:	483c      	ldr	r0, [pc, #240]	; (80055f8 <HAL_TIM_ConfigClockSource+0x5ec>)
 8005506:	f002 fc49 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005512:	d014      	beq.n	800553e <HAL_TIM_ConfigClockSource+0x532>
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d010      	beq.n	800553e <HAL_TIM_ConfigClockSource+0x532>
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00c      	beq.n	800553e <HAL_TIM_ConfigClockSource+0x532>
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	2b02      	cmp	r3, #2
 800552a:	d008      	beq.n	800553e <HAL_TIM_ConfigClockSource+0x532>
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	2b0a      	cmp	r3, #10
 8005532:	d004      	beq.n	800553e <HAL_TIM_ConfigClockSource+0x532>
 8005534:	f241 11ed 	movw	r1, #4589	; 0x11ed
 8005538:	482f      	ldr	r0, [pc, #188]	; (80055f8 <HAL_TIM_ConfigClockSource+0x5ec>)
 800553a:	f002 fc2f 	bl	8007d9c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	2b0f      	cmp	r3, #15
 8005544:	d904      	bls.n	8005550 <HAL_TIM_ConfigClockSource+0x544>
 8005546:	f241 11ee 	movw	r1, #4590	; 0x11ee
 800554a:	482b      	ldr	r0, [pc, #172]	; (80055f8 <HAL_TIM_ConfigClockSource+0x5ec>)
 800554c:	f002 fc26 	bl	8007d9c <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6818      	ldr	r0, [r3, #0]
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	6859      	ldr	r1, [r3, #4]
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	461a      	mov	r2, r3
 800555e:	f000 fb0b 	bl	8005b78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2140      	movs	r1, #64	; 0x40
 8005568:	4618      	mov	r0, r3
 800556a:	f000 fb64 	bl	8005c36 <TIM_ITRx_SetConfig>
      break;
 800556e:	e02c      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a1b      	ldr	r2, [pc, #108]	; (80055e4 <HAL_TIM_ConfigClockSource+0x5d8>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d01d      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x5aa>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005582:	d018      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x5aa>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a17      	ldr	r2, [pc, #92]	; (80055e8 <HAL_TIM_ConfigClockSource+0x5dc>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d013      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x5aa>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a16      	ldr	r2, [pc, #88]	; (80055ec <HAL_TIM_ConfigClockSource+0x5e0>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d00e      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x5aa>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a14      	ldr	r2, [pc, #80]	; (80055f0 <HAL_TIM_ConfigClockSource+0x5e4>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d009      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x5aa>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a13      	ldr	r2, [pc, #76]	; (80055f4 <HAL_TIM_ConfigClockSource+0x5e8>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d004      	beq.n	80055b6 <HAL_TIM_ConfigClockSource+0x5aa>
 80055ac:	f241 11fd 	movw	r1, #4605	; 0x11fd
 80055b0:	4811      	ldr	r0, [pc, #68]	; (80055f8 <HAL_TIM_ConfigClockSource+0x5ec>)
 80055b2:	f002 fbf3 	bl	8007d9c <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4619      	mov	r1, r3
 80055c0:	4610      	mov	r0, r2
 80055c2:	f000 fb38 	bl	8005c36 <TIM_ITRx_SetConfig>
      break;
 80055c6:	e000      	b.n	80055ca <HAL_TIM_ConfigClockSource+0x5be>
      break;
 80055c8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40010000 	.word	0x40010000
 80055e8:	40000400 	.word	0x40000400
 80055ec:	40000800 	.word	0x40000800
 80055f0:	40000c00 	.word	0x40000c00
 80055f4:	40014000 	.word	0x40014000
 80055f8:	080090a0 	.word	0x080090a0

080055fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a34      	ldr	r2, [pc, #208]	; (8005730 <TIM_Base_SetConfig+0xe4>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d00f      	beq.n	8005684 <TIM_Base_SetConfig+0x38>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800566a:	d00b      	beq.n	8005684 <TIM_Base_SetConfig+0x38>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	4a31      	ldr	r2, [pc, #196]	; (8005734 <TIM_Base_SetConfig+0xe8>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d007      	beq.n	8005684 <TIM_Base_SetConfig+0x38>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a30      	ldr	r2, [pc, #192]	; (8005738 <TIM_Base_SetConfig+0xec>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d003      	beq.n	8005684 <TIM_Base_SetConfig+0x38>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a2f      	ldr	r2, [pc, #188]	; (800573c <TIM_Base_SetConfig+0xf0>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d108      	bne.n	8005696 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800568a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	4313      	orrs	r3, r2
 8005694:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a25      	ldr	r2, [pc, #148]	; (8005730 <TIM_Base_SetConfig+0xe4>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d01b      	beq.n	80056d6 <TIM_Base_SetConfig+0x8a>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056a4:	d017      	beq.n	80056d6 <TIM_Base_SetConfig+0x8a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a22      	ldr	r2, [pc, #136]	; (8005734 <TIM_Base_SetConfig+0xe8>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d013      	beq.n	80056d6 <TIM_Base_SetConfig+0x8a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a21      	ldr	r2, [pc, #132]	; (8005738 <TIM_Base_SetConfig+0xec>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d00f      	beq.n	80056d6 <TIM_Base_SetConfig+0x8a>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a20      	ldr	r2, [pc, #128]	; (800573c <TIM_Base_SetConfig+0xf0>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00b      	beq.n	80056d6 <TIM_Base_SetConfig+0x8a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a1f      	ldr	r2, [pc, #124]	; (8005740 <TIM_Base_SetConfig+0xf4>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d007      	beq.n	80056d6 <TIM_Base_SetConfig+0x8a>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a1e      	ldr	r2, [pc, #120]	; (8005744 <TIM_Base_SetConfig+0xf8>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d003      	beq.n	80056d6 <TIM_Base_SetConfig+0x8a>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a1d      	ldr	r2, [pc, #116]	; (8005748 <TIM_Base_SetConfig+0xfc>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d108      	bne.n	80056e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	689a      	ldr	r2, [r3, #8]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a08      	ldr	r2, [pc, #32]	; (8005730 <TIM_Base_SetConfig+0xe4>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d103      	bne.n	800571c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	691a      	ldr	r2, [r3, #16]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	615a      	str	r2, [r3, #20]
}
 8005722:	bf00      	nop
 8005724:	3714      	adds	r7, #20
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	40010000 	.word	0x40010000
 8005734:	40000400 	.word	0x40000400
 8005738:	40000800 	.word	0x40000800
 800573c:	40000c00 	.word	0x40000c00
 8005740:	40014000 	.word	0x40014000
 8005744:	40014400 	.word	0x40014400
 8005748:	40014800 	.word	0x40014800

0800574c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	f023 0201 	bic.w	r2, r3, #1
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a1b      	ldr	r3, [r3, #32]
 8005766:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	699b      	ldr	r3, [r3, #24]
 8005772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800577a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 0303 	bic.w	r3, r3, #3
 8005782:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	4313      	orrs	r3, r2
 800578c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	f023 0302 	bic.w	r3, r3, #2
 8005794:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	4313      	orrs	r3, r2
 800579e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a30      	ldr	r2, [pc, #192]	; (8005864 <TIM_OC1_SetConfig+0x118>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d119      	bne.n	80057dc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d008      	beq.n	80057c2 <TIM_OC1_SetConfig+0x76>
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	2b08      	cmp	r3, #8
 80057b6:	d004      	beq.n	80057c2 <TIM_OC1_SetConfig+0x76>
 80057b8:	f241 7102 	movw	r1, #5890	; 0x1702
 80057bc:	482a      	ldr	r0, [pc, #168]	; (8005868 <TIM_OC1_SetConfig+0x11c>)
 80057be:	f002 faed 	bl	8007d9c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f023 0308 	bic.w	r3, r3, #8
 80057c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	697a      	ldr	r2, [r7, #20]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f023 0304 	bic.w	r3, r3, #4
 80057da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a21      	ldr	r2, [pc, #132]	; (8005864 <TIM_OC1_SetConfig+0x118>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d12d      	bne.n	8005840 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057ec:	d008      	beq.n	8005800 <TIM_OC1_SetConfig+0xb4>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	699b      	ldr	r3, [r3, #24]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d004      	beq.n	8005800 <TIM_OC1_SetConfig+0xb4>
 80057f6:	f241 710f 	movw	r1, #5903	; 0x170f
 80057fa:	481b      	ldr	r0, [pc, #108]	; (8005868 <TIM_OC1_SetConfig+0x11c>)
 80057fc:	f002 face 	bl	8007d9c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	695b      	ldr	r3, [r3, #20]
 8005804:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005808:	d008      	beq.n	800581c <TIM_OC1_SetConfig+0xd0>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d004      	beq.n	800581c <TIM_OC1_SetConfig+0xd0>
 8005812:	f241 7110 	movw	r1, #5904	; 0x1710
 8005816:	4814      	ldr	r0, [pc, #80]	; (8005868 <TIM_OC1_SetConfig+0x11c>)
 8005818:	f002 fac0 	bl	8007d9c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005822:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800582a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	4313      	orrs	r3, r2
 8005834:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	4313      	orrs	r3, r2
 800583e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	621a      	str	r2, [r3, #32]
}
 800585a:	bf00      	nop
 800585c:	3718      	adds	r7, #24
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	40010000 	.word	0x40010000
 8005868:	080090a0 	.word	0x080090a0

0800586c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b086      	sub	sp, #24
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a1b      	ldr	r3, [r3, #32]
 800587a:	f023 0210 	bic.w	r2, r3, #16
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800589a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	021b      	lsls	r3, r3, #8
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f023 0320 	bic.w	r3, r3, #32
 80058b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	011b      	lsls	r3, r3, #4
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a31      	ldr	r2, [pc, #196]	; (800598c <TIM_OC2_SetConfig+0x120>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d11a      	bne.n	8005902 <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d008      	beq.n	80058e6 <TIM_OC2_SetConfig+0x7a>
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	2b08      	cmp	r3, #8
 80058da:	d004      	beq.n	80058e6 <TIM_OC2_SetConfig+0x7a>
 80058dc:	f241 714d 	movw	r1, #5965	; 0x174d
 80058e0:	482b      	ldr	r0, [pc, #172]	; (8005990 <TIM_OC2_SetConfig+0x124>)
 80058e2:	f002 fa5b 	bl	8007d9c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	011b      	lsls	r3, r3, #4
 80058f4:	697a      	ldr	r2, [r7, #20]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005900:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a21      	ldr	r2, [pc, #132]	; (800598c <TIM_OC2_SetConfig+0x120>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d12f      	bne.n	800596a <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005912:	d008      	beq.n	8005926 <TIM_OC2_SetConfig+0xba>
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d004      	beq.n	8005926 <TIM_OC2_SetConfig+0xba>
 800591c:	f241 715b 	movw	r1, #5979	; 0x175b
 8005920:	481b      	ldr	r0, [pc, #108]	; (8005990 <TIM_OC2_SetConfig+0x124>)
 8005922:	f002 fa3b 	bl	8007d9c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	695b      	ldr	r3, [r3, #20]
 800592a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800592e:	d008      	beq.n	8005942 <TIM_OC2_SetConfig+0xd6>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d004      	beq.n	8005942 <TIM_OC2_SetConfig+0xd6>
 8005938:	f241 715c 	movw	r1, #5980	; 0x175c
 800593c:	4814      	ldr	r0, [pc, #80]	; (8005990 <TIM_OC2_SetConfig+0x124>)
 800593e:	f002 fa2d 	bl	8007d9c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005948:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005950:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	695b      	ldr	r3, [r3, #20]
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	4313      	orrs	r3, r2
 800595c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	693a      	ldr	r2, [r7, #16]
 8005966:	4313      	orrs	r3, r2
 8005968:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685a      	ldr	r2, [r3, #4]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	621a      	str	r2, [r3, #32]
}
 8005984:	bf00      	nop
 8005986:	3718      	adds	r7, #24
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	40010000 	.word	0x40010000
 8005990:	080090a0 	.word	0x080090a0

08005994 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a1b      	ldr	r3, [r3, #32]
 80059ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f023 0303 	bic.w	r3, r3, #3
 80059ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	021b      	lsls	r3, r3, #8
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a31      	ldr	r2, [pc, #196]	; (8005ab4 <TIM_OC3_SetConfig+0x120>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d11a      	bne.n	8005a28 <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d008      	beq.n	8005a0c <TIM_OC3_SetConfig+0x78>
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	68db      	ldr	r3, [r3, #12]
 80059fe:	2b08      	cmp	r3, #8
 8005a00:	d004      	beq.n	8005a0c <TIM_OC3_SetConfig+0x78>
 8005a02:	f241 7198 	movw	r1, #6040	; 0x1798
 8005a06:	482c      	ldr	r0, [pc, #176]	; (8005ab8 <TIM_OC3_SetConfig+0x124>)
 8005a08:	f002 f9c8 	bl	8007d9c <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	021b      	lsls	r3, r3, #8
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a22      	ldr	r2, [pc, #136]	; (8005ab4 <TIM_OC3_SetConfig+0x120>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d12f      	bne.n	8005a90 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	699b      	ldr	r3, [r3, #24]
 8005a34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a38:	d008      	beq.n	8005a4c <TIM_OC3_SetConfig+0xb8>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d004      	beq.n	8005a4c <TIM_OC3_SetConfig+0xb8>
 8005a42:	f241 71a5 	movw	r1, #6053	; 0x17a5
 8005a46:	481c      	ldr	r0, [pc, #112]	; (8005ab8 <TIM_OC3_SetConfig+0x124>)
 8005a48:	f002 f9a8 	bl	8007d9c <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	695b      	ldr	r3, [r3, #20]
 8005a50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a54:	d008      	beq.n	8005a68 <TIM_OC3_SetConfig+0xd4>
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d004      	beq.n	8005a68 <TIM_OC3_SetConfig+0xd4>
 8005a5e:	f241 71a6 	movw	r1, #6054	; 0x17a6
 8005a62:	4815      	ldr	r0, [pc, #84]	; (8005ab8 <TIM_OC3_SetConfig+0x124>)
 8005a64:	f002 f99a 	bl	8007d9c <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	695b      	ldr	r3, [r3, #20]
 8005a7c:	011b      	lsls	r3, r3, #4
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	011b      	lsls	r3, r3, #4
 8005a8a:	693a      	ldr	r2, [r7, #16]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	693a      	ldr	r2, [r7, #16]
 8005a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	697a      	ldr	r2, [r7, #20]
 8005aa8:	621a      	str	r2, [r3, #32]
}
 8005aaa:	bf00      	nop
 8005aac:	3718      	adds	r7, #24
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	40010000 	.word	0x40010000
 8005ab8:	080090a0 	.word	0x080090a0

08005abc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a1b      	ldr	r3, [r3, #32]
 8005ad6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	021b      	lsls	r3, r3, #8
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	031b      	lsls	r3, r3, #12
 8005b0e:	693a      	ldr	r2, [r7, #16]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a16      	ldr	r2, [pc, #88]	; (8005b70 <TIM_OC4_SetConfig+0xb4>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d117      	bne.n	8005b4c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b24:	d008      	beq.n	8005b38 <TIM_OC4_SetConfig+0x7c>
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d004      	beq.n	8005b38 <TIM_OC4_SetConfig+0x7c>
 8005b2e:	f241 71e4 	movw	r1, #6116	; 0x17e4
 8005b32:	4810      	ldr	r0, [pc, #64]	; (8005b74 <TIM_OC4_SetConfig+0xb8>)
 8005b34:	f002 f932 	bl	8007d9c <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	695b      	ldr	r3, [r3, #20]
 8005b44:	019b      	lsls	r3, r3, #6
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	685a      	ldr	r2, [r3, #4]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	621a      	str	r2, [r3, #32]
}
 8005b66:	bf00      	nop
 8005b68:	3718      	adds	r7, #24
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	40010000 	.word	0x40010000
 8005b74:	080090a0 	.word	0x080090a0

08005b78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
 8005b88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	f023 0201 	bic.w	r2, r3, #1
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	699b      	ldr	r3, [r3, #24]
 8005b9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ba2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	011b      	lsls	r3, r3, #4
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	f023 030a 	bic.w	r3, r3, #10
 8005bb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	621a      	str	r2, [r3, #32]
}
 8005bca:	bf00      	nop
 8005bcc:	371c      	adds	r7, #28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b087      	sub	sp, #28
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	60f8      	str	r0, [r7, #12]
 8005bde:	60b9      	str	r1, [r7, #8]
 8005be0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	f023 0210 	bic.w	r2, r3, #16
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	699b      	ldr	r3, [r3, #24]
 8005bf2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	031b      	lsls	r3, r3, #12
 8005c06:	697a      	ldr	r2, [r7, #20]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c12:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	011b      	lsls	r3, r3, #4
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	621a      	str	r2, [r3, #32]
}
 8005c2a:	bf00      	nop
 8005c2c:	371c      	adds	r7, #28
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr

08005c36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c36:	b480      	push	{r7}
 8005c38:	b085      	sub	sp, #20
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
 8005c3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c4e:	683a      	ldr	r2, [r7, #0]
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	f043 0307 	orr.w	r3, r3, #7
 8005c58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	609a      	str	r2, [r3, #8]
}
 8005c60:	bf00      	nop
 8005c62:	3714      	adds	r7, #20
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b087      	sub	sp, #28
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
 8005c78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	021a      	lsls	r2, r3, #8
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	431a      	orrs	r2, r3
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	609a      	str	r2, [r3, #8]
}
 8005ca0:	bf00      	nop
 8005ca2:	371c      	adds	r7, #28
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b086      	sub	sp, #24
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	4a2a      	ldr	r2, [pc, #168]	; (8005d64 <TIM_CCxChannelCmd+0xb8>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d020      	beq.n	8005d02 <TIM_CCxChannelCmd+0x56>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cc6:	d01c      	beq.n	8005d02 <TIM_CCxChannelCmd+0x56>
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	4a27      	ldr	r2, [pc, #156]	; (8005d68 <TIM_CCxChannelCmd+0xbc>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d018      	beq.n	8005d02 <TIM_CCxChannelCmd+0x56>
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	4a26      	ldr	r2, [pc, #152]	; (8005d6c <TIM_CCxChannelCmd+0xc0>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d014      	beq.n	8005d02 <TIM_CCxChannelCmd+0x56>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	4a25      	ldr	r2, [pc, #148]	; (8005d70 <TIM_CCxChannelCmd+0xc4>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d010      	beq.n	8005d02 <TIM_CCxChannelCmd+0x56>
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	4a24      	ldr	r2, [pc, #144]	; (8005d74 <TIM_CCxChannelCmd+0xc8>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d00c      	beq.n	8005d02 <TIM_CCxChannelCmd+0x56>
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	4a23      	ldr	r2, [pc, #140]	; (8005d78 <TIM_CCxChannelCmd+0xcc>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d008      	beq.n	8005d02 <TIM_CCxChannelCmd+0x56>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	4a22      	ldr	r2, [pc, #136]	; (8005d7c <TIM_CCxChannelCmd+0xd0>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d004      	beq.n	8005d02 <TIM_CCxChannelCmd+0x56>
 8005cf8:	f641 11cc 	movw	r1, #6604	; 0x19cc
 8005cfc:	4820      	ldr	r0, [pc, #128]	; (8005d80 <TIM_CCxChannelCmd+0xd4>)
 8005cfe:	f002 f84d 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d010      	beq.n	8005d2a <TIM_CCxChannelCmd+0x7e>
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	2b04      	cmp	r3, #4
 8005d0c:	d00d      	beq.n	8005d2a <TIM_CCxChannelCmd+0x7e>
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	2b08      	cmp	r3, #8
 8005d12:	d00a      	beq.n	8005d2a <TIM_CCxChannelCmd+0x7e>
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	2b0c      	cmp	r3, #12
 8005d18:	d007      	beq.n	8005d2a <TIM_CCxChannelCmd+0x7e>
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	2b3c      	cmp	r3, #60	; 0x3c
 8005d1e:	d004      	beq.n	8005d2a <TIM_CCxChannelCmd+0x7e>
 8005d20:	f641 11cd 	movw	r1, #6605	; 0x19cd
 8005d24:	4816      	ldr	r0, [pc, #88]	; (8005d80 <TIM_CCxChannelCmd+0xd4>)
 8005d26:	f002 f839 	bl	8007d9c <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	f003 031f 	and.w	r3, r3, #31
 8005d30:	2201      	movs	r2, #1
 8005d32:	fa02 f303 	lsl.w	r3, r2, r3
 8005d36:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a1a      	ldr	r2, [r3, #32]
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	43db      	mvns	r3, r3
 8005d40:	401a      	ands	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6a1a      	ldr	r2, [r3, #32]
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	f003 031f 	and.w	r3, r3, #31
 8005d50:	6879      	ldr	r1, [r7, #4]
 8005d52:	fa01 f303 	lsl.w	r3, r1, r3
 8005d56:	431a      	orrs	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	621a      	str	r2, [r3, #32]
}
 8005d5c:	bf00      	nop
 8005d5e:	3718      	adds	r7, #24
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	40010000 	.word	0x40010000
 8005d68:	40000400 	.word	0x40000400
 8005d6c:	40000800 	.word	0x40000800
 8005d70:	40000c00 	.word	0x40000c00
 8005d74:	40014000 	.word	0x40014000
 8005d78:	40014400 	.word	0x40014400
 8005d7c:	40014800 	.word	0x40014800
 8005d80:	080090a0 	.word	0x080090a0

08005d84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a55      	ldr	r2, [pc, #340]	; (8005ee8 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d018      	beq.n	8005dca <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005da0:	d013      	beq.n	8005dca <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a51      	ldr	r2, [pc, #324]	; (8005eec <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d00e      	beq.n	8005dca <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a4f      	ldr	r2, [pc, #316]	; (8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d009      	beq.n	8005dca <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a4e      	ldr	r2, [pc, #312]	; (8005ef4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d004      	beq.n	8005dca <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8005dc0:	f240 6164 	movw	r1, #1636	; 0x664
 8005dc4:	484c      	ldr	r0, [pc, #304]	; (8005ef8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8005dc6:	f001 ffe9 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d020      	beq.n	8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2b10      	cmp	r3, #16
 8005dd8:	d01c      	beq.n	8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b20      	cmp	r3, #32
 8005de0:	d018      	beq.n	8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2b30      	cmp	r3, #48	; 0x30
 8005de8:	d014      	beq.n	8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2b40      	cmp	r3, #64	; 0x40
 8005df0:	d010      	beq.n	8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b50      	cmp	r3, #80	; 0x50
 8005df8:	d00c      	beq.n	8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2b60      	cmp	r3, #96	; 0x60
 8005e00:	d008      	beq.n	8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2b70      	cmp	r3, #112	; 0x70
 8005e08:	d004      	beq.n	8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8005e0a:	f240 6165 	movw	r1, #1637	; 0x665
 8005e0e:	483a      	ldr	r0, [pc, #232]	; (8005ef8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8005e10:	f001 ffc4 	bl	8007d9c <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	2b80      	cmp	r3, #128	; 0x80
 8005e1a:	d008      	beq.n	8005e2e <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d004      	beq.n	8005e2e <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8005e24:	f240 6166 	movw	r1, #1638	; 0x666
 8005e28:	4833      	ldr	r0, [pc, #204]	; (8005ef8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8005e2a:	f001 ffb7 	bl	8007d9c <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d101      	bne.n	8005e3c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005e38:	2302      	movs	r3, #2
 8005e3a:	e050      	b.n	8005ede <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2202      	movs	r2, #2
 8005e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68fa      	ldr	r2, [r7, #12]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a1b      	ldr	r2, [pc, #108]	; (8005ee8 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d018      	beq.n	8005eb2 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e88:	d013      	beq.n	8005eb2 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a17      	ldr	r2, [pc, #92]	; (8005eec <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d00e      	beq.n	8005eb2 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a15      	ldr	r2, [pc, #84]	; (8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d009      	beq.n	8005eb2 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a14      	ldr	r2, [pc, #80]	; (8005ef4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d004      	beq.n	8005eb2 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a13      	ldr	r2, [pc, #76]	; (8005efc <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d10c      	bne.n	8005ecc <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005eb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68ba      	ldr	r2, [r7, #8]
 8005eca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	40010000 	.word	0x40010000
 8005eec:	40000400 	.word	0x40000400
 8005ef0:	40000800 	.word	0x40000800
 8005ef4:	40000c00 	.word	0x40000c00
 8005ef8:	080090d8 	.word	0x080090d8
 8005efc:	40014000 	.word	0x40014000

08005f00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b082      	sub	sp, #8
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e0a0      	b.n	800607c <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d02c      	beq.n	8005f9c <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a4f      	ldr	r2, [pc, #316]	; (8006084 <HAL_UART_Init+0x15c>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d00e      	beq.n	8005f6a <HAL_UART_Init+0x42>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a4d      	ldr	r2, [pc, #308]	; (8006088 <HAL_UART_Init+0x160>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d009      	beq.n	8005f6a <HAL_UART_Init+0x42>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a4c      	ldr	r2, [pc, #304]	; (800608c <HAL_UART_Init+0x164>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d004      	beq.n	8005f6a <HAL_UART_Init+0x42>
 8005f60:	f240 114b 	movw	r1, #331	; 0x14b
 8005f64:	484a      	ldr	r0, [pc, #296]	; (8006090 <HAL_UART_Init+0x168>)
 8005f66:	f001 ff19 	bl	8007d9c <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d028      	beq.n	8005fc4 <HAL_UART_Init+0x9c>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f7a:	d023      	beq.n	8005fc4 <HAL_UART_Init+0x9c>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	699b      	ldr	r3, [r3, #24]
 8005f80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f84:	d01e      	beq.n	8005fc4 <HAL_UART_Init+0x9c>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	699b      	ldr	r3, [r3, #24]
 8005f8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f8e:	d019      	beq.n	8005fc4 <HAL_UART_Init+0x9c>
 8005f90:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8005f94:	483e      	ldr	r0, [pc, #248]	; (8006090 <HAL_UART_Init+0x168>)
 8005f96:	f001 ff01 	bl	8007d9c <assert_failed>
 8005f9a:	e013      	b.n	8005fc4 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a38      	ldr	r2, [pc, #224]	; (8006084 <HAL_UART_Init+0x15c>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d00e      	beq.n	8005fc4 <HAL_UART_Init+0x9c>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a37      	ldr	r2, [pc, #220]	; (8006088 <HAL_UART_Init+0x160>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d009      	beq.n	8005fc4 <HAL_UART_Init+0x9c>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a35      	ldr	r2, [pc, #212]	; (800608c <HAL_UART_Init+0x164>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d004      	beq.n	8005fc4 <HAL_UART_Init+0x9c>
 8005fba:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8005fbe:	4834      	ldr	r0, [pc, #208]	; (8006090 <HAL_UART_Init+0x168>)
 8005fc0:	f001 feec 	bl	8007d9c <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d009      	beq.n	8005fe0 <HAL_UART_Init+0xb8>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fd4:	d004      	beq.n	8005fe0 <HAL_UART_Init+0xb8>
 8005fd6:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8005fda:	482d      	ldr	r0, [pc, #180]	; (8006090 <HAL_UART_Init+0x168>)
 8005fdc:	f001 fede 	bl	8007d9c <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	69db      	ldr	r3, [r3, #28]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d009      	beq.n	8005ffc <HAL_UART_Init+0xd4>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	69db      	ldr	r3, [r3, #28]
 8005fec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ff0:	d004      	beq.n	8005ffc <HAL_UART_Init+0xd4>
 8005ff2:	f240 1153 	movw	r1, #339	; 0x153
 8005ff6:	4826      	ldr	r0, [pc, #152]	; (8006090 <HAL_UART_Init+0x168>)
 8005ff8:	f001 fed0 	bl	8007d9c <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006002:	b2db      	uxtb	r3, r3
 8006004:	2b00      	cmp	r3, #0
 8006006:	d106      	bne.n	8006016 <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f001 ffc3 	bl	8007f9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2224      	movs	r2, #36	; 0x24
 800601a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68da      	ldr	r2, [r3, #12]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800602c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 fd18 	bl	8006a64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	691a      	ldr	r2, [r3, #16]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006042:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695a      	ldr	r2, [r3, #20]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006052:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68da      	ldr	r2, [r3, #12]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006062:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2220      	movs	r2, #32
 800606e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2220      	movs	r2, #32
 8006076:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3708      	adds	r7, #8
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}
 8006084:	40011000 	.word	0x40011000
 8006088:	40004400 	.word	0x40004400
 800608c:	40011400 	.word	0x40011400
 8006090:	08009114 	.word	0x08009114

08006094 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b088      	sub	sp, #32
 8006098:	af02      	add	r7, sp, #8
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	603b      	str	r3, [r7, #0]
 80060a0:	4613      	mov	r3, r2
 80060a2:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80060a4:	2300      	movs	r3, #0
 80060a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	2b20      	cmp	r3, #32
 80060b2:	f040 8083 	bne.w	80061bc <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d002      	beq.n	80060c2 <HAL_UART_Transmit+0x2e>
 80060bc:	88fb      	ldrh	r3, [r7, #6]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d101      	bne.n	80060c6 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e07b      	b.n	80061be <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d101      	bne.n	80060d4 <HAL_UART_Transmit+0x40>
 80060d0:	2302      	movs	r3, #2
 80060d2:	e074      	b.n	80061be <HAL_UART_Transmit+0x12a>
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2221      	movs	r2, #33	; 0x21
 80060e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80060ea:	f7fa fa87 	bl	80005fc <HAL_GetTick>
 80060ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	88fa      	ldrh	r2, [r7, #6]
 80060f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	88fa      	ldrh	r2, [r7, #6]
 80060fa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006104:	e042      	b.n	800618c <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800610a:	b29b      	uxth	r3, r3
 800610c:	3b01      	subs	r3, #1
 800610e:	b29a      	uxth	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800611c:	d122      	bne.n	8006164 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	9300      	str	r3, [sp, #0]
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	2200      	movs	r2, #0
 8006126:	2180      	movs	r1, #128	; 0x80
 8006128:	68f8      	ldr	r0, [r7, #12]
 800612a:	f000 fb1a 	bl	8006762 <UART_WaitOnFlagUntilTimeout>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d001      	beq.n	8006138 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8006134:	2303      	movs	r3, #3
 8006136:	e042      	b.n	80061be <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	881b      	ldrh	r3, [r3, #0]
 8006140:	461a      	mov	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800614a:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d103      	bne.n	800615c <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	3302      	adds	r3, #2
 8006158:	60bb      	str	r3, [r7, #8]
 800615a:	e017      	b.n	800618c <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	3301      	adds	r3, #1
 8006160:	60bb      	str	r3, [r7, #8]
 8006162:	e013      	b.n	800618c <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	9300      	str	r3, [sp, #0]
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	2200      	movs	r2, #0
 800616c:	2180      	movs	r1, #128	; 0x80
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f000 faf7 	bl	8006762 <UART_WaitOnFlagUntilTimeout>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d001      	beq.n	800617e <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e01f      	b.n	80061be <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	1c5a      	adds	r2, r3, #1
 8006182:	60ba      	str	r2, [r7, #8]
 8006184:	781a      	ldrb	r2, [r3, #0]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006190:	b29b      	uxth	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1b7      	bne.n	8006106 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2200      	movs	r2, #0
 800619e:	2140      	movs	r1, #64	; 0x40
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 fade 	bl	8006762 <UART_WaitOnFlagUntilTimeout>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d001      	beq.n	80061b0 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e006      	b.n	80061be <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2220      	movs	r2, #32
 80061b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80061b8:	2300      	movs	r3, #0
 80061ba:	e000      	b.n	80061be <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80061bc:	2302      	movs	r3, #2
  }
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3718      	adds	r7, #24
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
	...

080061c8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b086      	sub	sp, #24
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	4613      	mov	r3, r2
 80061d4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b20      	cmp	r3, #32
 80061e0:	d153      	bne.n	800628a <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d002      	beq.n	80061ee <HAL_UART_Transmit_DMA+0x26>
 80061e8:	88fb      	ldrh	r3, [r7, #6]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e04c      	b.n	800628c <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d101      	bne.n	8006200 <HAL_UART_Transmit_DMA+0x38>
 80061fc:	2302      	movs	r3, #2
 80061fe:	e045      	b.n	800628c <HAL_UART_Transmit_DMA+0xc4>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	88fa      	ldrh	r2, [r7, #6]
 8006212:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	88fa      	ldrh	r2, [r7, #6]
 8006218:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2200      	movs	r2, #0
 800621e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2221      	movs	r2, #33	; 0x21
 8006224:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800622c:	4a19      	ldr	r2, [pc, #100]	; (8006294 <HAL_UART_Transmit_DMA+0xcc>)
 800622e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006234:	4a18      	ldr	r2, [pc, #96]	; (8006298 <HAL_UART_Transmit_DMA+0xd0>)
 8006236:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800623c:	4a17      	ldr	r2, [pc, #92]	; (800629c <HAL_UART_Transmit_DMA+0xd4>)
 800623e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006244:	2200      	movs	r2, #0
 8006246:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8006248:	f107 0308 	add.w	r3, r7, #8
 800624c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	6819      	ldr	r1, [r3, #0]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	3304      	adds	r3, #4
 800625c:	461a      	mov	r2, r3
 800625e:	88fb      	ldrh	r3, [r7, #6]
 8006260:	f7fa fd9e 	bl	8000da0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800626c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	695a      	ldr	r2, [r3, #20]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006284:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006286:	2300      	movs	r3, #0
 8006288:	e000      	b.n	800628c <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800628a:	2302      	movs	r3, #2
  }
}
 800628c:	4618      	mov	r0, r3
 800628e:	3718      	adds	r7, #24
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	080065dd 	.word	0x080065dd
 8006298:	0800662f 	.word	0x0800662f
 800629c:	080066cf 	.word	0x080066cf

080062a0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b086      	sub	sp, #24
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	4613      	mov	r3, r2
 80062ac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b20      	cmp	r3, #32
 80062b8:	d166      	bne.n	8006388 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <HAL_UART_Receive_DMA+0x26>
 80062c0:	88fb      	ldrh	r3, [r7, #6]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e05f      	b.n	800638a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d101      	bne.n	80062d8 <HAL_UART_Receive_DMA+0x38>
 80062d4:	2302      	movs	r3, #2
 80062d6:	e058      	b.n	800638a <HAL_UART_Receive_DMA+0xea>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	88fa      	ldrh	r2, [r7, #6]
 80062ea:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2200      	movs	r2, #0
 80062f0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2222      	movs	r2, #34	; 0x22
 80062f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062fe:	4a25      	ldr	r2, [pc, #148]	; (8006394 <HAL_UART_Receive_DMA+0xf4>)
 8006300:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006306:	4a24      	ldr	r2, [pc, #144]	; (8006398 <HAL_UART_Receive_DMA+0xf8>)
 8006308:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800630e:	4a23      	ldr	r2, [pc, #140]	; (800639c <HAL_UART_Receive_DMA+0xfc>)
 8006310:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006316:	2200      	movs	r2, #0
 8006318:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800631a:	f107 0308 	add.w	r3, r7, #8
 800631e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	3304      	adds	r3, #4
 800632a:	4619      	mov	r1, r3
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	88fb      	ldrh	r3, [r7, #6]
 8006332:	f7fa fd35 	bl	8000da0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006336:	2300      	movs	r3, #0
 8006338:	613b      	str	r3, [r7, #16]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	613b      	str	r3, [r7, #16]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	613b      	str	r3, [r7, #16]
 800634a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68da      	ldr	r2, [r3, #12]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006362:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	695a      	ldr	r2, [r3, #20]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f042 0201 	orr.w	r2, r2, #1
 8006372:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	695a      	ldr	r2, [r3, #20]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006382:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006384:	2300      	movs	r3, #0
 8006386:	e000      	b.n	800638a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006388:	2302      	movs	r3, #2
  }
}
 800638a:	4618      	mov	r0, r3
 800638c:	3718      	adds	r7, #24
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	0800664b 	.word	0x0800664b
 8006398:	080066b3 	.word	0x080066b3
 800639c:	080066cf 	.word	0x080066cf

080063a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b088      	sub	sp, #32
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80063c0:	2300      	movs	r3, #0
 80063c2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80063c4:	2300      	movs	r3, #0
 80063c6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10d      	bne.n	80063f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	f003 0320 	and.w	r3, r3, #32
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d008      	beq.n	80063f2 <HAL_UART_IRQHandler+0x52>
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	f003 0320 	and.w	r3, r3, #32
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d003      	beq.n	80063f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 fab9 	bl	8006962 <UART_Receive_IT>
      return;
 80063f0:	e0d1      	b.n	8006596 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	f000 80b0 	beq.w	800655a <HAL_UART_IRQHandler+0x1ba>
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	f003 0301 	and.w	r3, r3, #1
 8006400:	2b00      	cmp	r3, #0
 8006402:	d105      	bne.n	8006410 <HAL_UART_IRQHandler+0x70>
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800640a:	2b00      	cmp	r3, #0
 800640c:	f000 80a5 	beq.w	800655a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00a      	beq.n	8006430 <HAL_UART_IRQHandler+0x90>
 800641a:	69bb      	ldr	r3, [r7, #24]
 800641c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006420:	2b00      	cmp	r3, #0
 8006422:	d005      	beq.n	8006430 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006428:	f043 0201 	orr.w	r2, r3, #1
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	f003 0304 	and.w	r3, r3, #4
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00a      	beq.n	8006450 <HAL_UART_IRQHandler+0xb0>
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	f003 0301 	and.w	r3, r3, #1
 8006440:	2b00      	cmp	r3, #0
 8006442:	d005      	beq.n	8006450 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006448:	f043 0202 	orr.w	r2, r3, #2
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	f003 0302 	and.w	r3, r3, #2
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00a      	beq.n	8006470 <HAL_UART_IRQHandler+0xd0>
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	f003 0301 	and.w	r3, r3, #1
 8006460:	2b00      	cmp	r3, #0
 8006462:	d005      	beq.n	8006470 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006468:	f043 0204 	orr.w	r2, r3, #4
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	f003 0308 	and.w	r3, r3, #8
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00f      	beq.n	800649a <HAL_UART_IRQHandler+0xfa>
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	f003 0320 	and.w	r3, r3, #32
 8006480:	2b00      	cmp	r3, #0
 8006482:	d104      	bne.n	800648e <HAL_UART_IRQHandler+0xee>
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	f003 0301 	and.w	r3, r3, #1
 800648a:	2b00      	cmp	r3, #0
 800648c:	d005      	beq.n	800649a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006492:	f043 0208 	orr.w	r2, r3, #8
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d078      	beq.n	8006594 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	f003 0320 	and.w	r3, r3, #32
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d007      	beq.n	80064bc <HAL_UART_IRQHandler+0x11c>
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	f003 0320 	and.w	r3, r3, #32
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d002      	beq.n	80064bc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 fa53 	bl	8006962 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	695b      	ldr	r3, [r3, #20]
 80064c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064c6:	2b40      	cmp	r3, #64	; 0x40
 80064c8:	bf0c      	ite	eq
 80064ca:	2301      	moveq	r3, #1
 80064cc:	2300      	movne	r3, #0
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064d6:	f003 0308 	and.w	r3, r3, #8
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d102      	bne.n	80064e4 <HAL_UART_IRQHandler+0x144>
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d031      	beq.n	8006548 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 f99c 	bl	8006822 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f4:	2b40      	cmp	r3, #64	; 0x40
 80064f6:	d123      	bne.n	8006540 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	695a      	ldr	r2, [r3, #20]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006506:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800650c:	2b00      	cmp	r3, #0
 800650e:	d013      	beq.n	8006538 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006514:	4a21      	ldr	r2, [pc, #132]	; (800659c <HAL_UART_IRQHandler+0x1fc>)
 8006516:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800651c:	4618      	mov	r0, r3
 800651e:	f7fa fca5 	bl	8000e6c <HAL_DMA_Abort_IT>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d016      	beq.n	8006556 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800652c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006532:	4610      	mov	r0, r2
 8006534:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006536:	e00e      	b.n	8006556 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 f845 	bl	80065c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800653e:	e00a      	b.n	8006556 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 f841 	bl	80065c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006546:	e006      	b.n	8006556 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f83d 	bl	80065c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006554:	e01e      	b.n	8006594 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006556:	bf00      	nop
    return;
 8006558:	e01c      	b.n	8006594 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006560:	2b00      	cmp	r3, #0
 8006562:	d008      	beq.n	8006576 <HAL_UART_IRQHandler+0x1d6>
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f989 	bl	8006886 <UART_Transmit_IT>
    return;
 8006574:	e00f      	b.n	8006596 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00a      	beq.n	8006596 <HAL_UART_IRQHandler+0x1f6>
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006586:	2b00      	cmp	r3, #0
 8006588:	d005      	beq.n	8006596 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f000 f9d1 	bl	8006932 <UART_EndTransmit_IT>
    return;
 8006590:	bf00      	nop
 8006592:	e000      	b.n	8006596 <HAL_UART_IRQHandler+0x1f6>
    return;
 8006594:	bf00      	nop
  }
}
 8006596:	3720      	adds	r7, #32
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	0800685f 	.word	0x0800685f

080065a0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d113      	bne.n	8006620 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	695a      	ldr	r2, [r3, #20]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800660c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68da      	ldr	r2, [r3, #12]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800661c:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800661e:	e002      	b.n	8006626 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f001 fae1 	bl	8007be8 <HAL_UART_TxCpltCallback>
}
 8006626:	bf00      	nop
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}

0800662e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b084      	sub	sp, #16
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800663a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800663c:	68f8      	ldr	r0, [r7, #12]
 800663e:	f7ff ffaf 	bl	80065a0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006642:	bf00      	nop
 8006644:	3710      	adds	r7, #16
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}

0800664a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800664a:	b580      	push	{r7, lr}
 800664c:	b084      	sub	sp, #16
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006656:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006662:	2b00      	cmp	r3, #0
 8006664:	d11e      	bne.n	80066a4 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68da      	ldr	r2, [r3, #12]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800667a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	695a      	ldr	r2, [r3, #20]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 0201 	bic.w	r2, r2, #1
 800668a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	695a      	ldr	r2, [r3, #20]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800669a:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2220      	movs	r2, #32
 80066a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80066a4:	68f8      	ldr	r0, [r7, #12]
 80066a6:	f001 faa9 	bl	8007bfc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066aa:	bf00      	nop
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}

080066b2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80066b2:	b580      	push	{r7, lr}
 80066b4:	b084      	sub	sp, #16
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066be:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80066c0:	68f8      	ldr	r0, [r7, #12]
 80066c2:	f7ff ff77 	bl	80065b4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066c6:	bf00      	nop
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b084      	sub	sp, #16
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80066d6:	2300      	movs	r3, #0
 80066d8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066de:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ea:	2b80      	cmp	r3, #128	; 0x80
 80066ec:	bf0c      	ite	eq
 80066ee:	2301      	moveq	r3, #1
 80066f0:	2300      	movne	r3, #0
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b21      	cmp	r3, #33	; 0x21
 8006700:	d108      	bne.n	8006714 <UART_DMAError+0x46>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d005      	beq.n	8006714 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	2200      	movs	r2, #0
 800670c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800670e:	68b8      	ldr	r0, [r7, #8]
 8006710:	f000 f871 	bl	80067f6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800671e:	2b40      	cmp	r3, #64	; 0x40
 8006720:	bf0c      	ite	eq
 8006722:	2301      	moveq	r3, #1
 8006724:	2300      	movne	r3, #0
 8006726:	b2db      	uxtb	r3, r3
 8006728:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006730:	b2db      	uxtb	r3, r3
 8006732:	2b22      	cmp	r3, #34	; 0x22
 8006734:	d108      	bne.n	8006748 <UART_DMAError+0x7a>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d005      	beq.n	8006748 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	2200      	movs	r2, #0
 8006740:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006742:	68b8      	ldr	r0, [r7, #8]
 8006744:	f000 f86d 	bl	8006822 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800674c:	f043 0210 	orr.w	r2, r3, #16
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006754:	68b8      	ldr	r0, [r7, #8]
 8006756:	f7ff ff37 	bl	80065c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800675a:	bf00      	nop
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b084      	sub	sp, #16
 8006766:	af00      	add	r7, sp, #0
 8006768:	60f8      	str	r0, [r7, #12]
 800676a:	60b9      	str	r1, [r7, #8]
 800676c:	603b      	str	r3, [r7, #0]
 800676e:	4613      	mov	r3, r2
 8006770:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006772:	e02c      	b.n	80067ce <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677a:	d028      	beq.n	80067ce <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d007      	beq.n	8006792 <UART_WaitOnFlagUntilTimeout+0x30>
 8006782:	f7f9 ff3b 	bl	80005fc <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	69ba      	ldr	r2, [r7, #24]
 800678e:	429a      	cmp	r2, r3
 8006790:	d21d      	bcs.n	80067ce <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68da      	ldr	r2, [r3, #12]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80067a0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	695a      	ldr	r2, [r3, #20]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f022 0201 	bic.w	r2, r2, #1
 80067b0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2220      	movs	r2, #32
 80067be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	e00f      	b.n	80067ee <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	4013      	ands	r3, r2
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	429a      	cmp	r2, r3
 80067dc:	bf0c      	ite	eq
 80067de:	2301      	moveq	r3, #1
 80067e0:	2300      	movne	r3, #0
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	79fb      	ldrb	r3, [r7, #7]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d0c3      	beq.n	8006774 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80067f6:	b480      	push	{r7}
 80067f8:	b083      	sub	sp, #12
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68da      	ldr	r2, [r3, #12]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800680c:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2220      	movs	r2, #32
 8006812:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006816:	bf00      	nop
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr

08006822 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006822:	b480      	push	{r7}
 8006824:	b083      	sub	sp, #12
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	68da      	ldr	r2, [r3, #12]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006838:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	695a      	ldr	r2, [r3, #20]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f022 0201 	bic.w	r2, r2, #1
 8006848:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2220      	movs	r2, #32
 800684e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006852:	bf00      	nop
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b084      	sub	sp, #16
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800686a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f7ff fea5 	bl	80065c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800687e:	bf00      	nop
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}

08006886 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006886:	b480      	push	{r7}
 8006888:	b085      	sub	sp, #20
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006894:	b2db      	uxtb	r3, r3
 8006896:	2b21      	cmp	r3, #33	; 0x21
 8006898:	d144      	bne.n	8006924 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068a2:	d11a      	bne.n	80068da <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a1b      	ldr	r3, [r3, #32]
 80068a8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	881b      	ldrh	r3, [r3, #0]
 80068ae:	461a      	mov	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068b8:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d105      	bne.n	80068ce <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a1b      	ldr	r3, [r3, #32]
 80068c6:	1c9a      	adds	r2, r3, #2
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	621a      	str	r2, [r3, #32]
 80068cc:	e00e      	b.n	80068ec <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	1c5a      	adds	r2, r3, #1
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	621a      	str	r2, [r3, #32]
 80068d8:	e008      	b.n	80068ec <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	1c59      	adds	r1, r3, #1
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	6211      	str	r1, [r2, #32]
 80068e4:	781a      	ldrb	r2, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	3b01      	subs	r3, #1
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	4619      	mov	r1, r3
 80068fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10f      	bne.n	8006920 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	68da      	ldr	r2, [r3, #12]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800690e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	68da      	ldr	r2, [r3, #12]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800691e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006920:	2300      	movs	r3, #0
 8006922:	e000      	b.n	8006926 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006924:	2302      	movs	r3, #2
  }
}
 8006926:	4618      	mov	r0, r3
 8006928:	3714      	adds	r7, #20
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006932:	b580      	push	{r7, lr}
 8006934:	b082      	sub	sp, #8
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68da      	ldr	r2, [r3, #12]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006948:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2220      	movs	r2, #32
 800694e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f001 f948 	bl	8007be8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3708      	adds	r7, #8
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}

08006962 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b084      	sub	sp, #16
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b22      	cmp	r3, #34	; 0x22
 8006974:	d171      	bne.n	8006a5a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800697e:	d123      	bne.n	80069c8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006984:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d10e      	bne.n	80069ac <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	b29b      	uxth	r3, r3
 8006996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800699a:	b29a      	uxth	r2, r3
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a4:	1c9a      	adds	r2, r3, #2
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	629a      	str	r2, [r3, #40]	; 0x28
 80069aa:	e029      	b.n	8006a00 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	b29a      	uxth	r2, r3
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069c0:	1c5a      	adds	r2, r3, #1
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	629a      	str	r2, [r3, #40]	; 0x28
 80069c6:	e01b      	b.n	8006a00 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	691b      	ldr	r3, [r3, #16]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10a      	bne.n	80069e6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6858      	ldr	r0, [r3, #4]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069da:	1c59      	adds	r1, r3, #1
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	6291      	str	r1, [r2, #40]	; 0x28
 80069e0:	b2c2      	uxtb	r2, r0
 80069e2:	701a      	strb	r2, [r3, #0]
 80069e4:	e00c      	b.n	8006a00 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	b2da      	uxtb	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f2:	1c58      	adds	r0, r3, #1
 80069f4:	6879      	ldr	r1, [r7, #4]
 80069f6:	6288      	str	r0, [r1, #40]	; 0x28
 80069f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80069fc:	b2d2      	uxtb	r2, r2
 80069fe:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	3b01      	subs	r3, #1
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d120      	bne.n	8006a56 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68da      	ldr	r2, [r3, #12]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f022 0220 	bic.w	r2, r2, #32
 8006a22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68da      	ldr	r2, [r3, #12]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	695a      	ldr	r2, [r3, #20]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f022 0201 	bic.w	r2, r2, #1
 8006a42:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2220      	movs	r2, #32
 8006a48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f001 f8d5 	bl	8007bfc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006a52:	2300      	movs	r3, #0
 8006a54:	e002      	b.n	8006a5c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006a56:	2300      	movs	r3, #0
 8006a58:	e000      	b.n	8006a5c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006a5a:	2302      	movs	r3, #2
  }
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a68:	b085      	sub	sp, #20
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	4a9a      	ldr	r2, [pc, #616]	; (8006cdc <UART_SetConfig+0x278>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d904      	bls.n	8006a82 <UART_SetConfig+0x1e>
 8006a78:	f640 31fb 	movw	r1, #3067	; 0xbfb
 8006a7c:	4898      	ldr	r0, [pc, #608]	; (8006ce0 <UART_SetConfig+0x27c>)
 8006a7e:	f001 f98d 	bl	8007d9c <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d009      	beq.n	8006a9e <UART_SetConfig+0x3a>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a92:	d004      	beq.n	8006a9e <UART_SetConfig+0x3a>
 8006a94:	f640 31fc 	movw	r1, #3068	; 0xbfc
 8006a98:	4891      	ldr	r0, [pc, #580]	; (8006ce0 <UART_SetConfig+0x27c>)
 8006a9a:	f001 f97f 	bl	8007d9c <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00e      	beq.n	8006ac4 <UART_SetConfig+0x60>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aae:	d009      	beq.n	8006ac4 <UART_SetConfig+0x60>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006ab8:	d004      	beq.n	8006ac4 <UART_SetConfig+0x60>
 8006aba:	f640 31fd 	movw	r1, #3069	; 0xbfd
 8006abe:	4888      	ldr	r0, [pc, #544]	; (8006ce0 <UART_SetConfig+0x27c>)
 8006ac0:	f001 f96c 	bl	8007d9c <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	695a      	ldr	r2, [r3, #20]
 8006ac8:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8006acc:	4013      	ands	r3, r2
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d103      	bne.n	8006ada <UART_SetConfig+0x76>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d104      	bne.n	8006ae4 <UART_SetConfig+0x80>
 8006ada:	f640 31fe 	movw	r1, #3070	; 0xbfe
 8006ade:	4880      	ldr	r0, [pc, #512]	; (8006ce0 <UART_SetConfig+0x27c>)
 8006ae0:	f001 f95c 	bl	8007d9c <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68da      	ldr	r2, [r3, #12]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	430a      	orrs	r2, r1
 8006af8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	689a      	ldr	r2, [r3, #8]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	431a      	orrs	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	695b      	ldr	r3, [r3, #20]
 8006b08:	431a      	orrs	r2, r3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	69db      	ldr	r3, [r3, #28]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006b1c:	f023 030c 	bic.w	r3, r3, #12
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	6812      	ldr	r2, [r2, #0]
 8006b24:	68f9      	ldr	r1, [r7, #12]
 8006b26:	430b      	orrs	r3, r1
 8006b28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	695b      	ldr	r3, [r3, #20]
 8006b30:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	699a      	ldr	r2, [r3, #24]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	430a      	orrs	r2, r1
 8006b3e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	69db      	ldr	r3, [r3, #28]
 8006b44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b48:	f040 818f 	bne.w	8006e6a <UART_SetConfig+0x406>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a64      	ldr	r2, [pc, #400]	; (8006ce4 <UART_SetConfig+0x280>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d005      	beq.n	8006b62 <UART_SetConfig+0xfe>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a63      	ldr	r2, [pc, #396]	; (8006ce8 <UART_SetConfig+0x284>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	f040 80c7 	bne.w	8006cf0 <UART_SetConfig+0x28c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b62:	f7fc fa1d 	bl	8002fa0 <HAL_RCC_GetPCLK2Freq>
 8006b66:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	461d      	mov	r5, r3
 8006b6c:	f04f 0600 	mov.w	r6, #0
 8006b70:	46a8      	mov	r8, r5
 8006b72:	46b1      	mov	r9, r6
 8006b74:	eb18 0308 	adds.w	r3, r8, r8
 8006b78:	eb49 0409 	adc.w	r4, r9, r9
 8006b7c:	4698      	mov	r8, r3
 8006b7e:	46a1      	mov	r9, r4
 8006b80:	eb18 0805 	adds.w	r8, r8, r5
 8006b84:	eb49 0906 	adc.w	r9, r9, r6
 8006b88:	f04f 0100 	mov.w	r1, #0
 8006b8c:	f04f 0200 	mov.w	r2, #0
 8006b90:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006b94:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006b98:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006b9c:	4688      	mov	r8, r1
 8006b9e:	4691      	mov	r9, r2
 8006ba0:	eb18 0005 	adds.w	r0, r8, r5
 8006ba4:	eb49 0106 	adc.w	r1, r9, r6
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	461d      	mov	r5, r3
 8006bae:	f04f 0600 	mov.w	r6, #0
 8006bb2:	196b      	adds	r3, r5, r5
 8006bb4:	eb46 0406 	adc.w	r4, r6, r6
 8006bb8:	461a      	mov	r2, r3
 8006bba:	4623      	mov	r3, r4
 8006bbc:	f7f9 fb68 	bl	8000290 <__aeabi_uldivmod>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	460c      	mov	r4, r1
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	4b49      	ldr	r3, [pc, #292]	; (8006cec <UART_SetConfig+0x288>)
 8006bc8:	fba3 2302 	umull	r2, r3, r3, r2
 8006bcc:	095b      	lsrs	r3, r3, #5
 8006bce:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	461d      	mov	r5, r3
 8006bd6:	f04f 0600 	mov.w	r6, #0
 8006bda:	46a9      	mov	r9, r5
 8006bdc:	46b2      	mov	sl, r6
 8006bde:	eb19 0309 	adds.w	r3, r9, r9
 8006be2:	eb4a 040a 	adc.w	r4, sl, sl
 8006be6:	4699      	mov	r9, r3
 8006be8:	46a2      	mov	sl, r4
 8006bea:	eb19 0905 	adds.w	r9, r9, r5
 8006bee:	eb4a 0a06 	adc.w	sl, sl, r6
 8006bf2:	f04f 0100 	mov.w	r1, #0
 8006bf6:	f04f 0200 	mov.w	r2, #0
 8006bfa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006bfe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c02:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c06:	4689      	mov	r9, r1
 8006c08:	4692      	mov	sl, r2
 8006c0a:	eb19 0005 	adds.w	r0, r9, r5
 8006c0e:	eb4a 0106 	adc.w	r1, sl, r6
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	461d      	mov	r5, r3
 8006c18:	f04f 0600 	mov.w	r6, #0
 8006c1c:	196b      	adds	r3, r5, r5
 8006c1e:	eb46 0406 	adc.w	r4, r6, r6
 8006c22:	461a      	mov	r2, r3
 8006c24:	4623      	mov	r3, r4
 8006c26:	f7f9 fb33 	bl	8000290 <__aeabi_uldivmod>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	460c      	mov	r4, r1
 8006c2e:	461a      	mov	r2, r3
 8006c30:	4b2e      	ldr	r3, [pc, #184]	; (8006cec <UART_SetConfig+0x288>)
 8006c32:	fba3 1302 	umull	r1, r3, r3, r2
 8006c36:	095b      	lsrs	r3, r3, #5
 8006c38:	2164      	movs	r1, #100	; 0x64
 8006c3a:	fb01 f303 	mul.w	r3, r1, r3
 8006c3e:	1ad3      	subs	r3, r2, r3
 8006c40:	00db      	lsls	r3, r3, #3
 8006c42:	3332      	adds	r3, #50	; 0x32
 8006c44:	4a29      	ldr	r2, [pc, #164]	; (8006cec <UART_SetConfig+0x288>)
 8006c46:	fba2 2303 	umull	r2, r3, r2, r3
 8006c4a:	095b      	lsrs	r3, r3, #5
 8006c4c:	005b      	lsls	r3, r3, #1
 8006c4e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006c52:	4498      	add	r8, r3
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	461d      	mov	r5, r3
 8006c58:	f04f 0600 	mov.w	r6, #0
 8006c5c:	46a9      	mov	r9, r5
 8006c5e:	46b2      	mov	sl, r6
 8006c60:	eb19 0309 	adds.w	r3, r9, r9
 8006c64:	eb4a 040a 	adc.w	r4, sl, sl
 8006c68:	4699      	mov	r9, r3
 8006c6a:	46a2      	mov	sl, r4
 8006c6c:	eb19 0905 	adds.w	r9, r9, r5
 8006c70:	eb4a 0a06 	adc.w	sl, sl, r6
 8006c74:	f04f 0100 	mov.w	r1, #0
 8006c78:	f04f 0200 	mov.w	r2, #0
 8006c7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c80:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c84:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c88:	4689      	mov	r9, r1
 8006c8a:	4692      	mov	sl, r2
 8006c8c:	eb19 0005 	adds.w	r0, r9, r5
 8006c90:	eb4a 0106 	adc.w	r1, sl, r6
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	461d      	mov	r5, r3
 8006c9a:	f04f 0600 	mov.w	r6, #0
 8006c9e:	196b      	adds	r3, r5, r5
 8006ca0:	eb46 0406 	adc.w	r4, r6, r6
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	4623      	mov	r3, r4
 8006ca8:	f7f9 faf2 	bl	8000290 <__aeabi_uldivmod>
 8006cac:	4603      	mov	r3, r0
 8006cae:	460c      	mov	r4, r1
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	4b0e      	ldr	r3, [pc, #56]	; (8006cec <UART_SetConfig+0x288>)
 8006cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8006cb8:	095b      	lsrs	r3, r3, #5
 8006cba:	2164      	movs	r1, #100	; 0x64
 8006cbc:	fb01 f303 	mul.w	r3, r1, r3
 8006cc0:	1ad3      	subs	r3, r2, r3
 8006cc2:	00db      	lsls	r3, r3, #3
 8006cc4:	3332      	adds	r3, #50	; 0x32
 8006cc6:	4a09      	ldr	r2, [pc, #36]	; (8006cec <UART_SetConfig+0x288>)
 8006cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006ccc:	095b      	lsrs	r3, r3, #5
 8006cce:	f003 0207 	and.w	r2, r3, #7
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4442      	add	r2, r8
 8006cd8:	609a      	str	r2, [r3, #8]
 8006cda:	e27a      	b.n	80071d2 <UART_SetConfig+0x76e>
 8006cdc:	00a037a0 	.word	0x00a037a0
 8006ce0:	08009114 	.word	0x08009114
 8006ce4:	40011000 	.word	0x40011000
 8006ce8:	40011400 	.word	0x40011400
 8006cec:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006cf0:	f7fc f942 	bl	8002f78 <HAL_RCC_GetPCLK1Freq>
 8006cf4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	461d      	mov	r5, r3
 8006cfa:	f04f 0600 	mov.w	r6, #0
 8006cfe:	46a8      	mov	r8, r5
 8006d00:	46b1      	mov	r9, r6
 8006d02:	eb18 0308 	adds.w	r3, r8, r8
 8006d06:	eb49 0409 	adc.w	r4, r9, r9
 8006d0a:	4698      	mov	r8, r3
 8006d0c:	46a1      	mov	r9, r4
 8006d0e:	eb18 0805 	adds.w	r8, r8, r5
 8006d12:	eb49 0906 	adc.w	r9, r9, r6
 8006d16:	f04f 0100 	mov.w	r1, #0
 8006d1a:	f04f 0200 	mov.w	r2, #0
 8006d1e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006d22:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006d26:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006d2a:	4688      	mov	r8, r1
 8006d2c:	4691      	mov	r9, r2
 8006d2e:	eb18 0005 	adds.w	r0, r8, r5
 8006d32:	eb49 0106 	adc.w	r1, r9, r6
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	461d      	mov	r5, r3
 8006d3c:	f04f 0600 	mov.w	r6, #0
 8006d40:	196b      	adds	r3, r5, r5
 8006d42:	eb46 0406 	adc.w	r4, r6, r6
 8006d46:	461a      	mov	r2, r3
 8006d48:	4623      	mov	r3, r4
 8006d4a:	f7f9 faa1 	bl	8000290 <__aeabi_uldivmod>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	460c      	mov	r4, r1
 8006d52:	461a      	mov	r2, r3
 8006d54:	4bb3      	ldr	r3, [pc, #716]	; (8007024 <UART_SetConfig+0x5c0>)
 8006d56:	fba3 2302 	umull	r2, r3, r3, r2
 8006d5a:	095b      	lsrs	r3, r3, #5
 8006d5c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	461d      	mov	r5, r3
 8006d64:	f04f 0600 	mov.w	r6, #0
 8006d68:	46a9      	mov	r9, r5
 8006d6a:	46b2      	mov	sl, r6
 8006d6c:	eb19 0309 	adds.w	r3, r9, r9
 8006d70:	eb4a 040a 	adc.w	r4, sl, sl
 8006d74:	4699      	mov	r9, r3
 8006d76:	46a2      	mov	sl, r4
 8006d78:	eb19 0905 	adds.w	r9, r9, r5
 8006d7c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006d80:	f04f 0100 	mov.w	r1, #0
 8006d84:	f04f 0200 	mov.w	r2, #0
 8006d88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d8c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d90:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d94:	4689      	mov	r9, r1
 8006d96:	4692      	mov	sl, r2
 8006d98:	eb19 0005 	adds.w	r0, r9, r5
 8006d9c:	eb4a 0106 	adc.w	r1, sl, r6
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	461d      	mov	r5, r3
 8006da6:	f04f 0600 	mov.w	r6, #0
 8006daa:	196b      	adds	r3, r5, r5
 8006dac:	eb46 0406 	adc.w	r4, r6, r6
 8006db0:	461a      	mov	r2, r3
 8006db2:	4623      	mov	r3, r4
 8006db4:	f7f9 fa6c 	bl	8000290 <__aeabi_uldivmod>
 8006db8:	4603      	mov	r3, r0
 8006dba:	460c      	mov	r4, r1
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	4b99      	ldr	r3, [pc, #612]	; (8007024 <UART_SetConfig+0x5c0>)
 8006dc0:	fba3 1302 	umull	r1, r3, r3, r2
 8006dc4:	095b      	lsrs	r3, r3, #5
 8006dc6:	2164      	movs	r1, #100	; 0x64
 8006dc8:	fb01 f303 	mul.w	r3, r1, r3
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	00db      	lsls	r3, r3, #3
 8006dd0:	3332      	adds	r3, #50	; 0x32
 8006dd2:	4a94      	ldr	r2, [pc, #592]	; (8007024 <UART_SetConfig+0x5c0>)
 8006dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd8:	095b      	lsrs	r3, r3, #5
 8006dda:	005b      	lsls	r3, r3, #1
 8006ddc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006de0:	4498      	add	r8, r3
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	461d      	mov	r5, r3
 8006de6:	f04f 0600 	mov.w	r6, #0
 8006dea:	46a9      	mov	r9, r5
 8006dec:	46b2      	mov	sl, r6
 8006dee:	eb19 0309 	adds.w	r3, r9, r9
 8006df2:	eb4a 040a 	adc.w	r4, sl, sl
 8006df6:	4699      	mov	r9, r3
 8006df8:	46a2      	mov	sl, r4
 8006dfa:	eb19 0905 	adds.w	r9, r9, r5
 8006dfe:	eb4a 0a06 	adc.w	sl, sl, r6
 8006e02:	f04f 0100 	mov.w	r1, #0
 8006e06:	f04f 0200 	mov.w	r2, #0
 8006e0a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e0e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006e12:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e16:	4689      	mov	r9, r1
 8006e18:	4692      	mov	sl, r2
 8006e1a:	eb19 0005 	adds.w	r0, r9, r5
 8006e1e:	eb4a 0106 	adc.w	r1, sl, r6
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	461d      	mov	r5, r3
 8006e28:	f04f 0600 	mov.w	r6, #0
 8006e2c:	196b      	adds	r3, r5, r5
 8006e2e:	eb46 0406 	adc.w	r4, r6, r6
 8006e32:	461a      	mov	r2, r3
 8006e34:	4623      	mov	r3, r4
 8006e36:	f7f9 fa2b 	bl	8000290 <__aeabi_uldivmod>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	460c      	mov	r4, r1
 8006e3e:	461a      	mov	r2, r3
 8006e40:	4b78      	ldr	r3, [pc, #480]	; (8007024 <UART_SetConfig+0x5c0>)
 8006e42:	fba3 1302 	umull	r1, r3, r3, r2
 8006e46:	095b      	lsrs	r3, r3, #5
 8006e48:	2164      	movs	r1, #100	; 0x64
 8006e4a:	fb01 f303 	mul.w	r3, r1, r3
 8006e4e:	1ad3      	subs	r3, r2, r3
 8006e50:	00db      	lsls	r3, r3, #3
 8006e52:	3332      	adds	r3, #50	; 0x32
 8006e54:	4a73      	ldr	r2, [pc, #460]	; (8007024 <UART_SetConfig+0x5c0>)
 8006e56:	fba2 2303 	umull	r2, r3, r2, r3
 8006e5a:	095b      	lsrs	r3, r3, #5
 8006e5c:	f003 0207 	and.w	r2, r3, #7
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4442      	add	r2, r8
 8006e66:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006e68:	e1b3      	b.n	80071d2 <UART_SetConfig+0x76e>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a6e      	ldr	r2, [pc, #440]	; (8007028 <UART_SetConfig+0x5c4>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d005      	beq.n	8006e80 <UART_SetConfig+0x41c>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a6c      	ldr	r2, [pc, #432]	; (800702c <UART_SetConfig+0x5c8>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	f040 80d8 	bne.w	8007030 <UART_SetConfig+0x5cc>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e80:	f7fc f88e 	bl	8002fa0 <HAL_RCC_GetPCLK2Freq>
 8006e84:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	469a      	mov	sl, r3
 8006e8a:	f04f 0b00 	mov.w	fp, #0
 8006e8e:	46d0      	mov	r8, sl
 8006e90:	46d9      	mov	r9, fp
 8006e92:	eb18 0308 	adds.w	r3, r8, r8
 8006e96:	eb49 0409 	adc.w	r4, r9, r9
 8006e9a:	4698      	mov	r8, r3
 8006e9c:	46a1      	mov	r9, r4
 8006e9e:	eb18 080a 	adds.w	r8, r8, sl
 8006ea2:	eb49 090b 	adc.w	r9, r9, fp
 8006ea6:	f04f 0100 	mov.w	r1, #0
 8006eaa:	f04f 0200 	mov.w	r2, #0
 8006eae:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006eb2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006eb6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006eba:	4688      	mov	r8, r1
 8006ebc:	4691      	mov	r9, r2
 8006ebe:	eb1a 0508 	adds.w	r5, sl, r8
 8006ec2:	eb4b 0609 	adc.w	r6, fp, r9
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	4619      	mov	r1, r3
 8006ecc:	f04f 0200 	mov.w	r2, #0
 8006ed0:	f04f 0300 	mov.w	r3, #0
 8006ed4:	f04f 0400 	mov.w	r4, #0
 8006ed8:	0094      	lsls	r4, r2, #2
 8006eda:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006ede:	008b      	lsls	r3, r1, #2
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	4623      	mov	r3, r4
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	4631      	mov	r1, r6
 8006ee8:	f7f9 f9d2 	bl	8000290 <__aeabi_uldivmod>
 8006eec:	4603      	mov	r3, r0
 8006eee:	460c      	mov	r4, r1
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	4b4c      	ldr	r3, [pc, #304]	; (8007024 <UART_SetConfig+0x5c0>)
 8006ef4:	fba3 2302 	umull	r2, r3, r3, r2
 8006ef8:	095b      	lsrs	r3, r3, #5
 8006efa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	469b      	mov	fp, r3
 8006f02:	f04f 0c00 	mov.w	ip, #0
 8006f06:	46d9      	mov	r9, fp
 8006f08:	46e2      	mov	sl, ip
 8006f0a:	eb19 0309 	adds.w	r3, r9, r9
 8006f0e:	eb4a 040a 	adc.w	r4, sl, sl
 8006f12:	4699      	mov	r9, r3
 8006f14:	46a2      	mov	sl, r4
 8006f16:	eb19 090b 	adds.w	r9, r9, fp
 8006f1a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006f1e:	f04f 0100 	mov.w	r1, #0
 8006f22:	f04f 0200 	mov.w	r2, #0
 8006f26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006f2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006f32:	4689      	mov	r9, r1
 8006f34:	4692      	mov	sl, r2
 8006f36:	eb1b 0509 	adds.w	r5, fp, r9
 8006f3a:	eb4c 060a 	adc.w	r6, ip, sl
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	4619      	mov	r1, r3
 8006f44:	f04f 0200 	mov.w	r2, #0
 8006f48:	f04f 0300 	mov.w	r3, #0
 8006f4c:	f04f 0400 	mov.w	r4, #0
 8006f50:	0094      	lsls	r4, r2, #2
 8006f52:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006f56:	008b      	lsls	r3, r1, #2
 8006f58:	461a      	mov	r2, r3
 8006f5a:	4623      	mov	r3, r4
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	4631      	mov	r1, r6
 8006f60:	f7f9 f996 	bl	8000290 <__aeabi_uldivmod>
 8006f64:	4603      	mov	r3, r0
 8006f66:	460c      	mov	r4, r1
 8006f68:	461a      	mov	r2, r3
 8006f6a:	4b2e      	ldr	r3, [pc, #184]	; (8007024 <UART_SetConfig+0x5c0>)
 8006f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8006f70:	095b      	lsrs	r3, r3, #5
 8006f72:	2164      	movs	r1, #100	; 0x64
 8006f74:	fb01 f303 	mul.w	r3, r1, r3
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	011b      	lsls	r3, r3, #4
 8006f7c:	3332      	adds	r3, #50	; 0x32
 8006f7e:	4a29      	ldr	r2, [pc, #164]	; (8007024 <UART_SetConfig+0x5c0>)
 8006f80:	fba2 2303 	umull	r2, r3, r2, r3
 8006f84:	095b      	lsrs	r3, r3, #5
 8006f86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f8a:	4498      	add	r8, r3
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	469b      	mov	fp, r3
 8006f90:	f04f 0c00 	mov.w	ip, #0
 8006f94:	46d9      	mov	r9, fp
 8006f96:	46e2      	mov	sl, ip
 8006f98:	eb19 0309 	adds.w	r3, r9, r9
 8006f9c:	eb4a 040a 	adc.w	r4, sl, sl
 8006fa0:	4699      	mov	r9, r3
 8006fa2:	46a2      	mov	sl, r4
 8006fa4:	eb19 090b 	adds.w	r9, r9, fp
 8006fa8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006fac:	f04f 0100 	mov.w	r1, #0
 8006fb0:	f04f 0200 	mov.w	r2, #0
 8006fb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006fb8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006fbc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006fc0:	4689      	mov	r9, r1
 8006fc2:	4692      	mov	sl, r2
 8006fc4:	eb1b 0509 	adds.w	r5, fp, r9
 8006fc8:	eb4c 060a 	adc.w	r6, ip, sl
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	4619      	mov	r1, r3
 8006fd2:	f04f 0200 	mov.w	r2, #0
 8006fd6:	f04f 0300 	mov.w	r3, #0
 8006fda:	f04f 0400 	mov.w	r4, #0
 8006fde:	0094      	lsls	r4, r2, #2
 8006fe0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006fe4:	008b      	lsls	r3, r1, #2
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	4623      	mov	r3, r4
 8006fea:	4628      	mov	r0, r5
 8006fec:	4631      	mov	r1, r6
 8006fee:	f7f9 f94f 	bl	8000290 <__aeabi_uldivmod>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	460c      	mov	r4, r1
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	4b0a      	ldr	r3, [pc, #40]	; (8007024 <UART_SetConfig+0x5c0>)
 8006ffa:	fba3 1302 	umull	r1, r3, r3, r2
 8006ffe:	095b      	lsrs	r3, r3, #5
 8007000:	2164      	movs	r1, #100	; 0x64
 8007002:	fb01 f303 	mul.w	r3, r1, r3
 8007006:	1ad3      	subs	r3, r2, r3
 8007008:	011b      	lsls	r3, r3, #4
 800700a:	3332      	adds	r3, #50	; 0x32
 800700c:	4a05      	ldr	r2, [pc, #20]	; (8007024 <UART_SetConfig+0x5c0>)
 800700e:	fba2 2303 	umull	r2, r3, r2, r3
 8007012:	095b      	lsrs	r3, r3, #5
 8007014:	f003 020f 	and.w	r2, r3, #15
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4442      	add	r2, r8
 800701e:	609a      	str	r2, [r3, #8]
 8007020:	e0d7      	b.n	80071d2 <UART_SetConfig+0x76e>
 8007022:	bf00      	nop
 8007024:	51eb851f 	.word	0x51eb851f
 8007028:	40011000 	.word	0x40011000
 800702c:	40011400 	.word	0x40011400
      pclk = HAL_RCC_GetPCLK1Freq();
 8007030:	f7fb ffa2 	bl	8002f78 <HAL_RCC_GetPCLK1Freq>
 8007034:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	469a      	mov	sl, r3
 800703a:	f04f 0b00 	mov.w	fp, #0
 800703e:	46d0      	mov	r8, sl
 8007040:	46d9      	mov	r9, fp
 8007042:	eb18 0308 	adds.w	r3, r8, r8
 8007046:	eb49 0409 	adc.w	r4, r9, r9
 800704a:	4698      	mov	r8, r3
 800704c:	46a1      	mov	r9, r4
 800704e:	eb18 080a 	adds.w	r8, r8, sl
 8007052:	eb49 090b 	adc.w	r9, r9, fp
 8007056:	f04f 0100 	mov.w	r1, #0
 800705a:	f04f 0200 	mov.w	r2, #0
 800705e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007062:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007066:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800706a:	4688      	mov	r8, r1
 800706c:	4691      	mov	r9, r2
 800706e:	eb1a 0508 	adds.w	r5, sl, r8
 8007072:	eb4b 0609 	adc.w	r6, fp, r9
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	4619      	mov	r1, r3
 800707c:	f04f 0200 	mov.w	r2, #0
 8007080:	f04f 0300 	mov.w	r3, #0
 8007084:	f04f 0400 	mov.w	r4, #0
 8007088:	0094      	lsls	r4, r2, #2
 800708a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800708e:	008b      	lsls	r3, r1, #2
 8007090:	461a      	mov	r2, r3
 8007092:	4623      	mov	r3, r4
 8007094:	4628      	mov	r0, r5
 8007096:	4631      	mov	r1, r6
 8007098:	f7f9 f8fa 	bl	8000290 <__aeabi_uldivmod>
 800709c:	4603      	mov	r3, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	461a      	mov	r2, r3
 80070a2:	4b4e      	ldr	r3, [pc, #312]	; (80071dc <UART_SetConfig+0x778>)
 80070a4:	fba3 2302 	umull	r2, r3, r3, r2
 80070a8:	095b      	lsrs	r3, r3, #5
 80070aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	469b      	mov	fp, r3
 80070b2:	f04f 0c00 	mov.w	ip, #0
 80070b6:	46d9      	mov	r9, fp
 80070b8:	46e2      	mov	sl, ip
 80070ba:	eb19 0309 	adds.w	r3, r9, r9
 80070be:	eb4a 040a 	adc.w	r4, sl, sl
 80070c2:	4699      	mov	r9, r3
 80070c4:	46a2      	mov	sl, r4
 80070c6:	eb19 090b 	adds.w	r9, r9, fp
 80070ca:	eb4a 0a0c 	adc.w	sl, sl, ip
 80070ce:	f04f 0100 	mov.w	r1, #0
 80070d2:	f04f 0200 	mov.w	r2, #0
 80070d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80070da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80070de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80070e2:	4689      	mov	r9, r1
 80070e4:	4692      	mov	sl, r2
 80070e6:	eb1b 0509 	adds.w	r5, fp, r9
 80070ea:	eb4c 060a 	adc.w	r6, ip, sl
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	4619      	mov	r1, r3
 80070f4:	f04f 0200 	mov.w	r2, #0
 80070f8:	f04f 0300 	mov.w	r3, #0
 80070fc:	f04f 0400 	mov.w	r4, #0
 8007100:	0094      	lsls	r4, r2, #2
 8007102:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007106:	008b      	lsls	r3, r1, #2
 8007108:	461a      	mov	r2, r3
 800710a:	4623      	mov	r3, r4
 800710c:	4628      	mov	r0, r5
 800710e:	4631      	mov	r1, r6
 8007110:	f7f9 f8be 	bl	8000290 <__aeabi_uldivmod>
 8007114:	4603      	mov	r3, r0
 8007116:	460c      	mov	r4, r1
 8007118:	461a      	mov	r2, r3
 800711a:	4b30      	ldr	r3, [pc, #192]	; (80071dc <UART_SetConfig+0x778>)
 800711c:	fba3 1302 	umull	r1, r3, r3, r2
 8007120:	095b      	lsrs	r3, r3, #5
 8007122:	2164      	movs	r1, #100	; 0x64
 8007124:	fb01 f303 	mul.w	r3, r1, r3
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	011b      	lsls	r3, r3, #4
 800712c:	3332      	adds	r3, #50	; 0x32
 800712e:	4a2b      	ldr	r2, [pc, #172]	; (80071dc <UART_SetConfig+0x778>)
 8007130:	fba2 2303 	umull	r2, r3, r2, r3
 8007134:	095b      	lsrs	r3, r3, #5
 8007136:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800713a:	4498      	add	r8, r3
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	469b      	mov	fp, r3
 8007140:	f04f 0c00 	mov.w	ip, #0
 8007144:	46d9      	mov	r9, fp
 8007146:	46e2      	mov	sl, ip
 8007148:	eb19 0309 	adds.w	r3, r9, r9
 800714c:	eb4a 040a 	adc.w	r4, sl, sl
 8007150:	4699      	mov	r9, r3
 8007152:	46a2      	mov	sl, r4
 8007154:	eb19 090b 	adds.w	r9, r9, fp
 8007158:	eb4a 0a0c 	adc.w	sl, sl, ip
 800715c:	f04f 0100 	mov.w	r1, #0
 8007160:	f04f 0200 	mov.w	r2, #0
 8007164:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007168:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800716c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007170:	4689      	mov	r9, r1
 8007172:	4692      	mov	sl, r2
 8007174:	eb1b 0509 	adds.w	r5, fp, r9
 8007178:	eb4c 060a 	adc.w	r6, ip, sl
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	4619      	mov	r1, r3
 8007182:	f04f 0200 	mov.w	r2, #0
 8007186:	f04f 0300 	mov.w	r3, #0
 800718a:	f04f 0400 	mov.w	r4, #0
 800718e:	0094      	lsls	r4, r2, #2
 8007190:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007194:	008b      	lsls	r3, r1, #2
 8007196:	461a      	mov	r2, r3
 8007198:	4623      	mov	r3, r4
 800719a:	4628      	mov	r0, r5
 800719c:	4631      	mov	r1, r6
 800719e:	f7f9 f877 	bl	8000290 <__aeabi_uldivmod>
 80071a2:	4603      	mov	r3, r0
 80071a4:	460c      	mov	r4, r1
 80071a6:	461a      	mov	r2, r3
 80071a8:	4b0c      	ldr	r3, [pc, #48]	; (80071dc <UART_SetConfig+0x778>)
 80071aa:	fba3 1302 	umull	r1, r3, r3, r2
 80071ae:	095b      	lsrs	r3, r3, #5
 80071b0:	2164      	movs	r1, #100	; 0x64
 80071b2:	fb01 f303 	mul.w	r3, r1, r3
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	011b      	lsls	r3, r3, #4
 80071ba:	3332      	adds	r3, #50	; 0x32
 80071bc:	4a07      	ldr	r2, [pc, #28]	; (80071dc <UART_SetConfig+0x778>)
 80071be:	fba2 2303 	umull	r2, r3, r2, r3
 80071c2:	095b      	lsrs	r3, r3, #5
 80071c4:	f003 020f 	and.w	r2, r3, #15
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4442      	add	r2, r8
 80071ce:	609a      	str	r2, [r3, #8]
}
 80071d0:	e7ff      	b.n	80071d2 <UART_SetConfig+0x76e>
 80071d2:	bf00      	nop
 80071d4:	3714      	adds	r7, #20
 80071d6:	46bd      	mov	sp, r7
 80071d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071dc:	51eb851f 	.word	0x51eb851f

080071e0 <bufferInit>:
#include "Buffer.h"
#include "main.h"


void bufferInit(s_Buff *buffer)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b085      	sub	sp, #20
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < BUFFER_SIZE; i++){
 80071e8:	2300      	movs	r3, #0
 80071ea:	60fb      	str	r3, [r7, #12]
 80071ec:	e007      	b.n	80071fe <bufferInit+0x1e>
		buffer->_p_rx_buffer[i] = 0;
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	4413      	add	r3, r2
 80071f4:	2200      	movs	r2, #0
 80071f6:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFFER_SIZE; i++){
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	3301      	adds	r3, #1
 80071fc:	60fb      	str	r3, [r7, #12]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2b18      	cmp	r3, #24
 8007202:	ddf4      	ble.n	80071ee <bufferInit+0xe>
	}
}
 8007204:	bf00      	nop
 8007206:	3714      	adds	r7, #20
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <ping_callBack>:
 extern assert_struct s_assert_struct;



void ping_callBack(char* token)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b082      	sub	sp, #8
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
	uart_print(token);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fd7b 	bl	8007d14 <uart_print>
}
 800721e:	bf00      	nop
 8007220:	3708      	adds	r7, #8
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
	...

08007228 <version_callback>:

void version_callback(char* token)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b082      	sub	sp, #8
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
	uart_print(VERSION);
 8007230:	4805      	ldr	r0, [pc, #20]	; (8007248 <version_callback+0x20>)
 8007232:	f000 fd6f 	bl	8007d14 <uart_print>
	assert_param(0);
 8007236:	212b      	movs	r1, #43	; 0x2b
 8007238:	4804      	ldr	r0, [pc, #16]	; (800724c <version_callback+0x24>)
 800723a:	f000 fdaf 	bl	8007d9c <assert_failed>
}
 800723e:	bf00      	nop
 8007240:	3708      	adds	r7, #8
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	080091fc 	.word	0x080091fc
 800724c:	08009204 	.word	0x08009204

08007250 <pwm_start_callback>:

void pwm_start_callback(char* token)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8007258:	2100      	movs	r1, #0
 800725a:	4805      	ldr	r0, [pc, #20]	; (8007270 <pwm_start_callback+0x20>)
 800725c:	f7fd faa0 	bl	80047a0 <HAL_TIM_PWM_Start>
	uart_print(OK);
 8007260:	4804      	ldr	r0, [pc, #16]	; (8007274 <pwm_start_callback+0x24>)
 8007262:	f000 fd57 	bl	8007d14 <uart_print>
}
 8007266:	bf00      	nop
 8007268:	3708      	adds	r7, #8
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	20000358 	.word	0x20000358
 8007274:	08009218 	.word	0x08009218

08007278 <pwm_stop_callback>:

void pwm_stop_callback(char* token)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8007280:	2100      	movs	r1, #0
 8007282:	4805      	ldr	r0, [pc, #20]	; (8007298 <pwm_stop_callback+0x20>)
 8007284:	f7fd fb40 	bl	8004908 <HAL_TIM_PWM_Stop>
	uart_print(OK);
 8007288:	4804      	ldr	r0, [pc, #16]	; (800729c <pwm_stop_callback+0x24>)
 800728a:	f000 fd43 	bl	8007d14 <uart_print>
}
 800728e:	bf00      	nop
 8007290:	3708      	adds	r7, #8
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop
 8007298:	20000358 	.word	0x20000358
 800729c:	08009218 	.word	0x08009218

080072a0 <pwm_dc_callback>:

void pwm_dc_callback(char* token)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
	token = strtok(NULL, " ");
 80072a8:	4911      	ldr	r1, [pc, #68]	; (80072f0 <pwm_dc_callback+0x50>)
 80072aa:	2000      	movs	r0, #0
 80072ac:	f001 f8da 	bl	8008464 <strtok>
 80072b0:	6078      	str	r0, [r7, #4]
	if(strlen(token) <= 0)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d015      	beq.n	80072e6 <pwm_dc_callback+0x46>
	{
		return;
	}
	int32_t dc = atoi(token);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f001 f847 	bl	800834e <atoi>
 80072c0:	60f8      	str	r0, [r7, #12]
	if (dc > 100) dc = 100;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2b64      	cmp	r3, #100	; 0x64
 80072c6:	dd01      	ble.n	80072cc <pwm_dc_callback+0x2c>
 80072c8:	2364      	movs	r3, #100	; 0x64
 80072ca:	60fb      	str	r3, [r7, #12]
	if (dc < 0)   dc = 0;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	da01      	bge.n	80072d6 <pwm_dc_callback+0x36>
 80072d2:	2300      	movs	r3, #0
 80072d4:	60fb      	str	r3, [r7, #12]
	htim3.Instance->CCR1 = dc;
 80072d6:	4b07      	ldr	r3, [pc, #28]	; (80072f4 <pwm_dc_callback+0x54>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	635a      	str	r2, [r3, #52]	; 0x34
	uart_print(OK);
 80072de:	4806      	ldr	r0, [pc, #24]	; (80072f8 <pwm_dc_callback+0x58>)
 80072e0:	f000 fd18 	bl	8007d14 <uart_print>
 80072e4:	e000      	b.n	80072e8 <pwm_dc_callback+0x48>
		return;
 80072e6:	bf00      	nop
}
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	0800921c 	.word	0x0800921c
 80072f4:	20000358 	.word	0x20000358
 80072f8:	08009218 	.word	0x08009218

080072fc <crc_whole_flash_calc_callback>:

void crc_whole_flash_calc_callback(char* token)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b086      	sub	sp, #24
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
		crcFlashResult = HAL_CRC_Accumulate(&hcrc, flashDataBuffer, sector_0_Size);
		offsetAddr += 0x4000;
	}*/

	uint32_t crcFlashResult;
	uint32_t flashSize = 0x20000;
 8007304:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007308:	617b      	str	r3, [r7, #20]
	uint32_t *p_flash_start_address = (uint32_t *) FLASH_START_ADDRESS;
 800730a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800730e:	613b      	str	r3, [r7, #16]
	//FeedDog(1);
	crcFlashResult = HAL_CRC_Calculate(&hcrc, p_flash_start_address, flashSize);
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	6939      	ldr	r1, [r7, #16]
 8007314:	4807      	ldr	r0, [pc, #28]	; (8007334 <crc_whole_flash_calc_callback+0x38>)
 8007316:	f7f9 faf3 	bl	8000900 <HAL_CRC_Calculate>
 800731a:	60f8      	str	r0, [r7, #12]
	//FeedDog(1);
	sprintf((char*)s_buffer._p_tx_buffer, "%x\n", (unsigned int)crcFlashResult);
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	4906      	ldr	r1, [pc, #24]	; (8007338 <crc_whole_flash_calc_callback+0x3c>)
 8007320:	4806      	ldr	r0, [pc, #24]	; (800733c <crc_whole_flash_calc_callback+0x40>)
 8007322:	f001 f857 	bl	80083d4 <siprintf>
	uart_print((char*)s_buffer._p_tx_buffer);
 8007326:	4805      	ldr	r0, [pc, #20]	; (800733c <crc_whole_flash_calc_callback+0x40>)
 8007328:	f000 fcf4 	bl	8007d14 <uart_print>
}
 800732c:	bf00      	nop
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	20000350 	.word	0x20000350
 8007338:	08009220 	.word	0x08009220
 800733c:	2000032b 	.word	0x2000032b

08007340 <iwdg_test_callback>:

void iwdg_test_callback(char* token)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b082      	sub	sp, #8
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
	uart_print(OK);
 8007348:	4801      	ldr	r0, [pc, #4]	; (8007350 <iwdg_test_callback+0x10>)
 800734a:	f000 fce3 	bl	8007d14 <uart_print>
	while(1);
 800734e:	e7fe      	b.n	800734e <iwdg_test_callback+0xe>
 8007350:	08009218 	.word	0x08009218

08007354 <flash_lock_callback>:
}

void flash_lock_callback(char* token)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b08a      	sub	sp, #40	; 0x28
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
	 *It does not prevent one part of code to read another part, or even rewrite.
	 *PCROP allows you to use debugger to debug your code,
	 *but protects reading and rewriting the "secret" part.*/

	FLASH_OBProgramInitTypeDef obConfig;
	HAL_FLASHEx_OBGetConfig(&obConfig);
 800735c:	f107 030c 	add.w	r3, r7, #12
 8007360:	4618      	mov	r0, r3
 8007362:	f7fa fb15 	bl	8001990 <HAL_FLASHEx_OBGetConfig>

	if (obConfig.RDPLevel == OB_RDP_LEVEL_0) {
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	2baa      	cmp	r3, #170	; 0xaa
 800736a:	d133      	bne.n	80073d4 <flash_lock_callback+0x80>
		obConfig.RDPLevel = OB_RDP_LEVEL_1;
 800736c:	2355      	movs	r3, #85	; 0x55
 800736e:	61fb      	str	r3, [r7, #28]
		obConfig.OptionType = OPTIONBYTE_RDP;
 8007370:	2302      	movs	r3, #2
 8007372:	60fb      	str	r3, [r7, #12]

		if (HAL_FLASH_Unlock() != HAL_OK)
 8007374:	f7fa f86a 	bl	800144c <HAL_FLASH_Unlock>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d001      	beq.n	8007382 <flash_lock_callback+0x2e>
		{
			Error_Handler();
 800737e:	f000 fd05 	bl	8007d8c <Error_Handler>
		}
		/* Clear All pending flags */ //if wwdg and kickDog are enabled - uncomment __HAL_FLASH_CLEAR_FLAG
		//__HAL_FLASH_CLEAR_FLAG (FLASH_FLAG_EOP | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
		if (HAL_FLASH_OB_Unlock() != HAL_OK)
 8007382:	f7fa f895 	bl	80014b0 <HAL_FLASH_OB_Unlock>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d001      	beq.n	8007390 <flash_lock_callback+0x3c>
		{
			Error_Handler();
 800738c:	f000 fcfe 	bl	8007d8c <Error_Handler>
		}
		if (HAL_FLASHEx_OBProgram(&obConfig) != HAL_OK)
 8007390:	f107 030c 	add.w	r3, r7, #12
 8007394:	4618      	mov	r0, r3
 8007396:	f7fa fa75 	bl	8001884 <HAL_FLASHEx_OBProgram>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d001      	beq.n	80073a4 <flash_lock_callback+0x50>
		{
			Error_Handler();
 80073a0:	f000 fcf4 	bl	8007d8c <Error_Handler>
		}
		if (HAL_FLASH_OB_Launch() != HAL_OK)
 80073a4:	f7fa f8b0 	bl	8001508 <HAL_FLASH_OB_Launch>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d001      	beq.n	80073b2 <flash_lock_callback+0x5e>
		{
			Error_Handler();
 80073ae:	f000 fced 	bl	8007d8c <Error_Handler>
		}
		if (HAL_FLASH_OB_Lock() != HAL_OK)
 80073b2:	f7fa f899 	bl	80014e8 <HAL_FLASH_OB_Lock>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d001      	beq.n	80073c0 <flash_lock_callback+0x6c>
		{
			Error_Handler();
 80073bc:	f000 fce6 	bl	8007d8c <Error_Handler>
		}
		if (HAL_FLASH_Lock() != HAL_OK)
 80073c0:	f7fa f866 	bl	8001490 <HAL_FLASH_Lock>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d001      	beq.n	80073ce <flash_lock_callback+0x7a>
		{
			Error_Handler();
 80073ca:	f000 fcdf 	bl	8007d8c <Error_Handler>
		}
		uart_print(OK);
 80073ce:	4803      	ldr	r0, [pc, #12]	; (80073dc <flash_lock_callback+0x88>)
 80073d0:	f000 fca0 	bl	8007d14 <uart_print>
		MY_FLASH_SetSectorAddrs(7, sector_7_addr);
		uint32_t myTestWrite[1] = {0xDEADBEEF}; 		//0xFFFFFFFF, 0xDEADBEEF
		MY_FLASH_WriteN(131072-4, myTestWrite2, 1, DATA_TYPE_32);
		*/
	}
}
 80073d4:	bf00      	nop
 80073d6:	3728      	adds	r7, #40	; 0x28
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}
 80073dc:	08009218 	.word	0x08009218

080073e0 <set_SN_callback>:

void set_SN_callback(char* token)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
	/*if (WRP_sector_disable() != HAL_OK)
	{
		Error_Handler();
	}*/
	uint32_t sector_7_addr = 0x08060000;		//Sector 7 address
 80073e8:	4b09      	ldr	r3, [pc, #36]	; (8007410 <set_SN_callback+0x30>)
 80073ea:	60fb      	str	r3, [r7, #12]
	MY_FLASH_SetSectorAddrs(7, sector_7_addr);
 80073ec:	68f9      	ldr	r1, [r7, #12]
 80073ee:	2007      	movs	r0, #7
 80073f0:	f000 f88c 	bl	800750c <MY_FLASH_SetSectorAddrs>
	uint32_t myTestWrite[1] = {0xDEADBEEF}; //0xFFFFFFFF, 0xDEADBEEF
 80073f4:	4b07      	ldr	r3, [pc, #28]	; (8007414 <set_SN_callback+0x34>)
 80073f6:	60bb      	str	r3, [r7, #8]
	MY_FLASH_WriteN(0, myTestWrite, 1, DATA_TYPE_32);
 80073f8:	f107 0108 	add.w	r1, r7, #8
 80073fc:	2302      	movs	r3, #2
 80073fe:	2201      	movs	r2, #1
 8007400:	2000      	movs	r0, #0
 8007402:	f000 f899 	bl	8007538 <MY_FLASH_WriteN>

	/*if (WRP_sector_enable() != HAL_OK)
	{
		Error_Handler();
	}*/
}
 8007406:	bf00      	nop
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	08060000 	.word	0x08060000
 8007414:	deadbeef 	.word	0xdeadbeef

08007418 <get_SN_callback>:

void get_SN_callback(char* token)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
	uint32_t sector_7_addr = 0x08060000;		//Sector 7 address
 8007420:	4b0c      	ldr	r3, [pc, #48]	; (8007454 <get_SN_callback+0x3c>)
 8007422:	60fb      	str	r3, [r7, #12]
	MY_FLASH_SetSectorAddrs(7, sector_7_addr);
 8007424:	68f9      	ldr	r1, [r7, #12]
 8007426:	2007      	movs	r0, #7
 8007428:	f000 f870 	bl	800750c <MY_FLASH_SetSectorAddrs>
	uint32_t myTestRead[1];
	MY_FLASH_ReadN(0, myTestRead, 1, DATA_TYPE_32);
 800742c:	f107 0108 	add.w	r1, r7, #8
 8007430:	2302      	movs	r3, #2
 8007432:	2201      	movs	r2, #1
 8007434:	2000      	movs	r0, #0
 8007436:	f000 f8f1 	bl	800761c <MY_FLASH_ReadN>
	sprintf((char*)s_buffer._p_tx_buffer, "%x\n", (unsigned int)myTestRead[0]);
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	461a      	mov	r2, r3
 800743e:	4906      	ldr	r1, [pc, #24]	; (8007458 <get_SN_callback+0x40>)
 8007440:	4806      	ldr	r0, [pc, #24]	; (800745c <get_SN_callback+0x44>)
 8007442:	f000 ffc7 	bl	80083d4 <siprintf>
	uart_print((char*)s_buffer._p_tx_buffer);
 8007446:	4805      	ldr	r0, [pc, #20]	; (800745c <get_SN_callback+0x44>)
 8007448:	f000 fc64 	bl	8007d14 <uart_print>
}
 800744c:	bf00      	nop
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}
 8007454:	08060000 	.word	0x08060000
 8007458:	08009220 	.word	0x08009220
 800745c:	2000032b 	.word	0x2000032b

08007460 <start_tick_callback>:

void start_tick_callback(char* token)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
	MX_RTC_Init();
 8007468:	f000 fa26 	bl	80078b8 <MX_RTC_Init>
	uart_print(OK);
 800746c:	4803      	ldr	r0, [pc, #12]	; (800747c <start_tick_callback+0x1c>)
 800746e:	f000 fc51 	bl	8007d14 <uart_print>
}
 8007472:	bf00      	nop
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	08009218 	.word	0x08009218

08007480 <stop_tick_callback>:

void stop_tick_callback(char* token)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
	if (HAL_RTC_DeInit(&hrtc) != HAL_OK)
 8007488:	4807      	ldr	r0, [pc, #28]	; (80074a8 <stop_tick_callback+0x28>)
 800748a:	f7fc f8c9 	bl	8003620 <HAL_RTC_DeInit>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d001      	beq.n	8007498 <stop_tick_callback+0x18>
	{
		Error_Handler();
 8007494:	f000 fc7a 	bl	8007d8c <Error_Handler>
	}
	uart_print(OK);
 8007498:	4804      	ldr	r0, [pc, #16]	; (80074ac <stop_tick_callback+0x2c>)
 800749a:	f000 fc3b 	bl	8007d14 <uart_print>
}
 800749e:	bf00      	nop
 80074a0:	3708      	adds	r7, #8
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	200003f8 	.word	0x200003f8
 80074ac:	08009218 	.word	0x08009218

080074b0 <assert_0_callback>:

void assert_0_callback(char* token)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b082      	sub	sp, #8
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
	assert_param(0);
 80074b8:	21de      	movs	r1, #222	; 0xde
 80074ba:	4803      	ldr	r0, [pc, #12]	; (80074c8 <assert_0_callback+0x18>)
 80074bc:	f000 fc6e 	bl	8007d9c <assert_failed>
}
 80074c0:	bf00      	nop
 80074c2:	3708      	adds	r7, #8
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}
 80074c8:	08009204 	.word	0x08009204

080074cc <clear_assert_flag_callback>:

void clear_assert_flag_callback(char* token)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
	s_assert_struct.flag = false;
 80074d4:	4b04      	ldr	r3, [pc, #16]	; (80074e8 <clear_assert_flag_callback+0x1c>)
 80074d6:	2200      	movs	r2, #0
 80074d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80074dc:	bf00      	nop
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr
 80074e8:	20000000 	.word	0x20000000

080074ec <MY_FLASH_EraseSector>:
static uint8_t MY_SectorNum;

//functions definitions
//1. Erase Sector
static void MY_FLASH_EraseSector(void)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 80074f0:	f7f9 ffac 	bl	800144c <HAL_FLASH_Unlock>
	//Erase the required Flash sector
	FLASH_Erase_Sector(MY_SectorNum, FLASH_VOLTAGE_RANGE_3);
 80074f4:	4b04      	ldr	r3, [pc, #16]	; (8007508 <MY_FLASH_EraseSector+0x1c>)
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	2102      	movs	r1, #2
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7fa fa6c 	bl	80019d8 <FLASH_Erase_Sector>
	HAL_FLASH_Lock();
 8007500:	f7f9 ffc6 	bl	8001490 <HAL_FLASH_Lock>
}
 8007504:	bf00      	nop
 8007506:	bd80      	pop	{r7, pc}
 8007508:	2000027c 	.word	0x2000027c

0800750c <MY_FLASH_SetSectorAddrs>:

//2. Set Sector Adress
void MY_FLASH_SetSectorAddrs(uint8_t sector, uint32_t addrs)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	4603      	mov	r3, r0
 8007514:	6039      	str	r1, [r7, #0]
 8007516:	71fb      	strb	r3, [r7, #7]
	MY_SectorNum = sector;
 8007518:	4a05      	ldr	r2, [pc, #20]	; (8007530 <MY_FLASH_SetSectorAddrs+0x24>)
 800751a:	79fb      	ldrb	r3, [r7, #7]
 800751c:	7013      	strb	r3, [r2, #0]
	MY_SectorAddrs = addrs;
 800751e:	4a05      	ldr	r2, [pc, #20]	; (8007534 <MY_FLASH_SetSectorAddrs+0x28>)
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	6013      	str	r3, [r2, #0]
}
 8007524:	bf00      	nop
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr
 8007530:	2000027c 	.word	0x2000027c
 8007534:	20000278 	.word	0x20000278

08007538 <MY_FLASH_WriteN>:

//3. Write Flash
void MY_FLASH_WriteN(uint32_t idx, void *wrBuf, uint32_t Nsize, DataTypeDef dataType)
{
 8007538:	b590      	push	{r4, r7, lr}
 800753a:	b089      	sub	sp, #36	; 0x24
 800753c:	af00      	add	r7, sp, #0
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	60b9      	str	r1, [r7, #8]
 8007542:	607a      	str	r2, [r7, #4]
 8007544:	70fb      	strb	r3, [r7, #3]
	uint32_t flashAddress = MY_SectorAddrs + idx;
 8007546:	4b34      	ldr	r3, [pc, #208]	; (8007618 <MY_FLASH_WriteN+0xe0>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	4413      	add	r3, r2
 800754e:	61fb      	str	r3, [r7, #28]

	//Erase sector before write
	MY_FLASH_EraseSector();
 8007550:	f7ff ffcc 	bl	80074ec <MY_FLASH_EraseSector>

	//Unlock Flash
	HAL_FLASH_Unlock();
 8007554:	f7f9 ff7a 	bl	800144c <HAL_FLASH_Unlock>
	//Write to Flash
	switch(dataType)
 8007558:	78fb      	ldrb	r3, [r7, #3]
 800755a:	2b01      	cmp	r3, #1
 800755c:	d01e      	beq.n	800759c <MY_FLASH_WriteN+0x64>
 800755e:	2b02      	cmp	r3, #2
 8007560:	d038      	beq.n	80075d4 <MY_FLASH_WriteN+0x9c>
 8007562:	2b00      	cmp	r3, #0
 8007564:	d151      	bne.n	800760a <MY_FLASH_WriteN+0xd2>
	{
		case DATA_TYPE_8:
				for(uint32_t i=0; i<Nsize; i++)
 8007566:	2300      	movs	r3, #0
 8007568:	61bb      	str	r3, [r7, #24]
 800756a:	e012      	b.n	8007592 <MY_FLASH_WriteN+0x5a>
				{
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, flashAddress , ((uint8_t *)wrBuf)[i]);
 800756c:	68ba      	ldr	r2, [r7, #8]
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	4413      	add	r3, r2
 8007572:	781b      	ldrb	r3, [r3, #0]
 8007574:	b2db      	uxtb	r3, r3
 8007576:	f04f 0400 	mov.w	r4, #0
 800757a:	461a      	mov	r2, r3
 800757c:	4623      	mov	r3, r4
 800757e:	69f9      	ldr	r1, [r7, #28]
 8007580:	2000      	movs	r0, #0
 8007582:	f7f9 fefd 	bl	8001380 <HAL_FLASH_Program>
					flashAddress++;
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	3301      	adds	r3, #1
 800758a:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	3301      	adds	r3, #1
 8007590:	61bb      	str	r3, [r7, #24]
 8007592:	69ba      	ldr	r2, [r7, #24]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	429a      	cmp	r2, r3
 8007598:	d3e8      	bcc.n	800756c <MY_FLASH_WriteN+0x34>
				}
			break;
 800759a:	e036      	b.n	800760a <MY_FLASH_WriteN+0xd2>

		case DATA_TYPE_16:
				for(uint32_t i=0; i<Nsize; i++)
 800759c:	2300      	movs	r3, #0
 800759e:	617b      	str	r3, [r7, #20]
 80075a0:	e013      	b.n	80075ca <MY_FLASH_WriteN+0x92>
				{
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, flashAddress , ((uint16_t *)wrBuf)[i]);
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	005b      	lsls	r3, r3, #1
 80075a6:	68ba      	ldr	r2, [r7, #8]
 80075a8:	4413      	add	r3, r2
 80075aa:	881b      	ldrh	r3, [r3, #0]
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	f04f 0400 	mov.w	r4, #0
 80075b2:	461a      	mov	r2, r3
 80075b4:	4623      	mov	r3, r4
 80075b6:	69f9      	ldr	r1, [r7, #28]
 80075b8:	2001      	movs	r0, #1
 80075ba:	f7f9 fee1 	bl	8001380 <HAL_FLASH_Program>
					flashAddress+=2;
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	3302      	adds	r3, #2
 80075c2:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	3301      	adds	r3, #1
 80075c8:	617b      	str	r3, [r7, #20]
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d3e7      	bcc.n	80075a2 <MY_FLASH_WriteN+0x6a>
				}
			break;
 80075d2:	e01a      	b.n	800760a <MY_FLASH_WriteN+0xd2>

		case DATA_TYPE_32:
				for(uint32_t i=0; i<Nsize; i++)
 80075d4:	2300      	movs	r3, #0
 80075d6:	613b      	str	r3, [r7, #16]
 80075d8:	e012      	b.n	8007600 <MY_FLASH_WriteN+0xc8>
				{
					HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flashAddress , ((uint32_t *)wrBuf)[i]);
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	68ba      	ldr	r2, [r7, #8]
 80075e0:	4413      	add	r3, r2
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f04f 0400 	mov.w	r4, #0
 80075e8:	461a      	mov	r2, r3
 80075ea:	4623      	mov	r3, r4
 80075ec:	69f9      	ldr	r1, [r7, #28]
 80075ee:	2002      	movs	r0, #2
 80075f0:	f7f9 fec6 	bl	8001380 <HAL_FLASH_Program>
					flashAddress+=4;
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	3304      	adds	r3, #4
 80075f8:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	3301      	adds	r3, #1
 80075fe:	613b      	str	r3, [r7, #16]
 8007600:	693a      	ldr	r2, [r7, #16]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	429a      	cmp	r2, r3
 8007606:	d3e8      	bcc.n	80075da <MY_FLASH_WriteN+0xa2>
				}
			break;
 8007608:	bf00      	nop
	}
	//Lock the Flash space
	HAL_FLASH_Lock();
 800760a:	f7f9 ff41 	bl	8001490 <HAL_FLASH_Lock>
}
 800760e:	bf00      	nop
 8007610:	3724      	adds	r7, #36	; 0x24
 8007612:	46bd      	mov	sp, r7
 8007614:	bd90      	pop	{r4, r7, pc}
 8007616:	bf00      	nop
 8007618:	20000278 	.word	0x20000278

0800761c <MY_FLASH_ReadN>:
//4. Read Flash
void MY_FLASH_ReadN(uint32_t idx, void *rdBuf, uint32_t Nsize, DataTypeDef dataType)
{
 800761c:	b480      	push	{r7}
 800761e:	b089      	sub	sp, #36	; 0x24
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]
 8007628:	70fb      	strb	r3, [r7, #3]
	uint32_t flashAddress = MY_SectorAddrs + idx;
 800762a:	4b28      	ldr	r3, [pc, #160]	; (80076cc <MY_FLASH_ReadN+0xb0>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4413      	add	r3, r2
 8007632:	61fb      	str	r3, [r7, #28]

	switch(dataType)
 8007634:	78fb      	ldrb	r3, [r7, #3]
 8007636:	2b01      	cmp	r3, #1
 8007638:	d018      	beq.n	800766c <MY_FLASH_ReadN+0x50>
 800763a:	2b02      	cmp	r3, #2
 800763c:	d02b      	beq.n	8007696 <MY_FLASH_ReadN+0x7a>
 800763e:	2b00      	cmp	r3, #0
 8007640:	d000      	beq.n	8007644 <MY_FLASH_ReadN+0x28>
					*((uint32_t *)rdBuf + i) = *(uint32_t *)flashAddress;
					flashAddress+=4;
				}
			break;
	}
}
 8007642:	e03d      	b.n	80076c0 <MY_FLASH_ReadN+0xa4>
				for(uint32_t i=0; i<Nsize; i++)
 8007644:	2300      	movs	r3, #0
 8007646:	61bb      	str	r3, [r7, #24]
 8007648:	e00b      	b.n	8007662 <MY_FLASH_ReadN+0x46>
					*((uint8_t *)rdBuf + i) = *(uint8_t *)flashAddress;
 800764a:	69fa      	ldr	r2, [r7, #28]
 800764c:	68b9      	ldr	r1, [r7, #8]
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	440b      	add	r3, r1
 8007652:	7812      	ldrb	r2, [r2, #0]
 8007654:	701a      	strb	r2, [r3, #0]
					flashAddress++;
 8007656:	69fb      	ldr	r3, [r7, #28]
 8007658:	3301      	adds	r3, #1
 800765a:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 800765c:	69bb      	ldr	r3, [r7, #24]
 800765e:	3301      	adds	r3, #1
 8007660:	61bb      	str	r3, [r7, #24]
 8007662:	69ba      	ldr	r2, [r7, #24]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	429a      	cmp	r2, r3
 8007668:	d3ef      	bcc.n	800764a <MY_FLASH_ReadN+0x2e>
			break;
 800766a:	e029      	b.n	80076c0 <MY_FLASH_ReadN+0xa4>
				for(uint32_t i=0; i<Nsize; i++)
 800766c:	2300      	movs	r3, #0
 800766e:	617b      	str	r3, [r7, #20]
 8007670:	e00c      	b.n	800768c <MY_FLASH_ReadN+0x70>
					*((uint16_t *)rdBuf + i) = *(uint16_t *)flashAddress;
 8007672:	69fa      	ldr	r2, [r7, #28]
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	005b      	lsls	r3, r3, #1
 8007678:	68b9      	ldr	r1, [r7, #8]
 800767a:	440b      	add	r3, r1
 800767c:	8812      	ldrh	r2, [r2, #0]
 800767e:	801a      	strh	r2, [r3, #0]
					flashAddress+=2;
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	3302      	adds	r3, #2
 8007684:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 8007686:	697b      	ldr	r3, [r7, #20]
 8007688:	3301      	adds	r3, #1
 800768a:	617b      	str	r3, [r7, #20]
 800768c:	697a      	ldr	r2, [r7, #20]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	429a      	cmp	r2, r3
 8007692:	d3ee      	bcc.n	8007672 <MY_FLASH_ReadN+0x56>
			break;
 8007694:	e014      	b.n	80076c0 <MY_FLASH_ReadN+0xa4>
				for(uint32_t i=0; i<Nsize; i++)
 8007696:	2300      	movs	r3, #0
 8007698:	613b      	str	r3, [r7, #16]
 800769a:	e00c      	b.n	80076b6 <MY_FLASH_ReadN+0x9a>
					*((uint32_t *)rdBuf + i) = *(uint32_t *)flashAddress;
 800769c:	69fa      	ldr	r2, [r7, #28]
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	68b9      	ldr	r1, [r7, #8]
 80076a4:	440b      	add	r3, r1
 80076a6:	6812      	ldr	r2, [r2, #0]
 80076a8:	601a      	str	r2, [r3, #0]
					flashAddress+=4;
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	3304      	adds	r3, #4
 80076ae:	61fb      	str	r3, [r7, #28]
				for(uint32_t i=0; i<Nsize; i++)
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	3301      	adds	r3, #1
 80076b4:	613b      	str	r3, [r7, #16]
 80076b6:	693a      	ldr	r2, [r7, #16]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	429a      	cmp	r2, r3
 80076bc:	d3ee      	bcc.n	800769c <MY_FLASH_ReadN+0x80>
			break;
 80076be:	bf00      	nop
}
 80076c0:	bf00      	nop
 80076c2:	3724      	adds	r7, #36	; 0x24
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr
 80076cc:	20000278 	.word	0x20000278

080076d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80076d4:	f7f8 ff5c 	bl	8000590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80076d8:	f000 f83a 	bl	8007750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80076dc:	f000 fa42 	bl	8007b64 <MX_GPIO_Init>
  MX_DMA_Init();
 80076e0:	f000 fa18 	bl	8007b14 <MX_DMA_Init>
  MX_CRC_Init();
 80076e4:	f000 f8ba 	bl	800785c <MX_CRC_Init>
  //MX_RTC_Init();
  MX_USART2_UART_Init();
 80076e8:	f000 f9ea 	bl	8007ac0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80076ec:	f000 f972 	bl	80079d4 <MX_TIM3_Init>
#ifdef IWDG_ENABLE
  MX_IWDG_Init();
 80076f0:	f000 f8c8 	bl	8007884 <MX_IWDG_Init>
#endif
  /* USER CODE BEGIN 2 */
#ifdef UART_RX_DMA
  HAL_UART_Receive_DMA(&huart2, &s_buffer._rx_single_char, 1);
 80076f4:	2201      	movs	r2, #1
 80076f6:	4911      	ldr	r1, [pc, #68]	; (800773c <main+0x6c>)
 80076f8:	4811      	ldr	r0, [pc, #68]	; (8007740 <main+0x70>)
 80076fa:	f7fe fdd1 	bl	80062a0 <HAL_UART_Receive_DMA>
#else
  HAL_UART_Receive_IT(&huart2, &s_buffer._rx_single_char, 1);
#endif


  if (s_assert_struct.flag)
 80076fe:	4b11      	ldr	r3, [pc, #68]	; (8007744 <main+0x74>)
 8007700:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007704:	2b00      	cmp	r3, #0
 8007706:	d012      	beq.n	800772e <main+0x5e>
  {
	  //uart_print("stop\n");
	  //uart_print(s_assert_struct._file);
	  sprintf(s_assert_struct._file, "%s\n", s_assert_struct._file);
 8007708:	4a0e      	ldr	r2, [pc, #56]	; (8007744 <main+0x74>)
 800770a:	490f      	ldr	r1, [pc, #60]	; (8007748 <main+0x78>)
 800770c:	480d      	ldr	r0, [pc, #52]	; (8007744 <main+0x74>)
 800770e:	f000 fe61 	bl	80083d4 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)s_assert_struct._file, sizeof(s_assert_struct._file)-1, 10);
 8007712:	230a      	movs	r3, #10
 8007714:	223b      	movs	r2, #59	; 0x3b
 8007716:	490b      	ldr	r1, [pc, #44]	; (8007744 <main+0x74>)
 8007718:	4809      	ldr	r0, [pc, #36]	; (8007740 <main+0x70>)
 800771a:	f7fe fcbb 	bl	8006094 <HAL_UART_Transmit>
	  while (s_assert_struct.flag)
 800771e:	e001      	b.n	8007724 <main+0x54>
	  {
#ifdef IWDG_ENABLE
		  kickDog();
 8007720:	f000 fb18 	bl	8007d54 <kickDog>
	  while (s_assert_struct.flag)
 8007724:	4b07      	ldr	r3, [pc, #28]	; (8007744 <main+0x74>)
 8007726:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800772a:	2b00      	cmp	r3, #0
 800772c:	d1f8      	bne.n	8007720 <main+0x50>
#endif
	  }
  }

  uart_print(HELLO_WORLD);
 800772e:	4807      	ldr	r0, [pc, #28]	; (800774c <main+0x7c>)
 8007730:	f000 faf0 	bl	8007d14 <uart_print>
	/* USER CODE END WHILE */

	/* USER CODE BEGIN 3 */

#ifdef IWDG_ENABLE
	  kickDog();
 8007734:	f000 fb0e 	bl	8007d54 <kickDog>
 8007738:	e7fc      	b.n	8007734 <main+0x64>
 800773a:	bf00      	nop
 800773c:	2000032a 	.word	0x2000032a
 8007740:	20000418 	.word	0x20000418
 8007744:	20000000 	.word	0x20000000
 8007748:	080092d0 	.word	0x080092d0
 800774c:	080092d4 	.word	0x080092d4

08007750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b09a      	sub	sp, #104	; 0x68
 8007754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007756:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800775a:	2230      	movs	r2, #48	; 0x30
 800775c:	2100      	movs	r1, #0
 800775e:	4618      	mov	r0, r3
 8007760:	f000 fe2f 	bl	80083c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007764:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007768:	2200      	movs	r2, #0
 800776a:	601a      	str	r2, [r3, #0]
 800776c:	605a      	str	r2, [r3, #4]
 800776e:	609a      	str	r2, [r3, #8]
 8007770:	60da      	str	r2, [r3, #12]
 8007772:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007774:	f107 030c 	add.w	r3, r7, #12
 8007778:	2200      	movs	r2, #0
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	605a      	str	r2, [r3, #4]
 800777e:	609a      	str	r2, [r3, #8]
 8007780:	60da      	str	r2, [r3, #12]
 8007782:	611a      	str	r2, [r3, #16]
 8007784:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007786:	2300      	movs	r3, #0
 8007788:	60bb      	str	r3, [r7, #8]
 800778a:	4b32      	ldr	r3, [pc, #200]	; (8007854 <SystemClock_Config+0x104>)
 800778c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800778e:	4a31      	ldr	r2, [pc, #196]	; (8007854 <SystemClock_Config+0x104>)
 8007790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007794:	6413      	str	r3, [r2, #64]	; 0x40
 8007796:	4b2f      	ldr	r3, [pc, #188]	; (8007854 <SystemClock_Config+0x104>)
 8007798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800779e:	60bb      	str	r3, [r7, #8]
 80077a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80077a2:	2300      	movs	r3, #0
 80077a4:	607b      	str	r3, [r7, #4]
 80077a6:	4b2c      	ldr	r3, [pc, #176]	; (8007858 <SystemClock_Config+0x108>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a2b      	ldr	r2, [pc, #172]	; (8007858 <SystemClock_Config+0x108>)
 80077ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80077b0:	6013      	str	r3, [r2, #0]
 80077b2:	4b29      	ldr	r3, [pc, #164]	; (8007858 <SystemClock_Config+0x108>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80077ba:	607b      	str	r3, [r7, #4]
 80077bc:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80077be:	230e      	movs	r3, #14
 80077c0:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80077c2:	2301      	movs	r3, #1
 80077c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80077c6:	2301      	movs	r3, #1
 80077c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80077ca:	2310      	movs	r3, #16
 80077cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80077ce:	2301      	movs	r3, #1
 80077d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80077d2:	2302      	movs	r3, #2
 80077d4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80077d6:	2300      	movs	r3, #0
 80077d8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 16;
 80077da:	2310      	movs	r3, #16
 80077dc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 336;
 80077de:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80077e2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80077e4:	2304      	movs	r3, #4
 80077e6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80077e8:	2304      	movs	r3, #4
 80077ea:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80077ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7fa fe2f 	bl	8002454 <HAL_RCC_OscConfig>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80077fc:	f000 fac6 	bl	8007d8c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007800:	230f      	movs	r3, #15
 8007802:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007804:	2302      	movs	r3, #2
 8007806:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007808:	2300      	movs	r3, #0
 800780a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800780c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007810:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007812:	2300      	movs	r3, #0
 8007814:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800781a:	2102      	movs	r1, #2
 800781c:	4618      	mov	r0, r3
 800781e:	f7fb f939 	bl	8002a94 <HAL_RCC_ClockConfig>
 8007822:	4603      	mov	r3, r0
 8007824:	2b00      	cmp	r3, #0
 8007826:	d001      	beq.n	800782c <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8007828:	f000 fab0 	bl	8007d8c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800782c:	2302      	movs	r3, #2
 800782e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8007830:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007834:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007836:	f107 030c 	add.w	r3, r7, #12
 800783a:	4618      	mov	r0, r3
 800783c:	f7fb fbf6 	bl	800302c <HAL_RCCEx_PeriphCLKConfig>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d001      	beq.n	800784a <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8007846:	f000 faa1 	bl	8007d8c <Error_Handler>
  }
}
 800784a:	bf00      	nop
 800784c:	3768      	adds	r7, #104	; 0x68
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	40023800 	.word	0x40023800
 8007858:	40007000 	.word	0x40007000

0800785c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8007860:	4b06      	ldr	r3, [pc, #24]	; (800787c <MX_CRC_Init+0x20>)
 8007862:	4a07      	ldr	r2, [pc, #28]	; (8007880 <MX_CRC_Init+0x24>)
 8007864:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8007866:	4805      	ldr	r0, [pc, #20]	; (800787c <MX_CRC_Init+0x20>)
 8007868:	f7f9 f820 	bl	80008ac <HAL_CRC_Init>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d001      	beq.n	8007876 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8007872:	f000 fa8b 	bl	8007d8c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8007876:	bf00      	nop
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	20000350 	.word	0x20000350
 8007880:	40023000 	.word	0x40023000

08007884 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8007888:	4b09      	ldr	r3, [pc, #36]	; (80078b0 <MX_IWDG_Init+0x2c>)
 800788a:	4a0a      	ldr	r2, [pc, #40]	; (80078b4 <MX_IWDG_Init+0x30>)
 800788c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 800788e:	4b08      	ldr	r3, [pc, #32]	; (80078b0 <MX_IWDG_Init+0x2c>)
 8007890:	2206      	movs	r2, #6
 8007892:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 625;
 8007894:	4b06      	ldr	r3, [pc, #24]	; (80078b0 <MX_IWDG_Init+0x2c>)
 8007896:	f240 2271 	movw	r2, #625	; 0x271
 800789a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800789c:	4804      	ldr	r0, [pc, #16]	; (80078b0 <MX_IWDG_Init+0x2c>)
 800789e:	f7fa fd59 	bl	8002354 <HAL_IWDG_Init>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d001      	beq.n	80078ac <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80078a8:	f000 fa70 	bl	8007d8c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */
}
 80078ac:	bf00      	nop
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	20000344 	.word	0x20000344
 80078b4:	40003000 	.word	0x40003000

080078b8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
void MX_RTC_Init(void)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b090      	sub	sp, #64	; 0x40
 80078bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80078be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80078c2:	2200      	movs	r2, #0
 80078c4:	601a      	str	r2, [r3, #0]
 80078c6:	605a      	str	r2, [r3, #4]
 80078c8:	609a      	str	r2, [r3, #8]
 80078ca:	60da      	str	r2, [r3, #12]
 80078cc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80078ce:	2300      	movs	r3, #0
 80078d0:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80078d2:	463b      	mov	r3, r7
 80078d4:	2228      	movs	r2, #40	; 0x28
 80078d6:	2100      	movs	r1, #0
 80078d8:	4618      	mov	r0, r3
 80078da:	f000 fd72 	bl	80083c2 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80078de:	4b3b      	ldr	r3, [pc, #236]	; (80079cc <MX_RTC_Init+0x114>)
 80078e0:	4a3b      	ldr	r2, [pc, #236]	; (80079d0 <MX_RTC_Init+0x118>)
 80078e2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80078e4:	4b39      	ldr	r3, [pc, #228]	; (80079cc <MX_RTC_Init+0x114>)
 80078e6:	2200      	movs	r2, #0
 80078e8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80078ea:	4b38      	ldr	r3, [pc, #224]	; (80079cc <MX_RTC_Init+0x114>)
 80078ec:	227f      	movs	r2, #127	; 0x7f
 80078ee:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80078f0:	4b36      	ldr	r3, [pc, #216]	; (80079cc <MX_RTC_Init+0x114>)
 80078f2:	22ff      	movs	r2, #255	; 0xff
 80078f4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80078f6:	4b35      	ldr	r3, [pc, #212]	; (80079cc <MX_RTC_Init+0x114>)
 80078f8:	2200      	movs	r2, #0
 80078fa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80078fc:	4b33      	ldr	r3, [pc, #204]	; (80079cc <MX_RTC_Init+0x114>)
 80078fe:	2200      	movs	r2, #0
 8007900:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8007902:	4b32      	ldr	r3, [pc, #200]	; (80079cc <MX_RTC_Init+0x114>)
 8007904:	2200      	movs	r2, #0
 8007906:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8007908:	4830      	ldr	r0, [pc, #192]	; (80079cc <MX_RTC_Init+0x114>)
 800790a:	f7fb fda3 	bl	8003454 <HAL_RTC_Init>
 800790e:	4603      	mov	r3, r0
 8007910:	2b00      	cmp	r3, #0
 8007912:	d001      	beq.n	8007918 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8007914:	f000 fa3a 	bl	8007d8c <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 8007918:	2300      	movs	r3, #0
 800791a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0;
 800791e:	2300      	movs	r3, #0
 8007920:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0;
 8007924:	2300      	movs	r3, #0
 8007926:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800792a:	2300      	movs	r3, #0
 800792c:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800792e:	2300      	movs	r3, #0
 8007930:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8007932:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007936:	2200      	movs	r2, #0
 8007938:	4619      	mov	r1, r3
 800793a:	4824      	ldr	r0, [pc, #144]	; (80079cc <MX_RTC_Init+0x114>)
 800793c:	f7fb ff1c 	bl	8003778 <HAL_RTC_SetTime>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d001      	beq.n	800794a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8007946:	f000 fa21 	bl	8007d8c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800794a:	2301      	movs	r3, #1
 800794c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8007950:	2301      	movs	r3, #1
 8007952:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 1;
 8007956:	2301      	movs	r3, #1
 8007958:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0;
 800795c:	2300      	movs	r3, #0
 800795e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007962:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007966:	2200      	movs	r2, #0
 8007968:	4619      	mov	r1, r3
 800796a:	4818      	ldr	r0, [pc, #96]	; (80079cc <MX_RTC_Init+0x114>)
 800796c:	f7fc f870 	bl	8003a50 <HAL_RTC_SetDate>
 8007970:	4603      	mov	r3, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	d001      	beq.n	800797a <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8007976:	f000 fa09 	bl	8007d8c <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0;
 800797a:	2300      	movs	r3, #0
 800797c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 800797e:	2300      	movs	r3, #0
 8007980:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 1;
 8007982:	2301      	movs	r3, #1
 8007984:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8007986:	2300      	movs	r3, #0
 8007988:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800798a:	2300      	movs	r3, #0
 800798c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800798e:	2300      	movs	r3, #0
 8007990:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 8007992:	f04f 3380 	mov.w	r3, #2155905152	; 0x80808080
 8007996:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8007998:	2300      	movs	r3, #0
 800799a:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800799c:	2300      	movs	r3, #0
 800799e:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 1;
 80079a0:	2301      	movs	r3, #1
 80079a2:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80079a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80079aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80079ac:	463b      	mov	r3, r7
 80079ae:	2200      	movs	r2, #0
 80079b0:	4619      	mov	r1, r3
 80079b2:	4806      	ldr	r0, [pc, #24]	; (80079cc <MX_RTC_Init+0x114>)
 80079b4:	f7fc f97c 	bl	8003cb0 <HAL_RTC_SetAlarm_IT>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d001      	beq.n	80079c2 <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 80079be:	f000 f9e5 	bl	8007d8c <Error_Handler>
		0x1FFU) != HAL_OK) {
    		Error_Handler();
      	}*/
  /* USER CODE END RTC_Init 2 */

}
 80079c2:	bf00      	nop
 80079c4:	3740      	adds	r7, #64	; 0x40
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	200003f8 	.word	0x200003f8
 80079d0:	40002800 	.word	0x40002800

080079d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b08e      	sub	sp, #56	; 0x38
 80079d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80079da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80079de:	2200      	movs	r2, #0
 80079e0:	601a      	str	r2, [r3, #0]
 80079e2:	605a      	str	r2, [r3, #4]
 80079e4:	609a      	str	r2, [r3, #8]
 80079e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80079e8:	f107 0320 	add.w	r3, r7, #32
 80079ec:	2200      	movs	r2, #0
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80079f2:	1d3b      	adds	r3, r7, #4
 80079f4:	2200      	movs	r2, #0
 80079f6:	601a      	str	r2, [r3, #0]
 80079f8:	605a      	str	r2, [r3, #4]
 80079fa:	609a      	str	r2, [r3, #8]
 80079fc:	60da      	str	r2, [r3, #12]
 80079fe:	611a      	str	r2, [r3, #16]
 8007a00:	615a      	str	r2, [r3, #20]
 8007a02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007a04:	4b2c      	ldr	r3, [pc, #176]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a06:	4a2d      	ldr	r2, [pc, #180]	; (8007abc <MX_TIM3_Init+0xe8>)
 8007a08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8007a0a:	4b2b      	ldr	r3, [pc, #172]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a0c:	2253      	movs	r2, #83	; 0x53
 8007a0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a10:	4b29      	ldr	r3, [pc, #164]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a12:	2200      	movs	r2, #0
 8007a14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8007a16:	4b28      	ldr	r3, [pc, #160]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a18:	2263      	movs	r2, #99	; 0x63
 8007a1a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007a1c:	4b26      	ldr	r3, [pc, #152]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a1e:	2200      	movs	r2, #0
 8007a20:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007a22:	4b25      	ldr	r3, [pc, #148]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a24:	2200      	movs	r2, #0
 8007a26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007a28:	4823      	ldr	r0, [pc, #140]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a2a:	f7fc fd0b 	bl	8004444 <HAL_TIM_Base_Init>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d001      	beq.n	8007a38 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8007a34:	f000 f9aa 	bl	8007d8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007a38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a3c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007a3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007a42:	4619      	mov	r1, r3
 8007a44:	481c      	ldr	r0, [pc, #112]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a46:	f7fd fae1 	bl	800500c <HAL_TIM_ConfigClockSource>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d001      	beq.n	8007a54 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8007a50:	f000 f99c 	bl	8007d8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8007a54:	4818      	ldr	r0, [pc, #96]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a56:	f7fc fdf7 	bl	8004648 <HAL_TIM_PWM_Init>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d001      	beq.n	8007a64 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8007a60:	f000 f994 	bl	8007d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a64:	2300      	movs	r3, #0
 8007a66:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007a6c:	f107 0320 	add.w	r3, r7, #32
 8007a70:	4619      	mov	r1, r3
 8007a72:	4811      	ldr	r0, [pc, #68]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a74:	f7fe f986 	bl	8005d84 <HAL_TIMEx_MasterConfigSynchronization>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d001      	beq.n	8007a82 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8007a7e:	f000 f985 	bl	8007d8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007a82:	2360      	movs	r3, #96	; 0x60
 8007a84:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8007a86:	2300      	movs	r3, #0
 8007a88:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007a92:	1d3b      	adds	r3, r7, #4
 8007a94:	2200      	movs	r2, #0
 8007a96:	4619      	mov	r1, r3
 8007a98:	4807      	ldr	r0, [pc, #28]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007a9a:	f7fd f90d 	bl	8004cb8 <HAL_TIM_PWM_ConfigChannel>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d001      	beq.n	8007aa8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8007aa4:	f000 f972 	bl	8007d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8007aa8:	4803      	ldr	r0, [pc, #12]	; (8007ab8 <MX_TIM3_Init+0xe4>)
 8007aaa:	f000 fa3d 	bl	8007f28 <HAL_TIM_MspPostInit>

}
 8007aae:	bf00      	nop
 8007ab0:	3738      	adds	r7, #56	; 0x38
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	20000358 	.word	0x20000358
 8007abc:	40000400 	.word	0x40000400

08007ac0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007ac4:	4b11      	ldr	r3, [pc, #68]	; (8007b0c <MX_USART2_UART_Init+0x4c>)
 8007ac6:	4a12      	ldr	r2, [pc, #72]	; (8007b10 <MX_USART2_UART_Init+0x50>)
 8007ac8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8007aca:	4b10      	ldr	r3, [pc, #64]	; (8007b0c <MX_USART2_UART_Init+0x4c>)
 8007acc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007ad0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007ad2:	4b0e      	ldr	r3, [pc, #56]	; (8007b0c <MX_USART2_UART_Init+0x4c>)
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007ad8:	4b0c      	ldr	r3, [pc, #48]	; (8007b0c <MX_USART2_UART_Init+0x4c>)
 8007ada:	2200      	movs	r2, #0
 8007adc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007ade:	4b0b      	ldr	r3, [pc, #44]	; (8007b0c <MX_USART2_UART_Init+0x4c>)
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007ae4:	4b09      	ldr	r3, [pc, #36]	; (8007b0c <MX_USART2_UART_Init+0x4c>)
 8007ae6:	220c      	movs	r2, #12
 8007ae8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007aea:	4b08      	ldr	r3, [pc, #32]	; (8007b0c <MX_USART2_UART_Init+0x4c>)
 8007aec:	2200      	movs	r2, #0
 8007aee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007af0:	4b06      	ldr	r3, [pc, #24]	; (8007b0c <MX_USART2_UART_Init+0x4c>)
 8007af2:	2200      	movs	r2, #0
 8007af4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007af6:	4805      	ldr	r0, [pc, #20]	; (8007b0c <MX_USART2_UART_Init+0x4c>)
 8007af8:	f7fe fa16 	bl	8005f28 <HAL_UART_Init>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d001      	beq.n	8007b06 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8007b02:	f000 f943 	bl	8007d8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007b06:	bf00      	nop
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop
 8007b0c:	20000418 	.word	0x20000418
 8007b10:	40004400 	.word	0x40004400

08007b14 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	607b      	str	r3, [r7, #4]
 8007b1e:	4b10      	ldr	r3, [pc, #64]	; (8007b60 <MX_DMA_Init+0x4c>)
 8007b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b22:	4a0f      	ldr	r2, [pc, #60]	; (8007b60 <MX_DMA_Init+0x4c>)
 8007b24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007b28:	6313      	str	r3, [r2, #48]	; 0x30
 8007b2a:	4b0d      	ldr	r3, [pc, #52]	; (8007b60 <MX_DMA_Init+0x4c>)
 8007b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b32:	607b      	str	r3, [r7, #4]
 8007b34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8007b36:	2200      	movs	r2, #0
 8007b38:	2100      	movs	r1, #0
 8007b3a:	2010      	movs	r0, #16
 8007b3c:	f7f8 fe5a 	bl	80007f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8007b40:	2010      	movs	r0, #16
 8007b42:	f7f8 fe83 	bl	800084c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8007b46:	2200      	movs	r2, #0
 8007b48:	2100      	movs	r1, #0
 8007b4a:	2011      	movs	r0, #17
 8007b4c:	f7f8 fe52 	bl	80007f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8007b50:	2011      	movs	r0, #17
 8007b52:	f7f8 fe7b 	bl	800084c <HAL_NVIC_EnableIRQ>

}
 8007b56:	bf00      	nop
 8007b58:	3708      	adds	r7, #8
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}
 8007b5e:	bf00      	nop
 8007b60:	40023800 	.word	0x40023800

08007b64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b088      	sub	sp, #32
 8007b68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b6a:	f107 030c 	add.w	r3, r7, #12
 8007b6e:	2200      	movs	r2, #0
 8007b70:	601a      	str	r2, [r3, #0]
 8007b72:	605a      	str	r2, [r3, #4]
 8007b74:	609a      	str	r2, [r3, #8]
 8007b76:	60da      	str	r2, [r3, #12]
 8007b78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	60bb      	str	r3, [r7, #8]
 8007b7e:	4b18      	ldr	r3, [pc, #96]	; (8007be0 <MX_GPIO_Init+0x7c>)
 8007b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b82:	4a17      	ldr	r2, [pc, #92]	; (8007be0 <MX_GPIO_Init+0x7c>)
 8007b84:	f043 0304 	orr.w	r3, r3, #4
 8007b88:	6313      	str	r3, [r2, #48]	; 0x30
 8007b8a:	4b15      	ldr	r3, [pc, #84]	; (8007be0 <MX_GPIO_Init+0x7c>)
 8007b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b8e:	f003 0304 	and.w	r3, r3, #4
 8007b92:	60bb      	str	r3, [r7, #8]
 8007b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b96:	2300      	movs	r3, #0
 8007b98:	607b      	str	r3, [r7, #4]
 8007b9a:	4b11      	ldr	r3, [pc, #68]	; (8007be0 <MX_GPIO_Init+0x7c>)
 8007b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b9e:	4a10      	ldr	r2, [pc, #64]	; (8007be0 <MX_GPIO_Init+0x7c>)
 8007ba0:	f043 0301 	orr.w	r3, r3, #1
 8007ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8007ba6:	4b0e      	ldr	r3, [pc, #56]	; (8007be0 <MX_GPIO_Init+0x7c>)
 8007ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007baa:	f003 0301 	and.w	r3, r3, #1
 8007bae:	607b      	str	r3, [r7, #4]
 8007bb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	2120      	movs	r1, #32
 8007bb6:	480b      	ldr	r0, [pc, #44]	; (8007be4 <MX_GPIO_Init+0x80>)
 8007bb8:	f7fa fb9a 	bl	80022f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8007bbc:	2320      	movs	r3, #32
 8007bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007bcc:	f107 030c 	add.w	r3, r7, #12
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	4804      	ldr	r0, [pc, #16]	; (8007be4 <MX_GPIO_Init+0x80>)
 8007bd4:	f7fa f8e4 	bl	8001da0 <HAL_GPIO_Init>

}
 8007bd8:	bf00      	nop
 8007bda:	3720      	adds	r7, #32
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	40023800 	.word	0x40023800
 8007be4:	40020000 	.word	0x40020000

08007be8 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
	if (s_buffer._rx_single_char != '\n')
 8007c04:	4b19      	ldr	r3, [pc, #100]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c06:	7e9b      	ldrb	r3, [r3, #26]
 8007c08:	2b0a      	cmp	r3, #10
 8007c0a:	d011      	beq.n	8007c30 <HAL_UART_RxCpltCallback+0x34>
	{
		if(s_buffer._rx_index < BUFFER_SIZE)
 8007c0c:	4b17      	ldr	r3, [pc, #92]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c0e:	7e5b      	ldrb	r3, [r3, #25]
 8007c10:	2b18      	cmp	r3, #24
 8007c12:	d822      	bhi.n	8007c5a <HAL_UART_RxCpltCallback+0x5e>
		{
			s_buffer._p_rx_buffer[s_buffer._rx_index] = s_buffer._rx_single_char;
 8007c14:	4b15      	ldr	r3, [pc, #84]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c16:	7e5b      	ldrb	r3, [r3, #25]
 8007c18:	461a      	mov	r2, r3
 8007c1a:	4b14      	ldr	r3, [pc, #80]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c1c:	7e99      	ldrb	r1, [r3, #26]
 8007c1e:	4b13      	ldr	r3, [pc, #76]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c20:	5499      	strb	r1, [r3, r2]
			s_buffer._rx_index++;
 8007c22:	4b12      	ldr	r3, [pc, #72]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c24:	7e5b      	ldrb	r3, [r3, #25]
 8007c26:	3301      	adds	r3, #1
 8007c28:	b2da      	uxtb	r2, r3
 8007c2a:	4b10      	ldr	r3, [pc, #64]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c2c:	765a      	strb	r2, [r3, #25]
 8007c2e:	e014      	b.n	8007c5a <HAL_UART_RxCpltCallback+0x5e>
		}
	}
	else
	{
		s_buffer._p_rx_buffer[s_buffer._rx_index] = s_buffer._rx_single_char;
 8007c30:	4b0e      	ldr	r3, [pc, #56]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c32:	7e5b      	ldrb	r3, [r3, #25]
 8007c34:	461a      	mov	r2, r3
 8007c36:	4b0d      	ldr	r3, [pc, #52]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c38:	7e99      	ldrb	r1, [r3, #26]
 8007c3a:	4b0c      	ldr	r3, [pc, #48]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c3c:	5499      	strb	r1, [r3, r2]
		s_buffer._rx_index++;
 8007c3e:	4b0b      	ldr	r3, [pc, #44]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c40:	7e5b      	ldrb	r3, [r3, #25]
 8007c42:	3301      	adds	r3, #1
 8007c44:	b2da      	uxtb	r2, r3
 8007c46:	4b09      	ldr	r3, [pc, #36]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c48:	765a      	strb	r2, [r3, #25]
		whichCommand();
 8007c4a:	f000 f823 	bl	8007c94 <whichCommand>
		bufferInit(&s_buffer);
 8007c4e:	4807      	ldr	r0, [pc, #28]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c50:	f7ff fac6 	bl	80071e0 <bufferInit>
		s_buffer._rx_index = 0;
 8007c54:	4b05      	ldr	r3, [pc, #20]	; (8007c6c <HAL_UART_RxCpltCallback+0x70>)
 8007c56:	2200      	movs	r2, #0
 8007c58:	765a      	strb	r2, [r3, #25]
	}

#ifdef UART_RX_DMA
  HAL_UART_Receive_DMA(&huart2, &s_buffer._rx_single_char, 1);
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	4904      	ldr	r1, [pc, #16]	; (8007c70 <HAL_UART_RxCpltCallback+0x74>)
 8007c5e:	4805      	ldr	r0, [pc, #20]	; (8007c74 <HAL_UART_RxCpltCallback+0x78>)
 8007c60:	f7fe fb1e 	bl	80062a0 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_IT(&huart2, &s_buffer._rx_single_char, 1);
#endif

	//HAL_UART_Receive_IT(&huart2, &s_buffer._rx_single_char, 1);
	//HAL_UART_Receive_DMA(&huart2, &s_buffer._rx_single_char, 1);
}
 8007c64:	bf00      	nop
 8007c66:	3708      	adds	r7, #8
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	20000310 	.word	0x20000310
 8007c70:	2000032a 	.word	0x2000032a
 8007c74:	20000418 	.word	0x20000418

08007c78 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
  uart_print(TICK);
 8007c80:	4803      	ldr	r0, [pc, #12]	; (8007c90 <HAL_RTC_AlarmAEventCallback+0x18>)
 8007c82:	f000 f847 	bl	8007d14 <uart_print>
}
 8007c86:	bf00      	nop
 8007c88:	3708      	adds	r7, #8
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	080092e4 	.word	0x080092e4

08007c94 <whichCommand>:

void whichCommand (void)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b082      	sub	sp, #8
 8007c98:	af00      	add	r7, sp, #0
	char* token = strtok((char*)s_buffer._p_rx_buffer, " ");
 8007c9a:	491b      	ldr	r1, [pc, #108]	; (8007d08 <whichCommand+0x74>)
 8007c9c:	481b      	ldr	r0, [pc, #108]	; (8007d0c <whichCommand+0x78>)
 8007c9e:	f000 fbe1 	bl	8008464 <strtok>
 8007ca2:	6038      	str	r0, [r7, #0]

	for (uint8_t i = 0; i < NUM_OF_COMMANDS; i++)
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	71fb      	strb	r3, [r7, #7]
 8007ca8:	e027      	b.n	8007cfa <whichCommand+0x66>
	{
		if (strncmp(token, commands[i]._name, commands[i]._size)==0)
 8007caa:	79fa      	ldrb	r2, [r7, #7]
 8007cac:	4918      	ldr	r1, [pc, #96]	; (8007d10 <whichCommand+0x7c>)
 8007cae:	4613      	mov	r3, r2
 8007cb0:	005b      	lsls	r3, r3, #1
 8007cb2:	4413      	add	r3, r2
 8007cb4:	009b      	lsls	r3, r3, #2
 8007cb6:	440b      	add	r3, r1
 8007cb8:	6818      	ldr	r0, [r3, #0]
 8007cba:	79fa      	ldrb	r2, [r7, #7]
 8007cbc:	4914      	ldr	r1, [pc, #80]	; (8007d10 <whichCommand+0x7c>)
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	005b      	lsls	r3, r3, #1
 8007cc2:	4413      	add	r3, r2
 8007cc4:	009b      	lsls	r3, r3, #2
 8007cc6:	440b      	add	r3, r1
 8007cc8:	3304      	adds	r3, #4
 8007cca:	781b      	ldrb	r3, [r3, #0]
 8007ccc:	461a      	mov	r2, r3
 8007cce:	4601      	mov	r1, r0
 8007cd0:	6838      	ldr	r0, [r7, #0]
 8007cd2:	f000 fb9f 	bl	8008414 <strncmp>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d10b      	bne.n	8007cf4 <whichCommand+0x60>
		{
			commands[i].func_ptr(token);
 8007cdc:	79fa      	ldrb	r2, [r7, #7]
 8007cde:	490c      	ldr	r1, [pc, #48]	; (8007d10 <whichCommand+0x7c>)
 8007ce0:	4613      	mov	r3, r2
 8007ce2:	005b      	lsls	r3, r3, #1
 8007ce4:	4413      	add	r3, r2
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	440b      	add	r3, r1
 8007cea:	3308      	adds	r3, #8
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	6838      	ldr	r0, [r7, #0]
 8007cf0:	4798      	blx	r3
			return;
 8007cf2:	e005      	b.n	8007d00 <whichCommand+0x6c>
	for (uint8_t i = 0; i < NUM_OF_COMMANDS; i++)
 8007cf4:	79fb      	ldrb	r3, [r7, #7]
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	71fb      	strb	r3, [r7, #7]
 8007cfa:	79fb      	ldrb	r3, [r7, #7]
 8007cfc:	2b0d      	cmp	r3, #13
 8007cfe:	d9d4      	bls.n	8007caa <whichCommand+0x16>
		}
	}
}
 8007d00:	3708      	adds	r7, #8
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	080092ec 	.word	0x080092ec
 8007d0c:	20000310 	.word	0x20000310
 8007d10:	08009328 	.word	0x08009328

08007d14 <uart_print>:
	}
	return status;
}

void uart_print(char* token)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b082      	sub	sp, #8
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
	memcpy((char*)s_buffer._p_tx_buffer, token, strlen(token));
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f7f8 fa5f 	bl	80001e0 <strlen>
 8007d22:	4603      	mov	r3, r0
 8007d24:	461a      	mov	r2, r3
 8007d26:	6879      	ldr	r1, [r7, #4]
 8007d28:	4808      	ldr	r0, [pc, #32]	; (8007d4c <uart_print+0x38>)
 8007d2a:	f000 fb3f 	bl	80083ac <memcpy>
	//memcpy((char*)s_buffer._p_tx_buffer, token, sizeof(s_buffer._p_tx_buffer));
#ifdef UART_TX_DMA
	HAL_UART_Transmit_DMA(&huart2, s_buffer._p_tx_buffer, strlen(token));
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f7f8 fa56 	bl	80001e0 <strlen>
 8007d34:	4603      	mov	r3, r0
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	461a      	mov	r2, r3
 8007d3a:	4904      	ldr	r1, [pc, #16]	; (8007d4c <uart_print+0x38>)
 8007d3c:	4804      	ldr	r0, [pc, #16]	; (8007d50 <uart_print+0x3c>)
 8007d3e:	f7fe fa43 	bl	80061c8 <HAL_UART_Transmit_DMA>
#else
	HAL_UART_Transmit(&huart2, s_buffer._p_tx_buffer, strlen(token), 10);
#endif
}
 8007d42:	bf00      	nop
 8007d44:	3708      	adds	r7, #8
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	2000032b 	.word	0x2000032b
 8007d50:	20000418 	.word	0x20000418

08007d54 <kickDog>:

#ifdef IWDG_ENABLE
void kickDog(void)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8007d58:	4802      	ldr	r0, [pc, #8]	; (8007d64 <kickDog+0x10>)
 8007d5a:	f7fa fb6b 	bl	8002434 <HAL_IWDG_Refresh>
}
 8007d5e:	bf00      	nop
 8007d60:	bd80      	pop	{r7, pc}
 8007d62:	bf00      	nop
 8007d64:	20000344 	.word	0x20000344

08007d68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a04      	ldr	r2, [pc, #16]	; (8007d88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d101      	bne.n	8007d7e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007d7a:	f7f8 fc2b 	bl	80005d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007d7e:	bf00      	nop
 8007d80:	3708      	adds	r7, #8
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	bf00      	nop
 8007d88:	40010000 	.word	0x40010000

08007d8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	uart_print("Error");
 8007d90:	4801      	ldr	r0, [pc, #4]	; (8007d98 <Error_Handler+0xc>)
 8007d92:	f7ff ffbf 	bl	8007d14 <uart_print>
	while(1);
 8007d96:	e7fe      	b.n	8007d96 <Error_Handler+0xa>
 8007d98:	08009318 	.word	0x08009318

08007d9c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
	//s_assert_struct._file = (char*)*file;
	//s_assert_struct.try = 0xDEADBEEF;
	//memcpy((char*)s_assert_struct._file, (char*)file, strlen((char*)file));
	/*if(s_assert_struct.flag)
		return;*/
	s_assert_struct.flag = true;
 8007da6:	4b0f      	ldr	r3, [pc, #60]	; (8007de4 <assert_failed+0x48>)
 8007da8:	2201      	movs	r2, #1
 8007daa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	for (int i = 0; i < sizeof(s_assert_struct._file); i++)
 8007dae:	2300      	movs	r3, #0
 8007db0:	60fb      	str	r3, [r7, #12]
 8007db2:	e007      	b.n	8007dc4 <assert_failed+0x28>
	{
		s_assert_struct._file [i]  = 0;
 8007db4:	4a0b      	ldr	r2, [pc, #44]	; (8007de4 <assert_failed+0x48>)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	4413      	add	r3, r2
 8007dba:	2200      	movs	r2, #0
 8007dbc:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(s_assert_struct._file); i++)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	3301      	adds	r3, #1
 8007dc2:	60fb      	str	r3, [r7, #12]
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2b3b      	cmp	r3, #59	; 0x3b
 8007dc8:	d9f4      	bls.n	8007db4 <assert_failed+0x18>
	}

	strncpy((char*)s_assert_struct._file, (char*)file, sizeof(s_assert_struct._file));
 8007dca:	223c      	movs	r2, #60	; 0x3c
 8007dcc:	6879      	ldr	r1, [r7, #4]
 8007dce:	4805      	ldr	r0, [pc, #20]	; (8007de4 <assert_failed+0x48>)
 8007dd0:	f000 fb32 	bl	8008438 <strncpy>
	s_assert_struct._line = line;
 8007dd4:	4a03      	ldr	r2, [pc, #12]	; (8007de4 <assert_failed+0x48>)
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	63d3      	str	r3, [r2, #60]	; 0x3c
	/*while(1)
	{
		NVIC_SystemReset();
	}*/
  /* USER CODE END 6 */
}
 8007dda:	bf00      	nop
 8007ddc:	3710      	adds	r7, #16
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	20000000 	.word	0x20000000

08007de8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007dee:	2300      	movs	r3, #0
 8007df0:	607b      	str	r3, [r7, #4]
 8007df2:	4b10      	ldr	r3, [pc, #64]	; (8007e34 <HAL_MspInit+0x4c>)
 8007df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007df6:	4a0f      	ldr	r2, [pc, #60]	; (8007e34 <HAL_MspInit+0x4c>)
 8007df8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007dfc:	6453      	str	r3, [r2, #68]	; 0x44
 8007dfe:	4b0d      	ldr	r3, [pc, #52]	; (8007e34 <HAL_MspInit+0x4c>)
 8007e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e06:	607b      	str	r3, [r7, #4]
 8007e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	603b      	str	r3, [r7, #0]
 8007e0e:	4b09      	ldr	r3, [pc, #36]	; (8007e34 <HAL_MspInit+0x4c>)
 8007e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e12:	4a08      	ldr	r2, [pc, #32]	; (8007e34 <HAL_MspInit+0x4c>)
 8007e14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e18:	6413      	str	r3, [r2, #64]	; 0x40
 8007e1a:	4b06      	ldr	r3, [pc, #24]	; (8007e34 <HAL_MspInit+0x4c>)
 8007e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e22:	603b      	str	r3, [r7, #0]
 8007e24:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8007e26:	2007      	movs	r0, #7
 8007e28:	f7f8 fcc4 	bl	80007b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007e2c:	bf00      	nop
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	40023800 	.word	0x40023800

08007e38 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b085      	sub	sp, #20
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a0b      	ldr	r2, [pc, #44]	; (8007e74 <HAL_CRC_MspInit+0x3c>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d10d      	bne.n	8007e66 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	60fb      	str	r3, [r7, #12]
 8007e4e:	4b0a      	ldr	r3, [pc, #40]	; (8007e78 <HAL_CRC_MspInit+0x40>)
 8007e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e52:	4a09      	ldr	r2, [pc, #36]	; (8007e78 <HAL_CRC_MspInit+0x40>)
 8007e54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007e58:	6313      	str	r3, [r2, #48]	; 0x30
 8007e5a:	4b07      	ldr	r3, [pc, #28]	; (8007e78 <HAL_CRC_MspInit+0x40>)
 8007e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e62:	60fb      	str	r3, [r7, #12]
 8007e64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8007e66:	bf00      	nop
 8007e68:	3714      	adds	r7, #20
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	40023000 	.word	0x40023000
 8007e78:	40023800 	.word	0x40023800

08007e7c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a08      	ldr	r2, [pc, #32]	; (8007eac <HAL_RTC_MspInit+0x30>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d10a      	bne.n	8007ea4 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007e8e:	4b08      	ldr	r3, [pc, #32]	; (8007eb0 <HAL_RTC_MspInit+0x34>)
 8007e90:	2201      	movs	r2, #1
 8007e92:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8007e94:	2200      	movs	r2, #0
 8007e96:	2100      	movs	r1, #0
 8007e98:	2029      	movs	r0, #41	; 0x29
 8007e9a:	f7f8 fcab 	bl	80007f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8007e9e:	2029      	movs	r0, #41	; 0x29
 8007ea0:	f7f8 fcd4 	bl	800084c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8007ea4:	bf00      	nop
 8007ea6:	3708      	adds	r7, #8
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}
 8007eac:	40002800 	.word	0x40002800
 8007eb0:	42470e3c 	.word	0x42470e3c

08007eb4 <HAL_RTC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a06      	ldr	r2, [pc, #24]	; (8007edc <HAL_RTC_MspDeInit+0x28>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d105      	bne.n	8007ed2 <HAL_RTC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspDeInit 0 */

  /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 8007ec6:	4b06      	ldr	r3, [pc, #24]	; (8007ee0 <HAL_RTC_MspDeInit+0x2c>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	601a      	str	r2, [r3, #0]

    /* RTC interrupt DeInit */
    HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 8007ecc:	2029      	movs	r0, #41	; 0x29
 8007ece:	f7f8 fcd5 	bl	800087c <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN RTC_MspDeInit 1 */

  /* USER CODE END RTC_MspDeInit 1 */
  }

}
 8007ed2:	bf00      	nop
 8007ed4:	3708      	adds	r7, #8
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	40002800 	.word	0x40002800
 8007ee0:	42470e3c 	.word	0x42470e3c

08007ee4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b085      	sub	sp, #20
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a0b      	ldr	r2, [pc, #44]	; (8007f20 <HAL_TIM_Base_MspInit+0x3c>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d10d      	bne.n	8007f12 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	60fb      	str	r3, [r7, #12]
 8007efa:	4b0a      	ldr	r3, [pc, #40]	; (8007f24 <HAL_TIM_Base_MspInit+0x40>)
 8007efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007efe:	4a09      	ldr	r2, [pc, #36]	; (8007f24 <HAL_TIM_Base_MspInit+0x40>)
 8007f00:	f043 0302 	orr.w	r3, r3, #2
 8007f04:	6413      	str	r3, [r2, #64]	; 0x40
 8007f06:	4b07      	ldr	r3, [pc, #28]	; (8007f24 <HAL_TIM_Base_MspInit+0x40>)
 8007f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f0a:	f003 0302 	and.w	r3, r3, #2
 8007f0e:	60fb      	str	r3, [r7, #12]
 8007f10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8007f12:	bf00      	nop
 8007f14:	3714      	adds	r7, #20
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop
 8007f20:	40000400 	.word	0x40000400
 8007f24:	40023800 	.word	0x40023800

08007f28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b088      	sub	sp, #32
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f30:	f107 030c 	add.w	r3, r7, #12
 8007f34:	2200      	movs	r2, #0
 8007f36:	601a      	str	r2, [r3, #0]
 8007f38:	605a      	str	r2, [r3, #4]
 8007f3a:	609a      	str	r2, [r3, #8]
 8007f3c:	60da      	str	r2, [r3, #12]
 8007f3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a12      	ldr	r2, [pc, #72]	; (8007f90 <HAL_TIM_MspPostInit+0x68>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d11d      	bne.n	8007f86 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	60bb      	str	r3, [r7, #8]
 8007f4e:	4b11      	ldr	r3, [pc, #68]	; (8007f94 <HAL_TIM_MspPostInit+0x6c>)
 8007f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f52:	4a10      	ldr	r2, [pc, #64]	; (8007f94 <HAL_TIM_MspPostInit+0x6c>)
 8007f54:	f043 0301 	orr.w	r3, r3, #1
 8007f58:	6313      	str	r3, [r2, #48]	; 0x30
 8007f5a:	4b0e      	ldr	r3, [pc, #56]	; (8007f94 <HAL_TIM_MspPostInit+0x6c>)
 8007f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f5e:	f003 0301 	and.w	r3, r3, #1
 8007f62:	60bb      	str	r3, [r7, #8]
 8007f64:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007f66:	2340      	movs	r3, #64	; 0x40
 8007f68:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f6a:	2302      	movs	r3, #2
 8007f6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f72:	2300      	movs	r3, #0
 8007f74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007f76:	2302      	movs	r3, #2
 8007f78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f7a:	f107 030c 	add.w	r3, r7, #12
 8007f7e:	4619      	mov	r1, r3
 8007f80:	4805      	ldr	r0, [pc, #20]	; (8007f98 <HAL_TIM_MspPostInit+0x70>)
 8007f82:	f7f9 ff0d 	bl	8001da0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8007f86:	bf00      	nop
 8007f88:	3720      	adds	r7, #32
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	40000400 	.word	0x40000400
 8007f94:	40023800 	.word	0x40023800
 8007f98:	40020000 	.word	0x40020000

08007f9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b08a      	sub	sp, #40	; 0x28
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fa4:	f107 0314 	add.w	r3, r7, #20
 8007fa8:	2200      	movs	r2, #0
 8007faa:	601a      	str	r2, [r3, #0]
 8007fac:	605a      	str	r2, [r3, #4]
 8007fae:	609a      	str	r2, [r3, #8]
 8007fb0:	60da      	str	r2, [r3, #12]
 8007fb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a4b      	ldr	r2, [pc, #300]	; (80080e8 <HAL_UART_MspInit+0x14c>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	f040 8090 	bne.w	80080e0 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	613b      	str	r3, [r7, #16]
 8007fc4:	4b49      	ldr	r3, [pc, #292]	; (80080ec <HAL_UART_MspInit+0x150>)
 8007fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fc8:	4a48      	ldr	r2, [pc, #288]	; (80080ec <HAL_UART_MspInit+0x150>)
 8007fca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007fce:	6413      	str	r3, [r2, #64]	; 0x40
 8007fd0:	4b46      	ldr	r3, [pc, #280]	; (80080ec <HAL_UART_MspInit+0x150>)
 8007fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fd8:	613b      	str	r3, [r7, #16]
 8007fda:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007fdc:	2300      	movs	r3, #0
 8007fde:	60fb      	str	r3, [r7, #12]
 8007fe0:	4b42      	ldr	r3, [pc, #264]	; (80080ec <HAL_UART_MspInit+0x150>)
 8007fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fe4:	4a41      	ldr	r2, [pc, #260]	; (80080ec <HAL_UART_MspInit+0x150>)
 8007fe6:	f043 0301 	orr.w	r3, r3, #1
 8007fea:	6313      	str	r3, [r2, #48]	; 0x30
 8007fec:	4b3f      	ldr	r3, [pc, #252]	; (80080ec <HAL_UART_MspInit+0x150>)
 8007fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff0:	f003 0301 	and.w	r3, r3, #1
 8007ff4:	60fb      	str	r3, [r7, #12]
 8007ff6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007ff8:	230c      	movs	r3, #12
 8007ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ffc:	2302      	movs	r3, #2
 8007ffe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008000:	2300      	movs	r3, #0
 8008002:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008004:	2303      	movs	r3, #3
 8008006:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008008:	2307      	movs	r3, #7
 800800a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800800c:	f107 0314 	add.w	r3, r7, #20
 8008010:	4619      	mov	r1, r3
 8008012:	4837      	ldr	r0, [pc, #220]	; (80080f0 <HAL_UART_MspInit+0x154>)
 8008014:	f7f9 fec4 	bl	8001da0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8008018:	4b36      	ldr	r3, [pc, #216]	; (80080f4 <HAL_UART_MspInit+0x158>)
 800801a:	4a37      	ldr	r2, [pc, #220]	; (80080f8 <HAL_UART_MspInit+0x15c>)
 800801c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800801e:	4b35      	ldr	r3, [pc, #212]	; (80080f4 <HAL_UART_MspInit+0x158>)
 8008020:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008024:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008026:	4b33      	ldr	r3, [pc, #204]	; (80080f4 <HAL_UART_MspInit+0x158>)
 8008028:	2200      	movs	r2, #0
 800802a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800802c:	4b31      	ldr	r3, [pc, #196]	; (80080f4 <HAL_UART_MspInit+0x158>)
 800802e:	2200      	movs	r2, #0
 8008030:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008032:	4b30      	ldr	r3, [pc, #192]	; (80080f4 <HAL_UART_MspInit+0x158>)
 8008034:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008038:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800803a:	4b2e      	ldr	r3, [pc, #184]	; (80080f4 <HAL_UART_MspInit+0x158>)
 800803c:	2200      	movs	r2, #0
 800803e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008040:	4b2c      	ldr	r3, [pc, #176]	; (80080f4 <HAL_UART_MspInit+0x158>)
 8008042:	2200      	movs	r2, #0
 8008044:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8008046:	4b2b      	ldr	r3, [pc, #172]	; (80080f4 <HAL_UART_MspInit+0x158>)
 8008048:	2200      	movs	r2, #0
 800804a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800804c:	4b29      	ldr	r3, [pc, #164]	; (80080f4 <HAL_UART_MspInit+0x158>)
 800804e:	2200      	movs	r2, #0
 8008050:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008052:	4b28      	ldr	r3, [pc, #160]	; (80080f4 <HAL_UART_MspInit+0x158>)
 8008054:	2200      	movs	r2, #0
 8008056:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8008058:	4826      	ldr	r0, [pc, #152]	; (80080f4 <HAL_UART_MspInit+0x158>)
 800805a:	f7f8 fc85 	bl	8000968 <HAL_DMA_Init>
 800805e:	4603      	mov	r3, r0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d001      	beq.n	8008068 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8008064:	f7ff fe92 	bl	8007d8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	4a22      	ldr	r2, [pc, #136]	; (80080f4 <HAL_UART_MspInit+0x158>)
 800806c:	635a      	str	r2, [r3, #52]	; 0x34
 800806e:	4a21      	ldr	r2, [pc, #132]	; (80080f4 <HAL_UART_MspInit+0x158>)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8008074:	4b21      	ldr	r3, [pc, #132]	; (80080fc <HAL_UART_MspInit+0x160>)
 8008076:	4a22      	ldr	r2, [pc, #136]	; (8008100 <HAL_UART_MspInit+0x164>)
 8008078:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800807a:	4b20      	ldr	r3, [pc, #128]	; (80080fc <HAL_UART_MspInit+0x160>)
 800807c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008080:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008082:	4b1e      	ldr	r3, [pc, #120]	; (80080fc <HAL_UART_MspInit+0x160>)
 8008084:	2240      	movs	r2, #64	; 0x40
 8008086:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008088:	4b1c      	ldr	r3, [pc, #112]	; (80080fc <HAL_UART_MspInit+0x160>)
 800808a:	2200      	movs	r2, #0
 800808c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800808e:	4b1b      	ldr	r3, [pc, #108]	; (80080fc <HAL_UART_MspInit+0x160>)
 8008090:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008094:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008096:	4b19      	ldr	r3, [pc, #100]	; (80080fc <HAL_UART_MspInit+0x160>)
 8008098:	2200      	movs	r2, #0
 800809a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800809c:	4b17      	ldr	r3, [pc, #92]	; (80080fc <HAL_UART_MspInit+0x160>)
 800809e:	2200      	movs	r2, #0
 80080a0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80080a2:	4b16      	ldr	r3, [pc, #88]	; (80080fc <HAL_UART_MspInit+0x160>)
 80080a4:	2200      	movs	r2, #0
 80080a6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80080a8:	4b14      	ldr	r3, [pc, #80]	; (80080fc <HAL_UART_MspInit+0x160>)
 80080aa:	2200      	movs	r2, #0
 80080ac:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80080ae:	4b13      	ldr	r3, [pc, #76]	; (80080fc <HAL_UART_MspInit+0x160>)
 80080b0:	2200      	movs	r2, #0
 80080b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80080b4:	4811      	ldr	r0, [pc, #68]	; (80080fc <HAL_UART_MspInit+0x160>)
 80080b6:	f7f8 fc57 	bl	8000968 <HAL_DMA_Init>
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80080c0:	f7ff fe64 	bl	8007d8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	4a0d      	ldr	r2, [pc, #52]	; (80080fc <HAL_UART_MspInit+0x160>)
 80080c8:	631a      	str	r2, [r3, #48]	; 0x30
 80080ca:	4a0c      	ldr	r2, [pc, #48]	; (80080fc <HAL_UART_MspInit+0x160>)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80080d0:	2200      	movs	r2, #0
 80080d2:	2100      	movs	r1, #0
 80080d4:	2026      	movs	r0, #38	; 0x26
 80080d6:	f7f8 fb8d 	bl	80007f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80080da:	2026      	movs	r0, #38	; 0x26
 80080dc:	f7f8 fbb6 	bl	800084c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80080e0:	bf00      	nop
 80080e2:	3728      	adds	r7, #40	; 0x28
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}
 80080e8:	40004400 	.word	0x40004400
 80080ec:	40023800 	.word	0x40023800
 80080f0:	40020000 	.word	0x40020000
 80080f4:	200002b0 	.word	0x200002b0
 80080f8:	40026088 	.word	0x40026088
 80080fc:	20000398 	.word	0x20000398
 8008100:	400260a0 	.word	0x400260a0

08008104 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b08c      	sub	sp, #48	; 0x30
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800810c:	2300      	movs	r3, #0
 800810e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8008110:	2300      	movs	r3, #0
 8008112:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8008114:	2200      	movs	r2, #0
 8008116:	6879      	ldr	r1, [r7, #4]
 8008118:	2019      	movs	r0, #25
 800811a:	f7f8 fb6b 	bl	80007f4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800811e:	2019      	movs	r0, #25
 8008120:	f7f8 fb94 	bl	800084c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8008124:	2300      	movs	r3, #0
 8008126:	60fb      	str	r3, [r7, #12]
 8008128:	4b1e      	ldr	r3, [pc, #120]	; (80081a4 <HAL_InitTick+0xa0>)
 800812a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800812c:	4a1d      	ldr	r2, [pc, #116]	; (80081a4 <HAL_InitTick+0xa0>)
 800812e:	f043 0301 	orr.w	r3, r3, #1
 8008132:	6453      	str	r3, [r2, #68]	; 0x44
 8008134:	4b1b      	ldr	r3, [pc, #108]	; (80081a4 <HAL_InitTick+0xa0>)
 8008136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008138:	f003 0301 	and.w	r3, r3, #1
 800813c:	60fb      	str	r3, [r7, #12]
 800813e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8008140:	f107 0210 	add.w	r2, r7, #16
 8008144:	f107 0314 	add.w	r3, r7, #20
 8008148:	4611      	mov	r1, r2
 800814a:	4618      	mov	r0, r3
 800814c:	f7fa ff3c 	bl	8002fc8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8008150:	f7fa ff26 	bl	8002fa0 <HAL_RCC_GetPCLK2Freq>
 8008154:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8008156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008158:	4a13      	ldr	r2, [pc, #76]	; (80081a8 <HAL_InitTick+0xa4>)
 800815a:	fba2 2303 	umull	r2, r3, r2, r3
 800815e:	0c9b      	lsrs	r3, r3, #18
 8008160:	3b01      	subs	r3, #1
 8008162:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8008164:	4b11      	ldr	r3, [pc, #68]	; (80081ac <HAL_InitTick+0xa8>)
 8008166:	4a12      	ldr	r2, [pc, #72]	; (80081b0 <HAL_InitTick+0xac>)
 8008168:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800816a:	4b10      	ldr	r3, [pc, #64]	; (80081ac <HAL_InitTick+0xa8>)
 800816c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8008170:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8008172:	4a0e      	ldr	r2, [pc, #56]	; (80081ac <HAL_InitTick+0xa8>)
 8008174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008176:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8008178:	4b0c      	ldr	r3, [pc, #48]	; (80081ac <HAL_InitTick+0xa8>)
 800817a:	2200      	movs	r2, #0
 800817c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800817e:	4b0b      	ldr	r3, [pc, #44]	; (80081ac <HAL_InitTick+0xa8>)
 8008180:	2200      	movs	r2, #0
 8008182:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8008184:	4809      	ldr	r0, [pc, #36]	; (80081ac <HAL_InitTick+0xa8>)
 8008186:	f7fc f95d 	bl	8004444 <HAL_TIM_Base_Init>
 800818a:	4603      	mov	r3, r0
 800818c:	2b00      	cmp	r3, #0
 800818e:	d104      	bne.n	800819a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8008190:	4806      	ldr	r0, [pc, #24]	; (80081ac <HAL_InitTick+0xa8>)
 8008192:	f7fc f9f9 	bl	8004588 <HAL_TIM_Base_Start_IT>
 8008196:	4603      	mov	r3, r0
 8008198:	e000      	b.n	800819c <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800819a:	2301      	movs	r3, #1
}
 800819c:	4618      	mov	r0, r3
 800819e:	3730      	adds	r7, #48	; 0x30
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	40023800 	.word	0x40023800
 80081a8:	431bde83 	.word	0x431bde83
 80081ac:	20000458 	.word	0x20000458
 80081b0:	40010000 	.word	0x40010000

080081b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80081b4:	b480      	push	{r7}
 80081b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80081b8:	bf00      	nop
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr

080081c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80081c2:	b480      	push	{r7}
 80081c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80081c6:	e7fe      	b.n	80081c6 <HardFault_Handler+0x4>

080081c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80081c8:	b480      	push	{r7}
 80081ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80081cc:	e7fe      	b.n	80081cc <MemManage_Handler+0x4>

080081ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80081ce:	b480      	push	{r7}
 80081d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80081d2:	e7fe      	b.n	80081d2 <BusFault_Handler+0x4>

080081d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80081d4:	b480      	push	{r7}
 80081d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80081d8:	e7fe      	b.n	80081d8 <UsageFault_Handler+0x4>

080081da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80081da:	b480      	push	{r7}
 80081dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80081de:	bf00      	nop
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80081e8:	b480      	push	{r7}
 80081ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80081ec:	bf00      	nop
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr

080081f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80081f6:	b480      	push	{r7}
 80081f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80081fa:	bf00      	nop
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008204:	b480      	push	{r7}
 8008206:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008208:	bf00      	nop
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr
	...

08008214 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8008218:	4802      	ldr	r0, [pc, #8]	; (8008224 <DMA1_Stream5_IRQHandler+0x10>)
 800821a:	f7f8 fe49 	bl	8000eb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800821e:	bf00      	nop
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	200002b0 	.word	0x200002b0

08008228 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800822c:	4802      	ldr	r0, [pc, #8]	; (8008238 <DMA1_Stream6_IRQHandler+0x10>)
 800822e:	f7f8 fe3f 	bl	8000eb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8008232:	bf00      	nop
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	20000398 	.word	0x20000398

0800823c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8008240:	4802      	ldr	r0, [pc, #8]	; (800824c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8008242:	f7fc fc31 	bl	8004aa8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8008246:	bf00      	nop
 8008248:	bd80      	pop	{r7, pc}
 800824a:	bf00      	nop
 800824c:	20000458 	.word	0x20000458

08008250 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008254:	4802      	ldr	r0, [pc, #8]	; (8008260 <USART2_IRQHandler+0x10>)
 8008256:	f7fe f8a3 	bl	80063a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800825a:	bf00      	nop
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	20000418 	.word	0x20000418

08008264 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8008268:	4802      	ldr	r0, [pc, #8]	; (8008274 <RTC_Alarm_IRQHandler+0x10>)
 800826a:	f7fc f80b 	bl	8004284 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800826e:	bf00      	nop
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	200003f8 	.word	0x200003f8

08008278 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008280:	4b11      	ldr	r3, [pc, #68]	; (80082c8 <_sbrk+0x50>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d102      	bne.n	800828e <_sbrk+0x16>
		heap_end = &end;
 8008288:	4b0f      	ldr	r3, [pc, #60]	; (80082c8 <_sbrk+0x50>)
 800828a:	4a10      	ldr	r2, [pc, #64]	; (80082cc <_sbrk+0x54>)
 800828c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800828e:	4b0e      	ldr	r3, [pc, #56]	; (80082c8 <_sbrk+0x50>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008294:	4b0c      	ldr	r3, [pc, #48]	; (80082c8 <_sbrk+0x50>)
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	4413      	add	r3, r2
 800829c:	466a      	mov	r2, sp
 800829e:	4293      	cmp	r3, r2
 80082a0:	d907      	bls.n	80082b2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80082a2:	f000 f859 	bl	8008358 <__errno>
 80082a6:	4602      	mov	r2, r0
 80082a8:	230c      	movs	r3, #12
 80082aa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80082ac:	f04f 33ff 	mov.w	r3, #4294967295
 80082b0:	e006      	b.n	80082c0 <_sbrk+0x48>
	}

	heap_end += incr;
 80082b2:	4b05      	ldr	r3, [pc, #20]	; (80082c8 <_sbrk+0x50>)
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4413      	add	r3, r2
 80082ba:	4a03      	ldr	r2, [pc, #12]	; (80082c8 <_sbrk+0x50>)
 80082bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80082be:	68fb      	ldr	r3, [r7, #12]
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	3710      	adds	r7, #16
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}
 80082c8:	20000280 	.word	0x20000280
 80082cc:	200004a0 	.word	0x200004a0

080082d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80082d0:	b480      	push	{r7}
 80082d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80082d4:	4b08      	ldr	r3, [pc, #32]	; (80082f8 <SystemInit+0x28>)
 80082d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082da:	4a07      	ldr	r2, [pc, #28]	; (80082f8 <SystemInit+0x28>)
 80082dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80082e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80082e4:	4b04      	ldr	r3, [pc, #16]	; (80082f8 <SystemInit+0x28>)
 80082e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80082ea:	609a      	str	r2, [r3, #8]
#endif
}
 80082ec:	bf00      	nop
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	e000ed00 	.word	0xe000ed00

080082fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80082fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008334 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008300:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008302:	e003      	b.n	800830c <LoopCopyDataInit>

08008304 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008304:	4b0c      	ldr	r3, [pc, #48]	; (8008338 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008306:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008308:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800830a:	3104      	adds	r1, #4

0800830c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800830c:	480b      	ldr	r0, [pc, #44]	; (800833c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800830e:	4b0c      	ldr	r3, [pc, #48]	; (8008340 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008310:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008312:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008314:	d3f6      	bcc.n	8008304 <CopyDataInit>
  ldr  r2, =_sbss
 8008316:	4a0b      	ldr	r2, [pc, #44]	; (8008344 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008318:	e002      	b.n	8008320 <LoopFillZerobss>

0800831a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800831a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800831c:	f842 3b04 	str.w	r3, [r2], #4

08008320 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008320:	4b09      	ldr	r3, [pc, #36]	; (8008348 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008322:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008324:	d3f9      	bcc.n	800831a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008326:	f7ff ffd3 	bl	80082d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800832a:	f000 f81b 	bl	8008364 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800832e:	f7ff f9cf 	bl	80076d0 <main>
  bx  lr    
 8008332:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8008334:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8008338:	08009538 	.word	0x08009538
  ldr  r0, =_sdata
 800833c:	20000080 	.word	0x20000080
  ldr  r3, =_edata
 8008340:	2000025c 	.word	0x2000025c
  ldr  r2, =_sbss
 8008344:	2000025c 	.word	0x2000025c
  ldr  r3, = _ebss
 8008348:	2000049c 	.word	0x2000049c

0800834c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800834c:	e7fe      	b.n	800834c <ADC_IRQHandler>

0800834e <atoi>:
 800834e:	220a      	movs	r2, #10
 8008350:	2100      	movs	r1, #0
 8008352:	f000 b957 	b.w	8008604 <strtol>
	...

08008358 <__errno>:
 8008358:	4b01      	ldr	r3, [pc, #4]	; (8008360 <__errno+0x8>)
 800835a:	6818      	ldr	r0, [r3, #0]
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	2000008c 	.word	0x2000008c

08008364 <__libc_init_array>:
 8008364:	b570      	push	{r4, r5, r6, lr}
 8008366:	4e0d      	ldr	r6, [pc, #52]	; (800839c <__libc_init_array+0x38>)
 8008368:	4c0d      	ldr	r4, [pc, #52]	; (80083a0 <__libc_init_array+0x3c>)
 800836a:	1ba4      	subs	r4, r4, r6
 800836c:	10a4      	asrs	r4, r4, #2
 800836e:	2500      	movs	r5, #0
 8008370:	42a5      	cmp	r5, r4
 8008372:	d109      	bne.n	8008388 <__libc_init_array+0x24>
 8008374:	4e0b      	ldr	r6, [pc, #44]	; (80083a4 <__libc_init_array+0x40>)
 8008376:	4c0c      	ldr	r4, [pc, #48]	; (80083a8 <__libc_init_array+0x44>)
 8008378:	f000 fd60 	bl	8008e3c <_init>
 800837c:	1ba4      	subs	r4, r4, r6
 800837e:	10a4      	asrs	r4, r4, #2
 8008380:	2500      	movs	r5, #0
 8008382:	42a5      	cmp	r5, r4
 8008384:	d105      	bne.n	8008392 <__libc_init_array+0x2e>
 8008386:	bd70      	pop	{r4, r5, r6, pc}
 8008388:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800838c:	4798      	blx	r3
 800838e:	3501      	adds	r5, #1
 8008390:	e7ee      	b.n	8008370 <__libc_init_array+0xc>
 8008392:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008396:	4798      	blx	r3
 8008398:	3501      	adds	r5, #1
 800839a:	e7f2      	b.n	8008382 <__libc_init_array+0x1e>
 800839c:	08009530 	.word	0x08009530
 80083a0:	08009530 	.word	0x08009530
 80083a4:	08009530 	.word	0x08009530
 80083a8:	08009534 	.word	0x08009534

080083ac <memcpy>:
 80083ac:	b510      	push	{r4, lr}
 80083ae:	1e43      	subs	r3, r0, #1
 80083b0:	440a      	add	r2, r1
 80083b2:	4291      	cmp	r1, r2
 80083b4:	d100      	bne.n	80083b8 <memcpy+0xc>
 80083b6:	bd10      	pop	{r4, pc}
 80083b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083c0:	e7f7      	b.n	80083b2 <memcpy+0x6>

080083c2 <memset>:
 80083c2:	4402      	add	r2, r0
 80083c4:	4603      	mov	r3, r0
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d100      	bne.n	80083cc <memset+0xa>
 80083ca:	4770      	bx	lr
 80083cc:	f803 1b01 	strb.w	r1, [r3], #1
 80083d0:	e7f9      	b.n	80083c6 <memset+0x4>
	...

080083d4 <siprintf>:
 80083d4:	b40e      	push	{r1, r2, r3}
 80083d6:	b500      	push	{lr}
 80083d8:	b09c      	sub	sp, #112	; 0x70
 80083da:	ab1d      	add	r3, sp, #116	; 0x74
 80083dc:	9002      	str	r0, [sp, #8]
 80083de:	9006      	str	r0, [sp, #24]
 80083e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80083e4:	4809      	ldr	r0, [pc, #36]	; (800840c <siprintf+0x38>)
 80083e6:	9107      	str	r1, [sp, #28]
 80083e8:	9104      	str	r1, [sp, #16]
 80083ea:	4909      	ldr	r1, [pc, #36]	; (8008410 <siprintf+0x3c>)
 80083ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80083f0:	9105      	str	r1, [sp, #20]
 80083f2:	6800      	ldr	r0, [r0, #0]
 80083f4:	9301      	str	r3, [sp, #4]
 80083f6:	a902      	add	r1, sp, #8
 80083f8:	f000 fa3a 	bl	8008870 <_svfiprintf_r>
 80083fc:	9b02      	ldr	r3, [sp, #8]
 80083fe:	2200      	movs	r2, #0
 8008400:	701a      	strb	r2, [r3, #0]
 8008402:	b01c      	add	sp, #112	; 0x70
 8008404:	f85d eb04 	ldr.w	lr, [sp], #4
 8008408:	b003      	add	sp, #12
 800840a:	4770      	bx	lr
 800840c:	2000008c 	.word	0x2000008c
 8008410:	ffff0208 	.word	0xffff0208

08008414 <strncmp>:
 8008414:	b510      	push	{r4, lr}
 8008416:	b16a      	cbz	r2, 8008434 <strncmp+0x20>
 8008418:	3901      	subs	r1, #1
 800841a:	1884      	adds	r4, r0, r2
 800841c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008420:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008424:	4293      	cmp	r3, r2
 8008426:	d103      	bne.n	8008430 <strncmp+0x1c>
 8008428:	42a0      	cmp	r0, r4
 800842a:	d001      	beq.n	8008430 <strncmp+0x1c>
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1f5      	bne.n	800841c <strncmp+0x8>
 8008430:	1a98      	subs	r0, r3, r2
 8008432:	bd10      	pop	{r4, pc}
 8008434:	4610      	mov	r0, r2
 8008436:	e7fc      	b.n	8008432 <strncmp+0x1e>

08008438 <strncpy>:
 8008438:	b570      	push	{r4, r5, r6, lr}
 800843a:	3901      	subs	r1, #1
 800843c:	4604      	mov	r4, r0
 800843e:	b902      	cbnz	r2, 8008442 <strncpy+0xa>
 8008440:	bd70      	pop	{r4, r5, r6, pc}
 8008442:	4623      	mov	r3, r4
 8008444:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8008448:	f803 5b01 	strb.w	r5, [r3], #1
 800844c:	1e56      	subs	r6, r2, #1
 800844e:	b92d      	cbnz	r5, 800845c <strncpy+0x24>
 8008450:	4414      	add	r4, r2
 8008452:	42a3      	cmp	r3, r4
 8008454:	d0f4      	beq.n	8008440 <strncpy+0x8>
 8008456:	f803 5b01 	strb.w	r5, [r3], #1
 800845a:	e7fa      	b.n	8008452 <strncpy+0x1a>
 800845c:	461c      	mov	r4, r3
 800845e:	4632      	mov	r2, r6
 8008460:	e7ed      	b.n	800843e <strncpy+0x6>
	...

08008464 <strtok>:
 8008464:	4b13      	ldr	r3, [pc, #76]	; (80084b4 <strtok+0x50>)
 8008466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800846a:	681d      	ldr	r5, [r3, #0]
 800846c:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800846e:	4606      	mov	r6, r0
 8008470:	460f      	mov	r7, r1
 8008472:	b9b4      	cbnz	r4, 80084a2 <strtok+0x3e>
 8008474:	2050      	movs	r0, #80	; 0x50
 8008476:	f000 f8df 	bl	8008638 <malloc>
 800847a:	65a8      	str	r0, [r5, #88]	; 0x58
 800847c:	e9c0 4400 	strd	r4, r4, [r0]
 8008480:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008484:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008488:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800848c:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8008490:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8008494:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008498:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800849c:	6184      	str	r4, [r0, #24]
 800849e:	7704      	strb	r4, [r0, #28]
 80084a0:	6244      	str	r4, [r0, #36]	; 0x24
 80084a2:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80084a4:	4639      	mov	r1, r7
 80084a6:	4630      	mov	r0, r6
 80084a8:	2301      	movs	r3, #1
 80084aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084ae:	f000 b803 	b.w	80084b8 <__strtok_r>
 80084b2:	bf00      	nop
 80084b4:	2000008c 	.word	0x2000008c

080084b8 <__strtok_r>:
 80084b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084ba:	b918      	cbnz	r0, 80084c4 <__strtok_r+0xc>
 80084bc:	6810      	ldr	r0, [r2, #0]
 80084be:	b908      	cbnz	r0, 80084c4 <__strtok_r+0xc>
 80084c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084c2:	4620      	mov	r0, r4
 80084c4:	4604      	mov	r4, r0
 80084c6:	460f      	mov	r7, r1
 80084c8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80084cc:	f817 6b01 	ldrb.w	r6, [r7], #1
 80084d0:	b91e      	cbnz	r6, 80084da <__strtok_r+0x22>
 80084d2:	b96d      	cbnz	r5, 80084f0 <__strtok_r+0x38>
 80084d4:	6015      	str	r5, [r2, #0]
 80084d6:	4628      	mov	r0, r5
 80084d8:	e7f2      	b.n	80084c0 <__strtok_r+0x8>
 80084da:	42b5      	cmp	r5, r6
 80084dc:	d1f6      	bne.n	80084cc <__strtok_r+0x14>
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d1ef      	bne.n	80084c2 <__strtok_r+0xa>
 80084e2:	6014      	str	r4, [r2, #0]
 80084e4:	7003      	strb	r3, [r0, #0]
 80084e6:	e7eb      	b.n	80084c0 <__strtok_r+0x8>
 80084e8:	462b      	mov	r3, r5
 80084ea:	e00d      	b.n	8008508 <__strtok_r+0x50>
 80084ec:	b926      	cbnz	r6, 80084f8 <__strtok_r+0x40>
 80084ee:	461c      	mov	r4, r3
 80084f0:	4623      	mov	r3, r4
 80084f2:	460f      	mov	r7, r1
 80084f4:	f813 5b01 	ldrb.w	r5, [r3], #1
 80084f8:	f817 6b01 	ldrb.w	r6, [r7], #1
 80084fc:	42b5      	cmp	r5, r6
 80084fe:	d1f5      	bne.n	80084ec <__strtok_r+0x34>
 8008500:	2d00      	cmp	r5, #0
 8008502:	d0f1      	beq.n	80084e8 <__strtok_r+0x30>
 8008504:	2100      	movs	r1, #0
 8008506:	7021      	strb	r1, [r4, #0]
 8008508:	6013      	str	r3, [r2, #0]
 800850a:	e7d9      	b.n	80084c0 <__strtok_r+0x8>

0800850c <_strtol_l.isra.0>:
 800850c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008510:	4680      	mov	r8, r0
 8008512:	4689      	mov	r9, r1
 8008514:	4692      	mov	sl, r2
 8008516:	461e      	mov	r6, r3
 8008518:	460f      	mov	r7, r1
 800851a:	463d      	mov	r5, r7
 800851c:	9808      	ldr	r0, [sp, #32]
 800851e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008522:	f000 f885 	bl	8008630 <__locale_ctype_ptr_l>
 8008526:	4420      	add	r0, r4
 8008528:	7843      	ldrb	r3, [r0, #1]
 800852a:	f013 0308 	ands.w	r3, r3, #8
 800852e:	d132      	bne.n	8008596 <_strtol_l.isra.0+0x8a>
 8008530:	2c2d      	cmp	r4, #45	; 0x2d
 8008532:	d132      	bne.n	800859a <_strtol_l.isra.0+0x8e>
 8008534:	787c      	ldrb	r4, [r7, #1]
 8008536:	1cbd      	adds	r5, r7, #2
 8008538:	2201      	movs	r2, #1
 800853a:	2e00      	cmp	r6, #0
 800853c:	d05d      	beq.n	80085fa <_strtol_l.isra.0+0xee>
 800853e:	2e10      	cmp	r6, #16
 8008540:	d109      	bne.n	8008556 <_strtol_l.isra.0+0x4a>
 8008542:	2c30      	cmp	r4, #48	; 0x30
 8008544:	d107      	bne.n	8008556 <_strtol_l.isra.0+0x4a>
 8008546:	782b      	ldrb	r3, [r5, #0]
 8008548:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800854c:	2b58      	cmp	r3, #88	; 0x58
 800854e:	d14f      	bne.n	80085f0 <_strtol_l.isra.0+0xe4>
 8008550:	786c      	ldrb	r4, [r5, #1]
 8008552:	2610      	movs	r6, #16
 8008554:	3502      	adds	r5, #2
 8008556:	2a00      	cmp	r2, #0
 8008558:	bf14      	ite	ne
 800855a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800855e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008562:	2700      	movs	r7, #0
 8008564:	fbb1 fcf6 	udiv	ip, r1, r6
 8008568:	4638      	mov	r0, r7
 800856a:	fb06 1e1c 	mls	lr, r6, ip, r1
 800856e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008572:	2b09      	cmp	r3, #9
 8008574:	d817      	bhi.n	80085a6 <_strtol_l.isra.0+0x9a>
 8008576:	461c      	mov	r4, r3
 8008578:	42a6      	cmp	r6, r4
 800857a:	dd23      	ble.n	80085c4 <_strtol_l.isra.0+0xb8>
 800857c:	1c7b      	adds	r3, r7, #1
 800857e:	d007      	beq.n	8008590 <_strtol_l.isra.0+0x84>
 8008580:	4584      	cmp	ip, r0
 8008582:	d31c      	bcc.n	80085be <_strtol_l.isra.0+0xb2>
 8008584:	d101      	bne.n	800858a <_strtol_l.isra.0+0x7e>
 8008586:	45a6      	cmp	lr, r4
 8008588:	db19      	blt.n	80085be <_strtol_l.isra.0+0xb2>
 800858a:	fb00 4006 	mla	r0, r0, r6, r4
 800858e:	2701      	movs	r7, #1
 8008590:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008594:	e7eb      	b.n	800856e <_strtol_l.isra.0+0x62>
 8008596:	462f      	mov	r7, r5
 8008598:	e7bf      	b.n	800851a <_strtol_l.isra.0+0xe>
 800859a:	2c2b      	cmp	r4, #43	; 0x2b
 800859c:	bf04      	itt	eq
 800859e:	1cbd      	addeq	r5, r7, #2
 80085a0:	787c      	ldrbeq	r4, [r7, #1]
 80085a2:	461a      	mov	r2, r3
 80085a4:	e7c9      	b.n	800853a <_strtol_l.isra.0+0x2e>
 80085a6:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80085aa:	2b19      	cmp	r3, #25
 80085ac:	d801      	bhi.n	80085b2 <_strtol_l.isra.0+0xa6>
 80085ae:	3c37      	subs	r4, #55	; 0x37
 80085b0:	e7e2      	b.n	8008578 <_strtol_l.isra.0+0x6c>
 80085b2:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80085b6:	2b19      	cmp	r3, #25
 80085b8:	d804      	bhi.n	80085c4 <_strtol_l.isra.0+0xb8>
 80085ba:	3c57      	subs	r4, #87	; 0x57
 80085bc:	e7dc      	b.n	8008578 <_strtol_l.isra.0+0x6c>
 80085be:	f04f 37ff 	mov.w	r7, #4294967295
 80085c2:	e7e5      	b.n	8008590 <_strtol_l.isra.0+0x84>
 80085c4:	1c7b      	adds	r3, r7, #1
 80085c6:	d108      	bne.n	80085da <_strtol_l.isra.0+0xce>
 80085c8:	2322      	movs	r3, #34	; 0x22
 80085ca:	f8c8 3000 	str.w	r3, [r8]
 80085ce:	4608      	mov	r0, r1
 80085d0:	f1ba 0f00 	cmp.w	sl, #0
 80085d4:	d107      	bne.n	80085e6 <_strtol_l.isra.0+0xda>
 80085d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085da:	b102      	cbz	r2, 80085de <_strtol_l.isra.0+0xd2>
 80085dc:	4240      	negs	r0, r0
 80085de:	f1ba 0f00 	cmp.w	sl, #0
 80085e2:	d0f8      	beq.n	80085d6 <_strtol_l.isra.0+0xca>
 80085e4:	b10f      	cbz	r7, 80085ea <_strtol_l.isra.0+0xde>
 80085e6:	f105 39ff 	add.w	r9, r5, #4294967295
 80085ea:	f8ca 9000 	str.w	r9, [sl]
 80085ee:	e7f2      	b.n	80085d6 <_strtol_l.isra.0+0xca>
 80085f0:	2430      	movs	r4, #48	; 0x30
 80085f2:	2e00      	cmp	r6, #0
 80085f4:	d1af      	bne.n	8008556 <_strtol_l.isra.0+0x4a>
 80085f6:	2608      	movs	r6, #8
 80085f8:	e7ad      	b.n	8008556 <_strtol_l.isra.0+0x4a>
 80085fa:	2c30      	cmp	r4, #48	; 0x30
 80085fc:	d0a3      	beq.n	8008546 <_strtol_l.isra.0+0x3a>
 80085fe:	260a      	movs	r6, #10
 8008600:	e7a9      	b.n	8008556 <_strtol_l.isra.0+0x4a>
	...

08008604 <strtol>:
 8008604:	4b08      	ldr	r3, [pc, #32]	; (8008628 <strtol+0x24>)
 8008606:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008608:	681c      	ldr	r4, [r3, #0]
 800860a:	4d08      	ldr	r5, [pc, #32]	; (800862c <strtol+0x28>)
 800860c:	6a23      	ldr	r3, [r4, #32]
 800860e:	2b00      	cmp	r3, #0
 8008610:	bf08      	it	eq
 8008612:	462b      	moveq	r3, r5
 8008614:	9300      	str	r3, [sp, #0]
 8008616:	4613      	mov	r3, r2
 8008618:	460a      	mov	r2, r1
 800861a:	4601      	mov	r1, r0
 800861c:	4620      	mov	r0, r4
 800861e:	f7ff ff75 	bl	800850c <_strtol_l.isra.0>
 8008622:	b003      	add	sp, #12
 8008624:	bd30      	pop	{r4, r5, pc}
 8008626:	bf00      	nop
 8008628:	2000008c 	.word	0x2000008c
 800862c:	200000f0 	.word	0x200000f0

08008630 <__locale_ctype_ptr_l>:
 8008630:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008634:	4770      	bx	lr
	...

08008638 <malloc>:
 8008638:	4b02      	ldr	r3, [pc, #8]	; (8008644 <malloc+0xc>)
 800863a:	4601      	mov	r1, r0
 800863c:	6818      	ldr	r0, [r3, #0]
 800863e:	f000 b863 	b.w	8008708 <_malloc_r>
 8008642:	bf00      	nop
 8008644:	2000008c 	.word	0x2000008c

08008648 <__ascii_mbtowc>:
 8008648:	b082      	sub	sp, #8
 800864a:	b901      	cbnz	r1, 800864e <__ascii_mbtowc+0x6>
 800864c:	a901      	add	r1, sp, #4
 800864e:	b142      	cbz	r2, 8008662 <__ascii_mbtowc+0x1a>
 8008650:	b14b      	cbz	r3, 8008666 <__ascii_mbtowc+0x1e>
 8008652:	7813      	ldrb	r3, [r2, #0]
 8008654:	600b      	str	r3, [r1, #0]
 8008656:	7812      	ldrb	r2, [r2, #0]
 8008658:	1c10      	adds	r0, r2, #0
 800865a:	bf18      	it	ne
 800865c:	2001      	movne	r0, #1
 800865e:	b002      	add	sp, #8
 8008660:	4770      	bx	lr
 8008662:	4610      	mov	r0, r2
 8008664:	e7fb      	b.n	800865e <__ascii_mbtowc+0x16>
 8008666:	f06f 0001 	mvn.w	r0, #1
 800866a:	e7f8      	b.n	800865e <__ascii_mbtowc+0x16>

0800866c <_free_r>:
 800866c:	b538      	push	{r3, r4, r5, lr}
 800866e:	4605      	mov	r5, r0
 8008670:	2900      	cmp	r1, #0
 8008672:	d045      	beq.n	8008700 <_free_r+0x94>
 8008674:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008678:	1f0c      	subs	r4, r1, #4
 800867a:	2b00      	cmp	r3, #0
 800867c:	bfb8      	it	lt
 800867e:	18e4      	addlt	r4, r4, r3
 8008680:	f000 fbac 	bl	8008ddc <__malloc_lock>
 8008684:	4a1f      	ldr	r2, [pc, #124]	; (8008704 <_free_r+0x98>)
 8008686:	6813      	ldr	r3, [r2, #0]
 8008688:	4610      	mov	r0, r2
 800868a:	b933      	cbnz	r3, 800869a <_free_r+0x2e>
 800868c:	6063      	str	r3, [r4, #4]
 800868e:	6014      	str	r4, [r2, #0]
 8008690:	4628      	mov	r0, r5
 8008692:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008696:	f000 bba2 	b.w	8008dde <__malloc_unlock>
 800869a:	42a3      	cmp	r3, r4
 800869c:	d90c      	bls.n	80086b8 <_free_r+0x4c>
 800869e:	6821      	ldr	r1, [r4, #0]
 80086a0:	1862      	adds	r2, r4, r1
 80086a2:	4293      	cmp	r3, r2
 80086a4:	bf04      	itt	eq
 80086a6:	681a      	ldreq	r2, [r3, #0]
 80086a8:	685b      	ldreq	r3, [r3, #4]
 80086aa:	6063      	str	r3, [r4, #4]
 80086ac:	bf04      	itt	eq
 80086ae:	1852      	addeq	r2, r2, r1
 80086b0:	6022      	streq	r2, [r4, #0]
 80086b2:	6004      	str	r4, [r0, #0]
 80086b4:	e7ec      	b.n	8008690 <_free_r+0x24>
 80086b6:	4613      	mov	r3, r2
 80086b8:	685a      	ldr	r2, [r3, #4]
 80086ba:	b10a      	cbz	r2, 80086c0 <_free_r+0x54>
 80086bc:	42a2      	cmp	r2, r4
 80086be:	d9fa      	bls.n	80086b6 <_free_r+0x4a>
 80086c0:	6819      	ldr	r1, [r3, #0]
 80086c2:	1858      	adds	r0, r3, r1
 80086c4:	42a0      	cmp	r0, r4
 80086c6:	d10b      	bne.n	80086e0 <_free_r+0x74>
 80086c8:	6820      	ldr	r0, [r4, #0]
 80086ca:	4401      	add	r1, r0
 80086cc:	1858      	adds	r0, r3, r1
 80086ce:	4282      	cmp	r2, r0
 80086d0:	6019      	str	r1, [r3, #0]
 80086d2:	d1dd      	bne.n	8008690 <_free_r+0x24>
 80086d4:	6810      	ldr	r0, [r2, #0]
 80086d6:	6852      	ldr	r2, [r2, #4]
 80086d8:	605a      	str	r2, [r3, #4]
 80086da:	4401      	add	r1, r0
 80086dc:	6019      	str	r1, [r3, #0]
 80086de:	e7d7      	b.n	8008690 <_free_r+0x24>
 80086e0:	d902      	bls.n	80086e8 <_free_r+0x7c>
 80086e2:	230c      	movs	r3, #12
 80086e4:	602b      	str	r3, [r5, #0]
 80086e6:	e7d3      	b.n	8008690 <_free_r+0x24>
 80086e8:	6820      	ldr	r0, [r4, #0]
 80086ea:	1821      	adds	r1, r4, r0
 80086ec:	428a      	cmp	r2, r1
 80086ee:	bf04      	itt	eq
 80086f0:	6811      	ldreq	r1, [r2, #0]
 80086f2:	6852      	ldreq	r2, [r2, #4]
 80086f4:	6062      	str	r2, [r4, #4]
 80086f6:	bf04      	itt	eq
 80086f8:	1809      	addeq	r1, r1, r0
 80086fa:	6021      	streq	r1, [r4, #0]
 80086fc:	605c      	str	r4, [r3, #4]
 80086fe:	e7c7      	b.n	8008690 <_free_r+0x24>
 8008700:	bd38      	pop	{r3, r4, r5, pc}
 8008702:	bf00      	nop
 8008704:	20000284 	.word	0x20000284

08008708 <_malloc_r>:
 8008708:	b570      	push	{r4, r5, r6, lr}
 800870a:	1ccd      	adds	r5, r1, #3
 800870c:	f025 0503 	bic.w	r5, r5, #3
 8008710:	3508      	adds	r5, #8
 8008712:	2d0c      	cmp	r5, #12
 8008714:	bf38      	it	cc
 8008716:	250c      	movcc	r5, #12
 8008718:	2d00      	cmp	r5, #0
 800871a:	4606      	mov	r6, r0
 800871c:	db01      	blt.n	8008722 <_malloc_r+0x1a>
 800871e:	42a9      	cmp	r1, r5
 8008720:	d903      	bls.n	800872a <_malloc_r+0x22>
 8008722:	230c      	movs	r3, #12
 8008724:	6033      	str	r3, [r6, #0]
 8008726:	2000      	movs	r0, #0
 8008728:	bd70      	pop	{r4, r5, r6, pc}
 800872a:	f000 fb57 	bl	8008ddc <__malloc_lock>
 800872e:	4a21      	ldr	r2, [pc, #132]	; (80087b4 <_malloc_r+0xac>)
 8008730:	6814      	ldr	r4, [r2, #0]
 8008732:	4621      	mov	r1, r4
 8008734:	b991      	cbnz	r1, 800875c <_malloc_r+0x54>
 8008736:	4c20      	ldr	r4, [pc, #128]	; (80087b8 <_malloc_r+0xb0>)
 8008738:	6823      	ldr	r3, [r4, #0]
 800873a:	b91b      	cbnz	r3, 8008744 <_malloc_r+0x3c>
 800873c:	4630      	mov	r0, r6
 800873e:	f000 fb17 	bl	8008d70 <_sbrk_r>
 8008742:	6020      	str	r0, [r4, #0]
 8008744:	4629      	mov	r1, r5
 8008746:	4630      	mov	r0, r6
 8008748:	f000 fb12 	bl	8008d70 <_sbrk_r>
 800874c:	1c43      	adds	r3, r0, #1
 800874e:	d124      	bne.n	800879a <_malloc_r+0x92>
 8008750:	230c      	movs	r3, #12
 8008752:	6033      	str	r3, [r6, #0]
 8008754:	4630      	mov	r0, r6
 8008756:	f000 fb42 	bl	8008dde <__malloc_unlock>
 800875a:	e7e4      	b.n	8008726 <_malloc_r+0x1e>
 800875c:	680b      	ldr	r3, [r1, #0]
 800875e:	1b5b      	subs	r3, r3, r5
 8008760:	d418      	bmi.n	8008794 <_malloc_r+0x8c>
 8008762:	2b0b      	cmp	r3, #11
 8008764:	d90f      	bls.n	8008786 <_malloc_r+0x7e>
 8008766:	600b      	str	r3, [r1, #0]
 8008768:	50cd      	str	r5, [r1, r3]
 800876a:	18cc      	adds	r4, r1, r3
 800876c:	4630      	mov	r0, r6
 800876e:	f000 fb36 	bl	8008dde <__malloc_unlock>
 8008772:	f104 000b 	add.w	r0, r4, #11
 8008776:	1d23      	adds	r3, r4, #4
 8008778:	f020 0007 	bic.w	r0, r0, #7
 800877c:	1ac3      	subs	r3, r0, r3
 800877e:	d0d3      	beq.n	8008728 <_malloc_r+0x20>
 8008780:	425a      	negs	r2, r3
 8008782:	50e2      	str	r2, [r4, r3]
 8008784:	e7d0      	b.n	8008728 <_malloc_r+0x20>
 8008786:	428c      	cmp	r4, r1
 8008788:	684b      	ldr	r3, [r1, #4]
 800878a:	bf16      	itet	ne
 800878c:	6063      	strne	r3, [r4, #4]
 800878e:	6013      	streq	r3, [r2, #0]
 8008790:	460c      	movne	r4, r1
 8008792:	e7eb      	b.n	800876c <_malloc_r+0x64>
 8008794:	460c      	mov	r4, r1
 8008796:	6849      	ldr	r1, [r1, #4]
 8008798:	e7cc      	b.n	8008734 <_malloc_r+0x2c>
 800879a:	1cc4      	adds	r4, r0, #3
 800879c:	f024 0403 	bic.w	r4, r4, #3
 80087a0:	42a0      	cmp	r0, r4
 80087a2:	d005      	beq.n	80087b0 <_malloc_r+0xa8>
 80087a4:	1a21      	subs	r1, r4, r0
 80087a6:	4630      	mov	r0, r6
 80087a8:	f000 fae2 	bl	8008d70 <_sbrk_r>
 80087ac:	3001      	adds	r0, #1
 80087ae:	d0cf      	beq.n	8008750 <_malloc_r+0x48>
 80087b0:	6025      	str	r5, [r4, #0]
 80087b2:	e7db      	b.n	800876c <_malloc_r+0x64>
 80087b4:	20000284 	.word	0x20000284
 80087b8:	20000288 	.word	0x20000288

080087bc <__ssputs_r>:
 80087bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087c0:	688e      	ldr	r6, [r1, #8]
 80087c2:	429e      	cmp	r6, r3
 80087c4:	4682      	mov	sl, r0
 80087c6:	460c      	mov	r4, r1
 80087c8:	4690      	mov	r8, r2
 80087ca:	4699      	mov	r9, r3
 80087cc:	d837      	bhi.n	800883e <__ssputs_r+0x82>
 80087ce:	898a      	ldrh	r2, [r1, #12]
 80087d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80087d4:	d031      	beq.n	800883a <__ssputs_r+0x7e>
 80087d6:	6825      	ldr	r5, [r4, #0]
 80087d8:	6909      	ldr	r1, [r1, #16]
 80087da:	1a6f      	subs	r7, r5, r1
 80087dc:	6965      	ldr	r5, [r4, #20]
 80087de:	2302      	movs	r3, #2
 80087e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087e4:	fb95 f5f3 	sdiv	r5, r5, r3
 80087e8:	f109 0301 	add.w	r3, r9, #1
 80087ec:	443b      	add	r3, r7
 80087ee:	429d      	cmp	r5, r3
 80087f0:	bf38      	it	cc
 80087f2:	461d      	movcc	r5, r3
 80087f4:	0553      	lsls	r3, r2, #21
 80087f6:	d530      	bpl.n	800885a <__ssputs_r+0x9e>
 80087f8:	4629      	mov	r1, r5
 80087fa:	f7ff ff85 	bl	8008708 <_malloc_r>
 80087fe:	4606      	mov	r6, r0
 8008800:	b950      	cbnz	r0, 8008818 <__ssputs_r+0x5c>
 8008802:	230c      	movs	r3, #12
 8008804:	f8ca 3000 	str.w	r3, [sl]
 8008808:	89a3      	ldrh	r3, [r4, #12]
 800880a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800880e:	81a3      	strh	r3, [r4, #12]
 8008810:	f04f 30ff 	mov.w	r0, #4294967295
 8008814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008818:	463a      	mov	r2, r7
 800881a:	6921      	ldr	r1, [r4, #16]
 800881c:	f7ff fdc6 	bl	80083ac <memcpy>
 8008820:	89a3      	ldrh	r3, [r4, #12]
 8008822:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800882a:	81a3      	strh	r3, [r4, #12]
 800882c:	6126      	str	r6, [r4, #16]
 800882e:	6165      	str	r5, [r4, #20]
 8008830:	443e      	add	r6, r7
 8008832:	1bed      	subs	r5, r5, r7
 8008834:	6026      	str	r6, [r4, #0]
 8008836:	60a5      	str	r5, [r4, #8]
 8008838:	464e      	mov	r6, r9
 800883a:	454e      	cmp	r6, r9
 800883c:	d900      	bls.n	8008840 <__ssputs_r+0x84>
 800883e:	464e      	mov	r6, r9
 8008840:	4632      	mov	r2, r6
 8008842:	4641      	mov	r1, r8
 8008844:	6820      	ldr	r0, [r4, #0]
 8008846:	f000 fab0 	bl	8008daa <memmove>
 800884a:	68a3      	ldr	r3, [r4, #8]
 800884c:	1b9b      	subs	r3, r3, r6
 800884e:	60a3      	str	r3, [r4, #8]
 8008850:	6823      	ldr	r3, [r4, #0]
 8008852:	441e      	add	r6, r3
 8008854:	6026      	str	r6, [r4, #0]
 8008856:	2000      	movs	r0, #0
 8008858:	e7dc      	b.n	8008814 <__ssputs_r+0x58>
 800885a:	462a      	mov	r2, r5
 800885c:	f000 fac0 	bl	8008de0 <_realloc_r>
 8008860:	4606      	mov	r6, r0
 8008862:	2800      	cmp	r0, #0
 8008864:	d1e2      	bne.n	800882c <__ssputs_r+0x70>
 8008866:	6921      	ldr	r1, [r4, #16]
 8008868:	4650      	mov	r0, sl
 800886a:	f7ff feff 	bl	800866c <_free_r>
 800886e:	e7c8      	b.n	8008802 <__ssputs_r+0x46>

08008870 <_svfiprintf_r>:
 8008870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008874:	461d      	mov	r5, r3
 8008876:	898b      	ldrh	r3, [r1, #12]
 8008878:	061f      	lsls	r7, r3, #24
 800887a:	b09d      	sub	sp, #116	; 0x74
 800887c:	4680      	mov	r8, r0
 800887e:	460c      	mov	r4, r1
 8008880:	4616      	mov	r6, r2
 8008882:	d50f      	bpl.n	80088a4 <_svfiprintf_r+0x34>
 8008884:	690b      	ldr	r3, [r1, #16]
 8008886:	b96b      	cbnz	r3, 80088a4 <_svfiprintf_r+0x34>
 8008888:	2140      	movs	r1, #64	; 0x40
 800888a:	f7ff ff3d 	bl	8008708 <_malloc_r>
 800888e:	6020      	str	r0, [r4, #0]
 8008890:	6120      	str	r0, [r4, #16]
 8008892:	b928      	cbnz	r0, 80088a0 <_svfiprintf_r+0x30>
 8008894:	230c      	movs	r3, #12
 8008896:	f8c8 3000 	str.w	r3, [r8]
 800889a:	f04f 30ff 	mov.w	r0, #4294967295
 800889e:	e0c8      	b.n	8008a32 <_svfiprintf_r+0x1c2>
 80088a0:	2340      	movs	r3, #64	; 0x40
 80088a2:	6163      	str	r3, [r4, #20]
 80088a4:	2300      	movs	r3, #0
 80088a6:	9309      	str	r3, [sp, #36]	; 0x24
 80088a8:	2320      	movs	r3, #32
 80088aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088ae:	2330      	movs	r3, #48	; 0x30
 80088b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088b4:	9503      	str	r5, [sp, #12]
 80088b6:	f04f 0b01 	mov.w	fp, #1
 80088ba:	4637      	mov	r7, r6
 80088bc:	463d      	mov	r5, r7
 80088be:	f815 3b01 	ldrb.w	r3, [r5], #1
 80088c2:	b10b      	cbz	r3, 80088c8 <_svfiprintf_r+0x58>
 80088c4:	2b25      	cmp	r3, #37	; 0x25
 80088c6:	d13e      	bne.n	8008946 <_svfiprintf_r+0xd6>
 80088c8:	ebb7 0a06 	subs.w	sl, r7, r6
 80088cc:	d00b      	beq.n	80088e6 <_svfiprintf_r+0x76>
 80088ce:	4653      	mov	r3, sl
 80088d0:	4632      	mov	r2, r6
 80088d2:	4621      	mov	r1, r4
 80088d4:	4640      	mov	r0, r8
 80088d6:	f7ff ff71 	bl	80087bc <__ssputs_r>
 80088da:	3001      	adds	r0, #1
 80088dc:	f000 80a4 	beq.w	8008a28 <_svfiprintf_r+0x1b8>
 80088e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e2:	4453      	add	r3, sl
 80088e4:	9309      	str	r3, [sp, #36]	; 0x24
 80088e6:	783b      	ldrb	r3, [r7, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f000 809d 	beq.w	8008a28 <_svfiprintf_r+0x1b8>
 80088ee:	2300      	movs	r3, #0
 80088f0:	f04f 32ff 	mov.w	r2, #4294967295
 80088f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088f8:	9304      	str	r3, [sp, #16]
 80088fa:	9307      	str	r3, [sp, #28]
 80088fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008900:	931a      	str	r3, [sp, #104]	; 0x68
 8008902:	462f      	mov	r7, r5
 8008904:	2205      	movs	r2, #5
 8008906:	f817 1b01 	ldrb.w	r1, [r7], #1
 800890a:	4850      	ldr	r0, [pc, #320]	; (8008a4c <_svfiprintf_r+0x1dc>)
 800890c:	f7f7 fc70 	bl	80001f0 <memchr>
 8008910:	9b04      	ldr	r3, [sp, #16]
 8008912:	b9d0      	cbnz	r0, 800894a <_svfiprintf_r+0xda>
 8008914:	06d9      	lsls	r1, r3, #27
 8008916:	bf44      	itt	mi
 8008918:	2220      	movmi	r2, #32
 800891a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800891e:	071a      	lsls	r2, r3, #28
 8008920:	bf44      	itt	mi
 8008922:	222b      	movmi	r2, #43	; 0x2b
 8008924:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008928:	782a      	ldrb	r2, [r5, #0]
 800892a:	2a2a      	cmp	r2, #42	; 0x2a
 800892c:	d015      	beq.n	800895a <_svfiprintf_r+0xea>
 800892e:	9a07      	ldr	r2, [sp, #28]
 8008930:	462f      	mov	r7, r5
 8008932:	2000      	movs	r0, #0
 8008934:	250a      	movs	r5, #10
 8008936:	4639      	mov	r1, r7
 8008938:	f811 3b01 	ldrb.w	r3, [r1], #1
 800893c:	3b30      	subs	r3, #48	; 0x30
 800893e:	2b09      	cmp	r3, #9
 8008940:	d94d      	bls.n	80089de <_svfiprintf_r+0x16e>
 8008942:	b1b8      	cbz	r0, 8008974 <_svfiprintf_r+0x104>
 8008944:	e00f      	b.n	8008966 <_svfiprintf_r+0xf6>
 8008946:	462f      	mov	r7, r5
 8008948:	e7b8      	b.n	80088bc <_svfiprintf_r+0x4c>
 800894a:	4a40      	ldr	r2, [pc, #256]	; (8008a4c <_svfiprintf_r+0x1dc>)
 800894c:	1a80      	subs	r0, r0, r2
 800894e:	fa0b f000 	lsl.w	r0, fp, r0
 8008952:	4318      	orrs	r0, r3
 8008954:	9004      	str	r0, [sp, #16]
 8008956:	463d      	mov	r5, r7
 8008958:	e7d3      	b.n	8008902 <_svfiprintf_r+0x92>
 800895a:	9a03      	ldr	r2, [sp, #12]
 800895c:	1d11      	adds	r1, r2, #4
 800895e:	6812      	ldr	r2, [r2, #0]
 8008960:	9103      	str	r1, [sp, #12]
 8008962:	2a00      	cmp	r2, #0
 8008964:	db01      	blt.n	800896a <_svfiprintf_r+0xfa>
 8008966:	9207      	str	r2, [sp, #28]
 8008968:	e004      	b.n	8008974 <_svfiprintf_r+0x104>
 800896a:	4252      	negs	r2, r2
 800896c:	f043 0302 	orr.w	r3, r3, #2
 8008970:	9207      	str	r2, [sp, #28]
 8008972:	9304      	str	r3, [sp, #16]
 8008974:	783b      	ldrb	r3, [r7, #0]
 8008976:	2b2e      	cmp	r3, #46	; 0x2e
 8008978:	d10c      	bne.n	8008994 <_svfiprintf_r+0x124>
 800897a:	787b      	ldrb	r3, [r7, #1]
 800897c:	2b2a      	cmp	r3, #42	; 0x2a
 800897e:	d133      	bne.n	80089e8 <_svfiprintf_r+0x178>
 8008980:	9b03      	ldr	r3, [sp, #12]
 8008982:	1d1a      	adds	r2, r3, #4
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	9203      	str	r2, [sp, #12]
 8008988:	2b00      	cmp	r3, #0
 800898a:	bfb8      	it	lt
 800898c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008990:	3702      	adds	r7, #2
 8008992:	9305      	str	r3, [sp, #20]
 8008994:	4d2e      	ldr	r5, [pc, #184]	; (8008a50 <_svfiprintf_r+0x1e0>)
 8008996:	7839      	ldrb	r1, [r7, #0]
 8008998:	2203      	movs	r2, #3
 800899a:	4628      	mov	r0, r5
 800899c:	f7f7 fc28 	bl	80001f0 <memchr>
 80089a0:	b138      	cbz	r0, 80089b2 <_svfiprintf_r+0x142>
 80089a2:	2340      	movs	r3, #64	; 0x40
 80089a4:	1b40      	subs	r0, r0, r5
 80089a6:	fa03 f000 	lsl.w	r0, r3, r0
 80089aa:	9b04      	ldr	r3, [sp, #16]
 80089ac:	4303      	orrs	r3, r0
 80089ae:	3701      	adds	r7, #1
 80089b0:	9304      	str	r3, [sp, #16]
 80089b2:	7839      	ldrb	r1, [r7, #0]
 80089b4:	4827      	ldr	r0, [pc, #156]	; (8008a54 <_svfiprintf_r+0x1e4>)
 80089b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089ba:	2206      	movs	r2, #6
 80089bc:	1c7e      	adds	r6, r7, #1
 80089be:	f7f7 fc17 	bl	80001f0 <memchr>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	d038      	beq.n	8008a38 <_svfiprintf_r+0x1c8>
 80089c6:	4b24      	ldr	r3, [pc, #144]	; (8008a58 <_svfiprintf_r+0x1e8>)
 80089c8:	bb13      	cbnz	r3, 8008a10 <_svfiprintf_r+0x1a0>
 80089ca:	9b03      	ldr	r3, [sp, #12]
 80089cc:	3307      	adds	r3, #7
 80089ce:	f023 0307 	bic.w	r3, r3, #7
 80089d2:	3308      	adds	r3, #8
 80089d4:	9303      	str	r3, [sp, #12]
 80089d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089d8:	444b      	add	r3, r9
 80089da:	9309      	str	r3, [sp, #36]	; 0x24
 80089dc:	e76d      	b.n	80088ba <_svfiprintf_r+0x4a>
 80089de:	fb05 3202 	mla	r2, r5, r2, r3
 80089e2:	2001      	movs	r0, #1
 80089e4:	460f      	mov	r7, r1
 80089e6:	e7a6      	b.n	8008936 <_svfiprintf_r+0xc6>
 80089e8:	2300      	movs	r3, #0
 80089ea:	3701      	adds	r7, #1
 80089ec:	9305      	str	r3, [sp, #20]
 80089ee:	4619      	mov	r1, r3
 80089f0:	250a      	movs	r5, #10
 80089f2:	4638      	mov	r0, r7
 80089f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089f8:	3a30      	subs	r2, #48	; 0x30
 80089fa:	2a09      	cmp	r2, #9
 80089fc:	d903      	bls.n	8008a06 <_svfiprintf_r+0x196>
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d0c8      	beq.n	8008994 <_svfiprintf_r+0x124>
 8008a02:	9105      	str	r1, [sp, #20]
 8008a04:	e7c6      	b.n	8008994 <_svfiprintf_r+0x124>
 8008a06:	fb05 2101 	mla	r1, r5, r1, r2
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	4607      	mov	r7, r0
 8008a0e:	e7f0      	b.n	80089f2 <_svfiprintf_r+0x182>
 8008a10:	ab03      	add	r3, sp, #12
 8008a12:	9300      	str	r3, [sp, #0]
 8008a14:	4622      	mov	r2, r4
 8008a16:	4b11      	ldr	r3, [pc, #68]	; (8008a5c <_svfiprintf_r+0x1ec>)
 8008a18:	a904      	add	r1, sp, #16
 8008a1a:	4640      	mov	r0, r8
 8008a1c:	f3af 8000 	nop.w
 8008a20:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008a24:	4681      	mov	r9, r0
 8008a26:	d1d6      	bne.n	80089d6 <_svfiprintf_r+0x166>
 8008a28:	89a3      	ldrh	r3, [r4, #12]
 8008a2a:	065b      	lsls	r3, r3, #25
 8008a2c:	f53f af35 	bmi.w	800889a <_svfiprintf_r+0x2a>
 8008a30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a32:	b01d      	add	sp, #116	; 0x74
 8008a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a38:	ab03      	add	r3, sp, #12
 8008a3a:	9300      	str	r3, [sp, #0]
 8008a3c:	4622      	mov	r2, r4
 8008a3e:	4b07      	ldr	r3, [pc, #28]	; (8008a5c <_svfiprintf_r+0x1ec>)
 8008a40:	a904      	add	r1, sp, #16
 8008a42:	4640      	mov	r0, r8
 8008a44:	f000 f882 	bl	8008b4c <_printf_i>
 8008a48:	e7ea      	b.n	8008a20 <_svfiprintf_r+0x1b0>
 8008a4a:	bf00      	nop
 8008a4c:	080093f2 	.word	0x080093f2
 8008a50:	080093f8 	.word	0x080093f8
 8008a54:	080093fc 	.word	0x080093fc
 8008a58:	00000000 	.word	0x00000000
 8008a5c:	080087bd 	.word	0x080087bd

08008a60 <_printf_common>:
 8008a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a64:	4691      	mov	r9, r2
 8008a66:	461f      	mov	r7, r3
 8008a68:	688a      	ldr	r2, [r1, #8]
 8008a6a:	690b      	ldr	r3, [r1, #16]
 8008a6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a70:	4293      	cmp	r3, r2
 8008a72:	bfb8      	it	lt
 8008a74:	4613      	movlt	r3, r2
 8008a76:	f8c9 3000 	str.w	r3, [r9]
 8008a7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a7e:	4606      	mov	r6, r0
 8008a80:	460c      	mov	r4, r1
 8008a82:	b112      	cbz	r2, 8008a8a <_printf_common+0x2a>
 8008a84:	3301      	adds	r3, #1
 8008a86:	f8c9 3000 	str.w	r3, [r9]
 8008a8a:	6823      	ldr	r3, [r4, #0]
 8008a8c:	0699      	lsls	r1, r3, #26
 8008a8e:	bf42      	ittt	mi
 8008a90:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008a94:	3302      	addmi	r3, #2
 8008a96:	f8c9 3000 	strmi.w	r3, [r9]
 8008a9a:	6825      	ldr	r5, [r4, #0]
 8008a9c:	f015 0506 	ands.w	r5, r5, #6
 8008aa0:	d107      	bne.n	8008ab2 <_printf_common+0x52>
 8008aa2:	f104 0a19 	add.w	sl, r4, #25
 8008aa6:	68e3      	ldr	r3, [r4, #12]
 8008aa8:	f8d9 2000 	ldr.w	r2, [r9]
 8008aac:	1a9b      	subs	r3, r3, r2
 8008aae:	42ab      	cmp	r3, r5
 8008ab0:	dc28      	bgt.n	8008b04 <_printf_common+0xa4>
 8008ab2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008ab6:	6822      	ldr	r2, [r4, #0]
 8008ab8:	3300      	adds	r3, #0
 8008aba:	bf18      	it	ne
 8008abc:	2301      	movne	r3, #1
 8008abe:	0692      	lsls	r2, r2, #26
 8008ac0:	d42d      	bmi.n	8008b1e <_printf_common+0xbe>
 8008ac2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ac6:	4639      	mov	r1, r7
 8008ac8:	4630      	mov	r0, r6
 8008aca:	47c0      	blx	r8
 8008acc:	3001      	adds	r0, #1
 8008ace:	d020      	beq.n	8008b12 <_printf_common+0xb2>
 8008ad0:	6823      	ldr	r3, [r4, #0]
 8008ad2:	68e5      	ldr	r5, [r4, #12]
 8008ad4:	f8d9 2000 	ldr.w	r2, [r9]
 8008ad8:	f003 0306 	and.w	r3, r3, #6
 8008adc:	2b04      	cmp	r3, #4
 8008ade:	bf08      	it	eq
 8008ae0:	1aad      	subeq	r5, r5, r2
 8008ae2:	68a3      	ldr	r3, [r4, #8]
 8008ae4:	6922      	ldr	r2, [r4, #16]
 8008ae6:	bf0c      	ite	eq
 8008ae8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008aec:	2500      	movne	r5, #0
 8008aee:	4293      	cmp	r3, r2
 8008af0:	bfc4      	itt	gt
 8008af2:	1a9b      	subgt	r3, r3, r2
 8008af4:	18ed      	addgt	r5, r5, r3
 8008af6:	f04f 0900 	mov.w	r9, #0
 8008afa:	341a      	adds	r4, #26
 8008afc:	454d      	cmp	r5, r9
 8008afe:	d11a      	bne.n	8008b36 <_printf_common+0xd6>
 8008b00:	2000      	movs	r0, #0
 8008b02:	e008      	b.n	8008b16 <_printf_common+0xb6>
 8008b04:	2301      	movs	r3, #1
 8008b06:	4652      	mov	r2, sl
 8008b08:	4639      	mov	r1, r7
 8008b0a:	4630      	mov	r0, r6
 8008b0c:	47c0      	blx	r8
 8008b0e:	3001      	adds	r0, #1
 8008b10:	d103      	bne.n	8008b1a <_printf_common+0xba>
 8008b12:	f04f 30ff 	mov.w	r0, #4294967295
 8008b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b1a:	3501      	adds	r5, #1
 8008b1c:	e7c3      	b.n	8008aa6 <_printf_common+0x46>
 8008b1e:	18e1      	adds	r1, r4, r3
 8008b20:	1c5a      	adds	r2, r3, #1
 8008b22:	2030      	movs	r0, #48	; 0x30
 8008b24:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b28:	4422      	add	r2, r4
 8008b2a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b2e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b32:	3302      	adds	r3, #2
 8008b34:	e7c5      	b.n	8008ac2 <_printf_common+0x62>
 8008b36:	2301      	movs	r3, #1
 8008b38:	4622      	mov	r2, r4
 8008b3a:	4639      	mov	r1, r7
 8008b3c:	4630      	mov	r0, r6
 8008b3e:	47c0      	blx	r8
 8008b40:	3001      	adds	r0, #1
 8008b42:	d0e6      	beq.n	8008b12 <_printf_common+0xb2>
 8008b44:	f109 0901 	add.w	r9, r9, #1
 8008b48:	e7d8      	b.n	8008afc <_printf_common+0x9c>
	...

08008b4c <_printf_i>:
 8008b4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b50:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008b54:	460c      	mov	r4, r1
 8008b56:	7e09      	ldrb	r1, [r1, #24]
 8008b58:	b085      	sub	sp, #20
 8008b5a:	296e      	cmp	r1, #110	; 0x6e
 8008b5c:	4617      	mov	r7, r2
 8008b5e:	4606      	mov	r6, r0
 8008b60:	4698      	mov	r8, r3
 8008b62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b64:	f000 80b3 	beq.w	8008cce <_printf_i+0x182>
 8008b68:	d822      	bhi.n	8008bb0 <_printf_i+0x64>
 8008b6a:	2963      	cmp	r1, #99	; 0x63
 8008b6c:	d036      	beq.n	8008bdc <_printf_i+0x90>
 8008b6e:	d80a      	bhi.n	8008b86 <_printf_i+0x3a>
 8008b70:	2900      	cmp	r1, #0
 8008b72:	f000 80b9 	beq.w	8008ce8 <_printf_i+0x19c>
 8008b76:	2958      	cmp	r1, #88	; 0x58
 8008b78:	f000 8083 	beq.w	8008c82 <_printf_i+0x136>
 8008b7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b80:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008b84:	e032      	b.n	8008bec <_printf_i+0xa0>
 8008b86:	2964      	cmp	r1, #100	; 0x64
 8008b88:	d001      	beq.n	8008b8e <_printf_i+0x42>
 8008b8a:	2969      	cmp	r1, #105	; 0x69
 8008b8c:	d1f6      	bne.n	8008b7c <_printf_i+0x30>
 8008b8e:	6820      	ldr	r0, [r4, #0]
 8008b90:	6813      	ldr	r3, [r2, #0]
 8008b92:	0605      	lsls	r5, r0, #24
 8008b94:	f103 0104 	add.w	r1, r3, #4
 8008b98:	d52a      	bpl.n	8008bf0 <_printf_i+0xa4>
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	6011      	str	r1, [r2, #0]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	da03      	bge.n	8008baa <_printf_i+0x5e>
 8008ba2:	222d      	movs	r2, #45	; 0x2d
 8008ba4:	425b      	negs	r3, r3
 8008ba6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008baa:	486f      	ldr	r0, [pc, #444]	; (8008d68 <_printf_i+0x21c>)
 8008bac:	220a      	movs	r2, #10
 8008bae:	e039      	b.n	8008c24 <_printf_i+0xd8>
 8008bb0:	2973      	cmp	r1, #115	; 0x73
 8008bb2:	f000 809d 	beq.w	8008cf0 <_printf_i+0x1a4>
 8008bb6:	d808      	bhi.n	8008bca <_printf_i+0x7e>
 8008bb8:	296f      	cmp	r1, #111	; 0x6f
 8008bba:	d020      	beq.n	8008bfe <_printf_i+0xb2>
 8008bbc:	2970      	cmp	r1, #112	; 0x70
 8008bbe:	d1dd      	bne.n	8008b7c <_printf_i+0x30>
 8008bc0:	6823      	ldr	r3, [r4, #0]
 8008bc2:	f043 0320 	orr.w	r3, r3, #32
 8008bc6:	6023      	str	r3, [r4, #0]
 8008bc8:	e003      	b.n	8008bd2 <_printf_i+0x86>
 8008bca:	2975      	cmp	r1, #117	; 0x75
 8008bcc:	d017      	beq.n	8008bfe <_printf_i+0xb2>
 8008bce:	2978      	cmp	r1, #120	; 0x78
 8008bd0:	d1d4      	bne.n	8008b7c <_printf_i+0x30>
 8008bd2:	2378      	movs	r3, #120	; 0x78
 8008bd4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008bd8:	4864      	ldr	r0, [pc, #400]	; (8008d6c <_printf_i+0x220>)
 8008bda:	e055      	b.n	8008c88 <_printf_i+0x13c>
 8008bdc:	6813      	ldr	r3, [r2, #0]
 8008bde:	1d19      	adds	r1, r3, #4
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	6011      	str	r1, [r2, #0]
 8008be4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008be8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008bec:	2301      	movs	r3, #1
 8008bee:	e08c      	b.n	8008d0a <_printf_i+0x1be>
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	6011      	str	r1, [r2, #0]
 8008bf4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008bf8:	bf18      	it	ne
 8008bfa:	b21b      	sxthne	r3, r3
 8008bfc:	e7cf      	b.n	8008b9e <_printf_i+0x52>
 8008bfe:	6813      	ldr	r3, [r2, #0]
 8008c00:	6825      	ldr	r5, [r4, #0]
 8008c02:	1d18      	adds	r0, r3, #4
 8008c04:	6010      	str	r0, [r2, #0]
 8008c06:	0628      	lsls	r0, r5, #24
 8008c08:	d501      	bpl.n	8008c0e <_printf_i+0xc2>
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	e002      	b.n	8008c14 <_printf_i+0xc8>
 8008c0e:	0668      	lsls	r0, r5, #25
 8008c10:	d5fb      	bpl.n	8008c0a <_printf_i+0xbe>
 8008c12:	881b      	ldrh	r3, [r3, #0]
 8008c14:	4854      	ldr	r0, [pc, #336]	; (8008d68 <_printf_i+0x21c>)
 8008c16:	296f      	cmp	r1, #111	; 0x6f
 8008c18:	bf14      	ite	ne
 8008c1a:	220a      	movne	r2, #10
 8008c1c:	2208      	moveq	r2, #8
 8008c1e:	2100      	movs	r1, #0
 8008c20:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c24:	6865      	ldr	r5, [r4, #4]
 8008c26:	60a5      	str	r5, [r4, #8]
 8008c28:	2d00      	cmp	r5, #0
 8008c2a:	f2c0 8095 	blt.w	8008d58 <_printf_i+0x20c>
 8008c2e:	6821      	ldr	r1, [r4, #0]
 8008c30:	f021 0104 	bic.w	r1, r1, #4
 8008c34:	6021      	str	r1, [r4, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d13d      	bne.n	8008cb6 <_printf_i+0x16a>
 8008c3a:	2d00      	cmp	r5, #0
 8008c3c:	f040 808e 	bne.w	8008d5c <_printf_i+0x210>
 8008c40:	4665      	mov	r5, ip
 8008c42:	2a08      	cmp	r2, #8
 8008c44:	d10b      	bne.n	8008c5e <_printf_i+0x112>
 8008c46:	6823      	ldr	r3, [r4, #0]
 8008c48:	07db      	lsls	r3, r3, #31
 8008c4a:	d508      	bpl.n	8008c5e <_printf_i+0x112>
 8008c4c:	6923      	ldr	r3, [r4, #16]
 8008c4e:	6862      	ldr	r2, [r4, #4]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	bfde      	ittt	le
 8008c54:	2330      	movle	r3, #48	; 0x30
 8008c56:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c5a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c5e:	ebac 0305 	sub.w	r3, ip, r5
 8008c62:	6123      	str	r3, [r4, #16]
 8008c64:	f8cd 8000 	str.w	r8, [sp]
 8008c68:	463b      	mov	r3, r7
 8008c6a:	aa03      	add	r2, sp, #12
 8008c6c:	4621      	mov	r1, r4
 8008c6e:	4630      	mov	r0, r6
 8008c70:	f7ff fef6 	bl	8008a60 <_printf_common>
 8008c74:	3001      	adds	r0, #1
 8008c76:	d14d      	bne.n	8008d14 <_printf_i+0x1c8>
 8008c78:	f04f 30ff 	mov.w	r0, #4294967295
 8008c7c:	b005      	add	sp, #20
 8008c7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c82:	4839      	ldr	r0, [pc, #228]	; (8008d68 <_printf_i+0x21c>)
 8008c84:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008c88:	6813      	ldr	r3, [r2, #0]
 8008c8a:	6821      	ldr	r1, [r4, #0]
 8008c8c:	1d1d      	adds	r5, r3, #4
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	6015      	str	r5, [r2, #0]
 8008c92:	060a      	lsls	r2, r1, #24
 8008c94:	d50b      	bpl.n	8008cae <_printf_i+0x162>
 8008c96:	07ca      	lsls	r2, r1, #31
 8008c98:	bf44      	itt	mi
 8008c9a:	f041 0120 	orrmi.w	r1, r1, #32
 8008c9e:	6021      	strmi	r1, [r4, #0]
 8008ca0:	b91b      	cbnz	r3, 8008caa <_printf_i+0x15e>
 8008ca2:	6822      	ldr	r2, [r4, #0]
 8008ca4:	f022 0220 	bic.w	r2, r2, #32
 8008ca8:	6022      	str	r2, [r4, #0]
 8008caa:	2210      	movs	r2, #16
 8008cac:	e7b7      	b.n	8008c1e <_printf_i+0xd2>
 8008cae:	064d      	lsls	r5, r1, #25
 8008cb0:	bf48      	it	mi
 8008cb2:	b29b      	uxthmi	r3, r3
 8008cb4:	e7ef      	b.n	8008c96 <_printf_i+0x14a>
 8008cb6:	4665      	mov	r5, ip
 8008cb8:	fbb3 f1f2 	udiv	r1, r3, r2
 8008cbc:	fb02 3311 	mls	r3, r2, r1, r3
 8008cc0:	5cc3      	ldrb	r3, [r0, r3]
 8008cc2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008cc6:	460b      	mov	r3, r1
 8008cc8:	2900      	cmp	r1, #0
 8008cca:	d1f5      	bne.n	8008cb8 <_printf_i+0x16c>
 8008ccc:	e7b9      	b.n	8008c42 <_printf_i+0xf6>
 8008cce:	6813      	ldr	r3, [r2, #0]
 8008cd0:	6825      	ldr	r5, [r4, #0]
 8008cd2:	6961      	ldr	r1, [r4, #20]
 8008cd4:	1d18      	adds	r0, r3, #4
 8008cd6:	6010      	str	r0, [r2, #0]
 8008cd8:	0628      	lsls	r0, r5, #24
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	d501      	bpl.n	8008ce2 <_printf_i+0x196>
 8008cde:	6019      	str	r1, [r3, #0]
 8008ce0:	e002      	b.n	8008ce8 <_printf_i+0x19c>
 8008ce2:	066a      	lsls	r2, r5, #25
 8008ce4:	d5fb      	bpl.n	8008cde <_printf_i+0x192>
 8008ce6:	8019      	strh	r1, [r3, #0]
 8008ce8:	2300      	movs	r3, #0
 8008cea:	6123      	str	r3, [r4, #16]
 8008cec:	4665      	mov	r5, ip
 8008cee:	e7b9      	b.n	8008c64 <_printf_i+0x118>
 8008cf0:	6813      	ldr	r3, [r2, #0]
 8008cf2:	1d19      	adds	r1, r3, #4
 8008cf4:	6011      	str	r1, [r2, #0]
 8008cf6:	681d      	ldr	r5, [r3, #0]
 8008cf8:	6862      	ldr	r2, [r4, #4]
 8008cfa:	2100      	movs	r1, #0
 8008cfc:	4628      	mov	r0, r5
 8008cfe:	f7f7 fa77 	bl	80001f0 <memchr>
 8008d02:	b108      	cbz	r0, 8008d08 <_printf_i+0x1bc>
 8008d04:	1b40      	subs	r0, r0, r5
 8008d06:	6060      	str	r0, [r4, #4]
 8008d08:	6863      	ldr	r3, [r4, #4]
 8008d0a:	6123      	str	r3, [r4, #16]
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d12:	e7a7      	b.n	8008c64 <_printf_i+0x118>
 8008d14:	6923      	ldr	r3, [r4, #16]
 8008d16:	462a      	mov	r2, r5
 8008d18:	4639      	mov	r1, r7
 8008d1a:	4630      	mov	r0, r6
 8008d1c:	47c0      	blx	r8
 8008d1e:	3001      	adds	r0, #1
 8008d20:	d0aa      	beq.n	8008c78 <_printf_i+0x12c>
 8008d22:	6823      	ldr	r3, [r4, #0]
 8008d24:	079b      	lsls	r3, r3, #30
 8008d26:	d413      	bmi.n	8008d50 <_printf_i+0x204>
 8008d28:	68e0      	ldr	r0, [r4, #12]
 8008d2a:	9b03      	ldr	r3, [sp, #12]
 8008d2c:	4298      	cmp	r0, r3
 8008d2e:	bfb8      	it	lt
 8008d30:	4618      	movlt	r0, r3
 8008d32:	e7a3      	b.n	8008c7c <_printf_i+0x130>
 8008d34:	2301      	movs	r3, #1
 8008d36:	464a      	mov	r2, r9
 8008d38:	4639      	mov	r1, r7
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	47c0      	blx	r8
 8008d3e:	3001      	adds	r0, #1
 8008d40:	d09a      	beq.n	8008c78 <_printf_i+0x12c>
 8008d42:	3501      	adds	r5, #1
 8008d44:	68e3      	ldr	r3, [r4, #12]
 8008d46:	9a03      	ldr	r2, [sp, #12]
 8008d48:	1a9b      	subs	r3, r3, r2
 8008d4a:	42ab      	cmp	r3, r5
 8008d4c:	dcf2      	bgt.n	8008d34 <_printf_i+0x1e8>
 8008d4e:	e7eb      	b.n	8008d28 <_printf_i+0x1dc>
 8008d50:	2500      	movs	r5, #0
 8008d52:	f104 0919 	add.w	r9, r4, #25
 8008d56:	e7f5      	b.n	8008d44 <_printf_i+0x1f8>
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d1ac      	bne.n	8008cb6 <_printf_i+0x16a>
 8008d5c:	7803      	ldrb	r3, [r0, #0]
 8008d5e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d62:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d66:	e76c      	b.n	8008c42 <_printf_i+0xf6>
 8008d68:	08009403 	.word	0x08009403
 8008d6c:	08009414 	.word	0x08009414

08008d70 <_sbrk_r>:
 8008d70:	b538      	push	{r3, r4, r5, lr}
 8008d72:	4c06      	ldr	r4, [pc, #24]	; (8008d8c <_sbrk_r+0x1c>)
 8008d74:	2300      	movs	r3, #0
 8008d76:	4605      	mov	r5, r0
 8008d78:	4608      	mov	r0, r1
 8008d7a:	6023      	str	r3, [r4, #0]
 8008d7c:	f7ff fa7c 	bl	8008278 <_sbrk>
 8008d80:	1c43      	adds	r3, r0, #1
 8008d82:	d102      	bne.n	8008d8a <_sbrk_r+0x1a>
 8008d84:	6823      	ldr	r3, [r4, #0]
 8008d86:	b103      	cbz	r3, 8008d8a <_sbrk_r+0x1a>
 8008d88:	602b      	str	r3, [r5, #0]
 8008d8a:	bd38      	pop	{r3, r4, r5, pc}
 8008d8c:	20000498 	.word	0x20000498

08008d90 <__ascii_wctomb>:
 8008d90:	b149      	cbz	r1, 8008da6 <__ascii_wctomb+0x16>
 8008d92:	2aff      	cmp	r2, #255	; 0xff
 8008d94:	bf85      	ittet	hi
 8008d96:	238a      	movhi	r3, #138	; 0x8a
 8008d98:	6003      	strhi	r3, [r0, #0]
 8008d9a:	700a      	strbls	r2, [r1, #0]
 8008d9c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008da0:	bf98      	it	ls
 8008da2:	2001      	movls	r0, #1
 8008da4:	4770      	bx	lr
 8008da6:	4608      	mov	r0, r1
 8008da8:	4770      	bx	lr

08008daa <memmove>:
 8008daa:	4288      	cmp	r0, r1
 8008dac:	b510      	push	{r4, lr}
 8008dae:	eb01 0302 	add.w	r3, r1, r2
 8008db2:	d807      	bhi.n	8008dc4 <memmove+0x1a>
 8008db4:	1e42      	subs	r2, r0, #1
 8008db6:	4299      	cmp	r1, r3
 8008db8:	d00a      	beq.n	8008dd0 <memmove+0x26>
 8008dba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dbe:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008dc2:	e7f8      	b.n	8008db6 <memmove+0xc>
 8008dc4:	4283      	cmp	r3, r0
 8008dc6:	d9f5      	bls.n	8008db4 <memmove+0xa>
 8008dc8:	1881      	adds	r1, r0, r2
 8008dca:	1ad2      	subs	r2, r2, r3
 8008dcc:	42d3      	cmn	r3, r2
 8008dce:	d100      	bne.n	8008dd2 <memmove+0x28>
 8008dd0:	bd10      	pop	{r4, pc}
 8008dd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dd6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008dda:	e7f7      	b.n	8008dcc <memmove+0x22>

08008ddc <__malloc_lock>:
 8008ddc:	4770      	bx	lr

08008dde <__malloc_unlock>:
 8008dde:	4770      	bx	lr

08008de0 <_realloc_r>:
 8008de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008de2:	4607      	mov	r7, r0
 8008de4:	4614      	mov	r4, r2
 8008de6:	460e      	mov	r6, r1
 8008de8:	b921      	cbnz	r1, 8008df4 <_realloc_r+0x14>
 8008dea:	4611      	mov	r1, r2
 8008dec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008df0:	f7ff bc8a 	b.w	8008708 <_malloc_r>
 8008df4:	b922      	cbnz	r2, 8008e00 <_realloc_r+0x20>
 8008df6:	f7ff fc39 	bl	800866c <_free_r>
 8008dfa:	4625      	mov	r5, r4
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e00:	f000 f814 	bl	8008e2c <_malloc_usable_size_r>
 8008e04:	42a0      	cmp	r0, r4
 8008e06:	d20f      	bcs.n	8008e28 <_realloc_r+0x48>
 8008e08:	4621      	mov	r1, r4
 8008e0a:	4638      	mov	r0, r7
 8008e0c:	f7ff fc7c 	bl	8008708 <_malloc_r>
 8008e10:	4605      	mov	r5, r0
 8008e12:	2800      	cmp	r0, #0
 8008e14:	d0f2      	beq.n	8008dfc <_realloc_r+0x1c>
 8008e16:	4631      	mov	r1, r6
 8008e18:	4622      	mov	r2, r4
 8008e1a:	f7ff fac7 	bl	80083ac <memcpy>
 8008e1e:	4631      	mov	r1, r6
 8008e20:	4638      	mov	r0, r7
 8008e22:	f7ff fc23 	bl	800866c <_free_r>
 8008e26:	e7e9      	b.n	8008dfc <_realloc_r+0x1c>
 8008e28:	4635      	mov	r5, r6
 8008e2a:	e7e7      	b.n	8008dfc <_realloc_r+0x1c>

08008e2c <_malloc_usable_size_r>:
 8008e2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e30:	1f18      	subs	r0, r3, #4
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	bfbc      	itt	lt
 8008e36:	580b      	ldrlt	r3, [r1, r0]
 8008e38:	18c0      	addlt	r0, r0, r3
 8008e3a:	4770      	bx	lr

08008e3c <_init>:
 8008e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3e:	bf00      	nop
 8008e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e42:	bc08      	pop	{r3}
 8008e44:	469e      	mov	lr, r3
 8008e46:	4770      	bx	lr

08008e48 <_fini>:
 8008e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e4a:	bf00      	nop
 8008e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e4e:	bc08      	pop	{r3}
 8008e50:	469e      	mov	lr, r3
 8008e52:	4770      	bx	lr
