// Seed: 189220825
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wire id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6
);
  logic id_8 = id_8;
  module_2 modCall_1 (
      id_1,
      id_5,
      id_0,
      id_0,
      id_6
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4,
    input uwire id_5
);
  always @(negedge -1'b0, posedge 1'b0);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_1,
      id_2,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    output wand id_3,
    input uwire id_4
    , id_6
);
  logic [1 : ""] id_7;
  ;
  assign module_0.id_1 = 0;
endmodule
