{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551833889481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551833889484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 19:58:08 2019 " "Processing started: Tue Mar 05 19:58:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551833889484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551833889484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g51_lab1 -c g51_lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g51_lab1 -c g51_lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551833889484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551833889915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g51_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g51_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g51_lab1-transformer " "Found design unit 1: g51_lab1-transformer" {  } { { "g51_segment_decoder.vhd" "" { Text "P:/ECSE222-Lab/lab1/g51_segment_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551833898209 ""} { "Info" "ISGN_ENTITY_NAME" "1 g51_lab1 " "Found entity 1: g51_lab1" {  } { { "g51_segment_decoder.vhd" "" { Text "P:/ECSE222-Lab/lab1/g51_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551833898209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551833898209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-a0 " "Found design unit 1: full_adder-a0" {  } { { "full_adder.vhd" "" { Text "P:/ECSE222-Lab/lab1/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551833898215 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "P:/ECSE222-Lab/lab1/full_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551833898215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551833898215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testadd-aaaaa " "Found design unit 1: testadd-aaaaa" {  } { { "testadd.vhd" "" { Text "P:/ECSE222-Lab/lab1/testadd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551833898223 ""} { "Info" "ISGN_ENTITY_NAME" "1 testadd " "Found entity 1: testadd" {  } { { "testadd.vhd" "" { Text "P:/ECSE222-Lab/lab1/testadd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551833898223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551833898223 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" testadd.vhd(12) " "VHDL error at testadd.vhd(12): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "testadd.vhd" "" { Text "P:/ECSE222-Lab/lab1/testadd.vhd" 12 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1551833898224 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551833898418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 05 19:58:18 2019 " "Processing ended: Tue Mar 05 19:58:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551833898418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551833898418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551833898418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551833898418 ""}
