#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001fdae974850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fdae973c70 .scope module, "tb" "tb" 3 25;
 .timescale -12 -12;
L_000001fdae9714d0 .functor NOT 1, L_000001fdae9e42c0, C4<0>, C4<0>, C4<0>;
L_000001fdae970820 .functor XOR 5, L_000001fdae9e2e20, L_000001fdae9e36e0, C4<00000>, C4<00000>;
L_000001fdae9707b0 .functor XOR 5, L_000001fdae970820, L_000001fdae9e3be0, C4<00000>, C4<00000>;
v000001fdae9e0ff0_0 .net *"_ivl_10", 4 0, L_000001fdae9e3be0;  1 drivers
v000001fdae9e1e50_0 .net *"_ivl_12", 4 0, L_000001fdae9707b0;  1 drivers
v000001fdae9e16d0_0 .net *"_ivl_2", 4 0, L_000001fdae9e31e0;  1 drivers
v000001fdae9e1090_0 .net *"_ivl_4", 4 0, L_000001fdae9e2e20;  1 drivers
v000001fdae9e2030_0 .net *"_ivl_6", 4 0, L_000001fdae9e36e0;  1 drivers
v000001fdae9e1bd0_0 .net *"_ivl_8", 4 0, L_000001fdae970820;  1 drivers
v000001fdae9e14f0_0 .var "clk", 0 0;
v000001fdae9e19f0_0 .net "in", 0 0, v000001fdae9e0af0_0;  1 drivers
v000001fdae9e1a90_0 .net "next_state_dut", 3 0, v000001fdae9e1f90_0;  1 drivers
v000001fdae9e11d0_0 .net "next_state_ref", 3 0, L_000001fdae9e3b40;  1 drivers
v000001fdae9e1c70_0 .net "out_dut", 0 0, L_000001fdae9e2ce0;  1 drivers
v000001fdae9e09b0_0 .net "out_ref", 0 0, L_000001fdae9e44a0;  1 drivers
v000001fdae9e1d10_0 .net "state", 3 0, v000001fdae9e1db0_0;  1 drivers
v000001fdae9e0690_0 .var/2u "stats1", 223 0;
v000001fdae9e1310_0 .var/2u "strobe", 0 0;
v000001fdae9e2530_0 .net "tb_match", 0 0, L_000001fdae9e42c0;  1 drivers
v000001fdae9e20d0_0 .net "tb_mismatch", 0 0, L_000001fdae9714d0;  1 drivers
L_000001fdae9e31e0 .concat [ 1 4 0 0], L_000001fdae9e44a0, L_000001fdae9e3b40;
L_000001fdae9e2e20 .concat [ 1 4 0 0], L_000001fdae9e44a0, L_000001fdae9e3b40;
L_000001fdae9e36e0 .concat [ 1 4 0 0], L_000001fdae9e2ce0, v000001fdae9e1f90_0;
L_000001fdae9e3be0 .concat [ 1 4 0 0], L_000001fdae9e44a0, L_000001fdae9e3b40;
L_000001fdae9e42c0 .cmp/eeq 5, L_000001fdae9e31e0, L_000001fdae9707b0;
S_000001fdae973e00 .scope module, "good1" "RefModule" 3 70, 4 2 0, S_000001fdae973c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_000001fdae85c390 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_000001fdae85c3c8 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
P_000001fdae85c400 .param/l "C" 0 4 9, +C4<00000000000000000000000000000010>;
P_000001fdae85c438 .param/l "D" 0 4 9, +C4<00000000000000000000000000000011>;
L_000001fdae971150 .functor OR 1, L_000001fdae9e2350, L_000001fdae9e22b0, C4<0>, C4<0>;
L_000001fdae971540 .functor NOT 1, v000001fdae9e0af0_0, C4<0>, C4<0>, C4<0>;
L_000001fdae9709e0 .functor AND 1, L_000001fdae971150, L_000001fdae971540, C4<1>, C4<1>;
L_000001fdae970d60 .functor OR 1, L_000001fdae9e0910, L_000001fdae9e2490, C4<0>, C4<0>;
L_000001fdae970eb0 .functor OR 1, L_000001fdae970d60, L_000001fdae9e0870, C4<0>, C4<0>;
L_000001fdae970ac0 .functor AND 1, L_000001fdae970eb0, v000001fdae9e0af0_0, C4<1>, C4<1>;
L_000001fdae9715b0 .functor OR 1, L_000001fdae9e4360, L_000001fdae9e4180, C4<0>, C4<0>;
L_000001fdae970ba0 .functor NOT 1, v000001fdae9e0af0_0, C4<0>, C4<0>, C4<0>;
L_000001fdae971620 .functor AND 1, L_000001fdae9715b0, L_000001fdae970ba0, C4<1>, C4<1>;
L_000001fdae970740 .functor AND 1, L_000001fdae9e30a0, v000001fdae9e0af0_0, C4<1>, C4<1>;
v000001fdae96a730_0 .net *"_ivl_10", 0 0, L_000001fdae9709e0;  1 drivers
v000001fdae96a690_0 .net *"_ivl_15", 0 0, L_000001fdae9e0910;  1 drivers
v000001fdae9e0c30_0 .net *"_ivl_17", 0 0, L_000001fdae9e2490;  1 drivers
v000001fdae9e23f0_0 .net *"_ivl_18", 0 0, L_000001fdae970d60;  1 drivers
v000001fdae9e0cd0_0 .net *"_ivl_21", 0 0, L_000001fdae9e0870;  1 drivers
v000001fdae9e1270_0 .net *"_ivl_22", 0 0, L_000001fdae970eb0;  1 drivers
v000001fdae9e0730_0 .net *"_ivl_24", 0 0, L_000001fdae970ac0;  1 drivers
v000001fdae9e18b0_0 .net *"_ivl_29", 0 0, L_000001fdae9e4360;  1 drivers
v000001fdae9e1ef0_0 .net *"_ivl_3", 0 0, L_000001fdae9e2350;  1 drivers
v000001fdae9e1b30_0 .net *"_ivl_31", 0 0, L_000001fdae9e4180;  1 drivers
v000001fdae9e1950_0 .net *"_ivl_32", 0 0, L_000001fdae9715b0;  1 drivers
v000001fdae9e2170_0 .net *"_ivl_34", 0 0, L_000001fdae970ba0;  1 drivers
v000001fdae9e2210_0 .net *"_ivl_36", 0 0, L_000001fdae971620;  1 drivers
v000001fdae9e13b0_0 .net *"_ivl_42", 0 0, L_000001fdae9e30a0;  1 drivers
v000001fdae9e1450_0 .net *"_ivl_43", 0 0, L_000001fdae970740;  1 drivers
v000001fdae9e0e10_0 .net *"_ivl_5", 0 0, L_000001fdae9e22b0;  1 drivers
v000001fdae9e1590_0 .net *"_ivl_6", 0 0, L_000001fdae971150;  1 drivers
v000001fdae9e0a50_0 .net *"_ivl_8", 0 0, L_000001fdae971540;  1 drivers
v000001fdae9e0eb0_0 .net "in", 0 0, v000001fdae9e0af0_0;  alias, 1 drivers
v000001fdae9e1810_0 .net "next_state", 3 0, L_000001fdae9e3b40;  alias, 1 drivers
v000001fdae9e1630_0 .net "out", 0 0, L_000001fdae9e44a0;  alias, 1 drivers
v000001fdae9e07d0_0 .net "state", 3 0, v000001fdae9e1db0_0;  alias, 1 drivers
L_000001fdae9e2350 .part v000001fdae9e1db0_0, 0, 1;
L_000001fdae9e22b0 .part v000001fdae9e1db0_0, 2, 1;
L_000001fdae9e0910 .part v000001fdae9e1db0_0, 0, 1;
L_000001fdae9e2490 .part v000001fdae9e1db0_0, 1, 1;
L_000001fdae9e0870 .part v000001fdae9e1db0_0, 3, 1;
L_000001fdae9e4360 .part v000001fdae9e1db0_0, 1, 1;
L_000001fdae9e4180 .part v000001fdae9e1db0_0, 3, 1;
L_000001fdae9e3b40 .concat8 [ 1 1 1 1], L_000001fdae9709e0, L_000001fdae970ac0, L_000001fdae971620, L_000001fdae970740;
L_000001fdae9e30a0 .part v000001fdae9e1db0_0, 2, 1;
L_000001fdae9e44a0 .part v000001fdae9e1db0_0, 3, 1;
S_000001fdae85b230 .scope module, "stim1" "stimulus_gen" 3 65, 3 6 0, S_000001fdae973c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v000001fdae9e1130_0 .net "clk", 0 0, v000001fdae9e14f0_0;  1 drivers
v000001fdae9e0af0_0 .var "in", 0 0;
v000001fdae9e1db0_0 .var "state", 3 0;
v000001fdae9e1770_0 .net "tb_match", 0 0, L_000001fdae9e42c0;  alias, 1 drivers
E_000001fdae973320/0 .event negedge, v000001fdae9e1130_0;
E_000001fdae973320/1 .event posedge, v000001fdae9e1130_0;
E_000001fdae973320 .event/or E_000001fdae973320/0, E_000001fdae973320/1;
S_000001fdae85b3c0 .scope module, "top_module1" "TopModule" 3 76, 5 3 0, S_000001fdae973c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
v000001fdae9e0d70_0 .net "in", 0 0, v000001fdae9e0af0_0;  alias, 1 drivers
v000001fdae9e1f90_0 .var "next_state", 3 0;
v000001fdae9e0b90_0 .net "out", 0 0, L_000001fdae9e2ce0;  alias, 1 drivers
v000001fdae9e0f50_0 .net "state", 3 0, v000001fdae9e1db0_0;  alias, 1 drivers
E_000001fdae973360 .event edge, v000001fdae9e07d0_0, v000001fdae9e0eb0_0;
L_000001fdae9e2ce0 .part v000001fdae9e1db0_0, 3, 1;
S_000001fdae98c690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 84, 3 84 0, S_000001fdae973c70;
 .timescale -12 -12;
E_000001fdae9734a0 .event edge, v000001fdae9e1310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001fdae9e1310_0;
    %nor/r;
    %assign/vec4 v000001fdae9e1310_0, 0;
    %wait E_000001fdae9734a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001fdae85b230;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fdae973320;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 16 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000001fdae9e1db0_0, 0;
    %vpi_func 3 17 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001fdae9e0af0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 20 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001fdae85b3c0;
T_2 ;
    %wait E_000001fdae973360;
    %load/vec4 v000001fdae9e0f50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fdae9e1f90_0, 0, 4;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000001fdae9e0d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v000001fdae9e1f90_0, 0, 4;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000001fdae9e0d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v000001fdae9e1f90_0, 0, 4;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001fdae9e0d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v000001fdae9e1f90_0, 0, 4;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001fdae9e0d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v000001fdae9e1f90_0, 0, 4;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001fdae973c70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdae9e14f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fdae9e1310_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000001fdae973c70;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001fdae9e14f0_0;
    %inv;
    %store/vec4 v000001fdae9e14f0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001fdae973c70;
T_5 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v000001fdae9e1130_0, v000001fdae9e20d0_0, v000001fdae9e19f0_0, v000001fdae9e1d10_0, v000001fdae9e11d0_0, v000001fdae9e1a90_0, v000001fdae9e09b0_0, v000001fdae9e1c70_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001fdae973c70;
T_6 ;
    %load/vec4 v000001fdae9e0690_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", &PV<v000001fdae9e0690_0, 128, 32>, &PV<v000001fdae9e0690_0, 96, 32> {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 94 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v000001fdae9e0690_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001fdae9e0690_0, 64, 32>, &PV<v000001fdae9e0690_0, 32, 32> {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001fdae9e0690_0, 192, 32>, &PV<v000001fdae9e0690_0, 0, 32> {0 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", &PV<v000001fdae9e0690_0, 192, 32>, &PV<v000001fdae9e0690_0, 0, 32> {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_000001fdae973c70;
T_7 ;
    %wait E_000001fdae973320;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fdae9e0690_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fdae9e0690_0, 4, 32;
    %load/vec4 v000001fdae9e2530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fdae9e0690_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fdae9e0690_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fdae9e0690_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fdae9e0690_0, 4, 32;
T_7.0 ;
    %load/vec4 v000001fdae9e11d0_0;
    %load/vec4 v000001fdae9e11d0_0;
    %load/vec4 v000001fdae9e1a90_0;
    %xor;
    %load/vec4 v000001fdae9e11d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v000001fdae9e0690_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fdae9e0690_0, 4, 32;
T_7.6 ;
    %load/vec4 v000001fdae9e0690_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fdae9e0690_0, 4, 32;
T_7.4 ;
    %load/vec4 v000001fdae9e09b0_0;
    %load/vec4 v000001fdae9e09b0_0;
    %load/vec4 v000001fdae9e1c70_0;
    %xor;
    %load/vec4 v000001fdae9e09b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v000001fdae9e0690_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 118 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fdae9e0690_0, 4, 32;
T_7.10 ;
    %load/vec4 v000001fdae9e0690_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fdae9e0690_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fdae973c70;
T_8 ;
    %delay 1000000, 0;
    %vpi_call/w 3 126 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 127 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob079_fsm3onehot_test.sv";
    "dataset_code-complete-iccad2023/Prob079_fsm3onehot_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob079_fsm3onehot/Prob079_fsm3onehot_sample01.sv";
