
*** Running vivado
    with args -log Polyphase_filter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Polyphase_filter.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Polyphase_filter.tcl -notrace
Command: open_checkpoint /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/impl_1/Polyphase_filter.dcp

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3064.754 ; gain = 0.000 ; free physical = 31584 ; free virtual = 108782
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3218.598 ; gain = 0.000 ; free physical = 30444 ; free virtual = 107642
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3559.832 ; gain = 0.000 ; free physical = 30075 ; free virtual = 107277
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 3559.832 ; gain = 495.078 ; free physical = 30074 ; free virtual = 107276
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miglioranza/Polyphase_Filter_FI'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/miglioranza/Polyphase_Filter_FI' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3675.520 ; gain = 99.746 ; free physical = 30052 ; free virtual = 107254

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c0be26cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3731.523 ; gain = 56.004 ; free physical = 30012 ; free virtual = 107213

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b9f2af6c

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4043.473 ; gain = 70.027 ; free physical = 29806 ; free virtual = 107007
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b9f2af6c

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4043.473 ; gain = 70.027 ; free physical = 29806 ; free virtual = 107007
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4fd9734f

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4043.473 ; gain = 70.027 ; free physical = 29806 ; free virtual = 107007
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 4fd9734f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4043.473 ; gain = 70.027 ; free physical = 29806 ; free virtual = 107007
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 4fd9734f

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4043.473 ; gain = 70.027 ; free physical = 29806 ; free virtual = 107007
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4fd9734f

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4043.473 ; gain = 70.027 ; free physical = 29806 ; free virtual = 107007
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              82  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4043.473 ; gain = 0.000 ; free physical = 29806 ; free virtual = 107007
Ending Logic Optimization Task | Checksum: f5df99b8

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4043.473 ; gain = 70.027 ; free physical = 29806 ; free virtual = 107007

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 131427520

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4529.316 ; gain = 0.000 ; free physical = 29515 ; free virtual = 106753
Ending Power Optimization Task | Checksum: 131427520

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4529.316 ; gain = 485.844 ; free physical = 29528 ; free virtual = 106766

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 131427520

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4529.316 ; gain = 0.000 ; free physical = 29528 ; free virtual = 106766

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4529.316 ; gain = 0.000 ; free physical = 29528 ; free virtual = 106766
Ending Netlist Obfuscation Task | Checksum: 78e69bd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4529.316 ; gain = 0.000 ; free physical = 29527 ; free virtual = 106765
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 4529.316 ; gain = 966.516 ; free physical = 29527 ; free virtual = 106765
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/impl_1/Polyphase_filter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Polyphase_filter_drc_opted.rpt -pb Polyphase_filter_drc_opted.pb -rpx Polyphase_filter_drc_opted.rpx
Command: report_drc -file Polyphase_filter_drc_opted.rpt -pb Polyphase_filter_drc_opted.pb -rpx Polyphase_filter_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/impl_1/Polyphase_filter_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 5218.234 ; gain = 688.918 ; free physical = 28944 ; free virtual = 106145
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5218.234 ; gain = 0.000 ; free physical = 28904 ; free virtual = 106106
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 429afb98

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5218.234 ; gain = 0.000 ; free physical = 28904 ; free virtual = 106106
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5218.234 ; gain = 0.000 ; free physical = 28904 ; free virtual = 106106

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6eab2486

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5218.234 ; gain = 0.000 ; free physical = 28937 ; free virtual = 106138

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 83262ee8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5218.234 ; gain = 0.000 ; free physical = 28909 ; free virtual = 106112

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 83262ee8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5218.234 ; gain = 0.000 ; free physical = 28909 ; free virtual = 106112
Phase 1 Placer Initialization | Checksum: 83262ee8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5218.234 ; gain = 0.000 ; free physical = 28905 ; free virtual = 106108

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 134f98798

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5218.234 ; gain = 0.000 ; free physical = 28894 ; free virtual = 106097

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 134f98798

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5218.234 ; gain = 0.000 ; free physical = 28893 ; free virtual = 106096

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 134f98798

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5305.953 ; gain = 87.719 ; free physical = 28789 ; free virtual = 105992

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: d4ad97d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5355.973 ; gain = 137.738 ; free physical = 28789 ; free virtual = 105992

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: d4ad97d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5355.973 ; gain = 137.738 ; free physical = 28789 ; free virtual = 105992
Phase 2.1.1 Partition Driven Placement | Checksum: d4ad97d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5355.973 ; gain = 137.738 ; free physical = 28791 ; free virtual = 105994
Phase 2.1 Floorplanning | Checksum: 13a39d91b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5355.973 ; gain = 137.738 ; free physical = 28791 ; free virtual = 105994

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13a39d91b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5355.973 ; gain = 137.738 ; free physical = 28791 ; free virtual = 105994

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13a39d91b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5355.973 ; gain = 137.738 ; free physical = 28791 ; free virtual = 105994

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 18 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5489.520 ; gain = 0.000 ; free physical = 28776 ; free virtual = 105977
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5489.520 ; gain = 0.000 ; free physical = 28776 ; free virtual = 105977

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     9  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 24e96c794

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28777 ; free virtual = 105978
Phase 2.4 Global Placement Core | Checksum: 1f5003c2d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28759 ; free virtual = 105965
Phase 2 Global Placement | Checksum: 1f5003c2d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28764 ; free virtual = 105970

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 206631771

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28741 ; free virtual = 105948

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10172ab7c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28735 ; free virtual = 105942

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 11f3d7f61

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28717 ; free virtual = 105925

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: c147117b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28714 ; free virtual = 105921

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 15b950a75

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28685 ; free virtual = 105892
Phase 3.3 Small Shape DP | Checksum: 2296fe065

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28721 ; free virtual = 105928

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 24cf0eead

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28719 ; free virtual = 105926

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 16b43329a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28719 ; free virtual = 105926
Phase 3 Detail Placement | Checksum: 16b43329a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28719 ; free virtual = 105926

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18c11e731

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.549 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c27b7bc7

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5489.520 ; gain = 0.000 ; free physical = 28702 ; free virtual = 105910
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 169ff2fc3

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5489.520 ; gain = 0.000 ; free physical = 28703 ; free virtual = 105910
Phase 4.1.1.1 BUFG Insertion | Checksum: 18c11e731

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28704 ; free virtual = 105911

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.549. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f8b09e6a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28704 ; free virtual = 105911

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28704 ; free virtual = 105912
Phase 4.1 Post Commit Optimization | Checksum: 1f8b09e6a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 5489.520 ; gain = 271.285 ; free physical = 28704 ; free virtual = 105912
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28717 ; free virtual = 105923

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25e55a842

Time (s): cpu = 00:01:18 ; elapsed = 00:01:08 . Memory (MB): peak = 5561.707 ; gain = 343.473 ; free physical = 28735 ; free virtual = 105941

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25e55a842

Time (s): cpu = 00:01:18 ; elapsed = 00:01:08 . Memory (MB): peak = 5561.707 ; gain = 343.473 ; free physical = 28735 ; free virtual = 105941
Phase 4.3 Placer Reporting | Checksum: 25e55a842

Time (s): cpu = 00:01:18 ; elapsed = 00:01:08 . Memory (MB): peak = 5561.707 ; gain = 343.473 ; free physical = 28735 ; free virtual = 105941

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28735 ; free virtual = 105941

Time (s): cpu = 00:01:18 ; elapsed = 00:01:08 . Memory (MB): peak = 5561.707 ; gain = 343.473 ; free physical = 28735 ; free virtual = 105941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24301e755

Time (s): cpu = 00:01:18 ; elapsed = 00:01:08 . Memory (MB): peak = 5561.707 ; gain = 343.473 ; free physical = 28735 ; free virtual = 105941
Ending Placer Task | Checksum: 1a77771d6

Time (s): cpu = 00:01:18 ; elapsed = 00:01:08 . Memory (MB): peak = 5561.707 ; gain = 343.473 ; free physical = 28735 ; free virtual = 105941
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 5561.707 ; gain = 343.473 ; free physical = 28950 ; free virtual = 106155
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28940 ; free virtual = 106152
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/impl_1/Polyphase_filter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Polyphase_filter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.60 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28902 ; free virtual = 106109
INFO: [runtcl-4] Executing : report_utilization -file Polyphase_filter_utilization_placed.rpt -pb Polyphase_filter_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Polyphase_filter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28944 ; free virtual = 106152
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28931 ; free virtual = 106138
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28922 ; free virtual = 106134
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/impl_1/Polyphase_filter_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d66f7242 ConstDB: 0 ShapeSum: 6b62f5bc RouteDB: 65a509d8
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28673 ; free virtual = 105882
Post Restoration Checksum: NetGraph: c3a9724e NumContArr: 7cf8cf4d Constraints: 9e22ed85 Timing: 0
Phase 1 Build RT Design | Checksum: 1dec52f20

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28509 ; free virtual = 105779

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1dec52f20

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28428 ; free virtual = 105700

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1dec52f20

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 5561.707 ; gain = 0.000 ; free physical = 28428 ; free virtual = 105700

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 11d416f22

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 5628.926 ; gain = 67.219 ; free physical = 28407 ; free virtual = 105686

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 126c7b6c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5628.926 ; gain = 67.219 ; free physical = 28405 ; free virtual = 105687
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.591  | TNS=0.000  | WHS=-0.001 | THS=-0.001 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1381
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1324
  Number of Partially Routed Nets     = 57
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15f3fcc99

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 5628.926 ; gain = 67.219 ; free physical = 28398 ; free virtual = 105684

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15f3fcc99

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 5628.926 ; gain = 67.219 ; free physical = 28399 ; free virtual = 105685
Phase 3 Initial Routing | Checksum: 1af5bad66

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 5631.074 ; gain = 69.367 ; free physical = 28345 ; free virtual = 105636

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.574  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 13480bbfd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28316 ; free virtual = 105609

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1fe879123

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28315 ; free virtual = 105609
Phase 4 Rip-up And Reroute | Checksum: 1fe879123

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28315 ; free virtual = 105609

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27eef894e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28322 ; free virtual = 105615

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27eef894e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28322 ; free virtual = 105615
Phase 5 Delay and Skew Optimization | Checksum: 27eef894e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28322 ; free virtual = 105615

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23b3a0ef9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28322 ; free virtual = 105615
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.574  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 285c2a419

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28322 ; free virtual = 105615
Phase 6 Post Hold Fix | Checksum: 285c2a419

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28322 ; free virtual = 105615

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0721445 %
  Global Horizontal Routing Utilization  = 0.0435426 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 262708db2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28314 ; free virtual = 105608

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 262708db2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28314 ; free virtual = 105607

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 262708db2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28312 ; free virtual = 105606

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 262708db2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28317 ; free virtual = 105611

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.574  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 262708db2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28315 ; free virtual = 105609
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28441 ; free virtual = 105735

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 5711.105 ; gain = 149.398 ; free physical = 28441 ; free virtual = 105735
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5711.105 ; gain = 0.000 ; free physical = 28436 ; free virtual = 105736
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/impl_1/Polyphase_filter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Polyphase_filter_drc_routed.rpt -pb Polyphase_filter_drc_routed.pb -rpx Polyphase_filter_drc_routed.rpx
Command: report_drc -file Polyphase_filter_drc_routed.rpt -pb Polyphase_filter_drc_routed.pb -rpx Polyphase_filter_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/impl_1/Polyphase_filter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Polyphase_filter_methodology_drc_routed.rpt -pb Polyphase_filter_methodology_drc_routed.pb -rpx Polyphase_filter_methodology_drc_routed.rpx
Command: report_methodology -file Polyphase_filter_methodology_drc_routed.rpt -pb Polyphase_filter_methodology_drc_routed.pb -rpx Polyphase_filter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/impl_1/Polyphase_filter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Polyphase_filter_power_routed.rpt -pb Polyphase_filter_power_summary_routed.pb -rpx Polyphase_filter_power_routed.rpx
Command: report_power -file Polyphase_filter_power_routed.rpt -pb Polyphase_filter_power_summary_routed.pb -rpx Polyphase_filter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5711.105 ; gain = 0.000 ; free physical = 28330 ; free virtual = 105638
INFO: [runtcl-4] Executing : report_route_status -file Polyphase_filter_route_status.rpt -pb Polyphase_filter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Polyphase_filter_timing_summary_routed.rpt -pb Polyphase_filter_timing_summary_routed.pb -rpx Polyphase_filter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Polyphase_filter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Polyphase_filter_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5711.105 ; gain = 0.000 ; free physical = 28331 ; free virtual = 105640
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Polyphase_filter_bus_skew_routed.rpt -pb Polyphase_filter_bus_skew_routed.pb -rpx Polyphase_filter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 14:04:32 2025...
