Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: inRegA/Q_reg[16]/Q
    (Clocked by vsysclk R)
Endpoint: M64/c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1964.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 35.1)
Data arrival time: 1865.5
Slack: 99.4
Logic depth: 31
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     67     0,   79                       
inRegA/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32    81,   80  /PD_TOP        (1.10)
inRegA/Q_reg[16]/CK->Q   DFF_X1                  rf    111.3    111.3    111.3      0.0      0.0      0.3     25.7      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2396/A->ZN     INV_X32                 fr    143.5     32.2     32.2      0.0     29.6      8.4    141.8     32    81,   80  /PD_TOP        (1.10)
M64/i_1/i_1744/A2->ZN    NOR2_X4                 rf    154.9     11.4     11.2      0.2     15.0      0.3      3.8      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_215/B->CO      FA_X1                   ff    234.1     79.2     79.2      0.0      5.5      0.4      3.8      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_239/B->CO      FA_X1                   ff    317.9     83.8     83.8      0.0     16.2      0.4      3.8      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_264/B->CO      FA_X1                   ff    399.7     81.8     81.8      0.0     16.2      0.4      3.1      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_292/CI->CO     FA_X1                   ff    474.2     74.5     74.5      0.0     15.1      0.4      3.8      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_318/B->CO      FA_X1                   ff    556.0     81.8     81.8      0.0     16.2      0.4      3.1      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_345/CI->CO     FA_X1                   ff    628.5     72.5     72.5      0.0     15.1      0.4      3.1      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_373/CI->CO     FA_X1                   ff    703.0     74.5     74.5      0.0     15.1      0.4      3.8      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_402/B->CO      FA_X1                   ff    784.8     81.8     81.8      0.0     16.2      0.4      3.1      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_432/CI->S      FA_X1                   fr    900.4    115.6    115.6      0.0     15.1      0.4      3.1      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_433/CI->S      FA_X1                   rf    995.9     95.5     95.5      0.0     14.2      0.3      3.8      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_434/B->S       HA_X1                   ff   1063.9     68.0     68.0      0.0     17.3      0.6      7.0      2    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2304/A2->ZN    NOR2_X4*                fr   1126.4     62.5     62.5      0.0     16.9      0.5     30.2      2    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2303/A->ZN     INV_X8                  rf   1134.7      8.3      8.3      0.0     15.3      0.6      8.9      2    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2300/A3->ZN    NAND3_X4                fr   1153.1     18.4     18.4      0.0      4.0      0.7      5.2      2    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2298/A1->ZN    OR2_X4                  rr   1176.2     23.1     23.1      0.0     12.7      0.6      5.3      2    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2288/A1->ZN    OR2_X4                  rr   1197.2     21.0     21.0      0.0      7.2      0.6      5.3      2    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2287/A2->ZN    OR2_X4                  rr   1221.1     23.9     23.9      0.0      7.3      0.7      7.2      2    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2252/A1->ZN    OAI222_X2               rf   1250.4     29.3     29.3      0.0      8.3      0.4      4.3      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2251/A2->ZN    NOR3_X4                 fr   1326.0     75.6     75.6      0.0     21.7      1.2     16.4      4    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2215/A3->ZN    NOR3_X4                 rf   1343.5     17.5     17.5      0.0     49.3      0.3      4.2      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2186/A3->ZN    NOR3_X4                 fr   1409.5     66.0     66.0      0.0      6.6      0.9     12.1      3    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2180/A3->ZN    NOR3_X4                 rf   1426.8     17.3     17.3      0.0     41.6      0.3      4.2      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2172/A4->ZN    NOR4_X4                 fr   1528.4    101.6    101.6      0.0      6.6      1.0     12.1      3    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2166/A3->ZN    NOR3_X4                 rf   1546.2     17.8     17.8      0.0     61.7      0.3      4.2      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2158/A4->ZN    NOR4_X4                 fr   1647.8    101.6    101.6      0.0      6.6      1.0     12.1      3    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2151/A3->ZN    NOR3_X2                 rf   1664.0     16.2     16.2      0.0     61.7      0.3      2.6      1    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2142/A4->ZN    OR4_X4                  ff   1772.2    108.2    108.2      0.0      6.2      0.7      8.0      2    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2141/B2->ZN    OAI22_X4                fr   1823.5     51.3     51.3      0.0     17.0      0.6      8.0      2    81,   80  /PD_TOP        (1.10)
M64/i_1/i_2138/A->ZN     XNOR2_X2                rr   1865.5     42.0     42.0      0.0     34.7      0.3      1.5      1    81,   80  /PD_TOP        (1.10)
M64/c_reg[62]/D          DFFR_X1                  r   1865.5      0.0               0.0     16.7                             81,   80  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: rst
    (Clocked by vsysclk R)
Endpoint: inRegA/clk_gate_Q_reg/E
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1914.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 85.1)
Data arrival time: 217.5
Slack: 1697.4
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
rst                      {set_input_delay}        r    200.0    200.0    200.0                        6.2    114.6      7    80,  162                       
inRegA/i_0_0/A2->ZN      OR2_X4                  rr    217.5     16.6     16.6      0.0      0.0      0.3      1.2      1    81,   80  /PD_TOP        (1.10)
inRegA/clk_gate_Q_reg/E  CLKGATETST_X2            r    217.5      0.9               0.9      5.2                             81,   80  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outReg/Q_reg[61]/Q
    (Clocked by vsysclk R)
Endpoint: c[61]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 115.3
Slack: 1384.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     67     0,   79                       
outReg/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64    81,   80  /PD_TOP        (1.10)
outReg/Q_reg[61]/CK->Q   DFF_X1                  rr    114.4    114.4    114.4      0.0      0.0      4.9     14.9      1    81,   80  /PD_TOP        (1.10)
c[61]                                             r    115.3      0.9               0.9     36.8                            162,   75                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
