I 000050 55 4254          1553623665731 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553623665732 2019.03.26 20:07:45)
	(_source (\./../../lab2impl/schem1.vhd\))
	(_parameters dbg tan)
	(_code 7d2f2f7c2a2a216b7e7239222d7a7e7b7e7b757b78)
	(_ent
		(_time 1553623665723)
	)
	(_comp
		(nd3
			(_object
				(_port (_int A -1 0 40(_ent (_in))))
				(_port (_int B -1 0 41(_ent (_in))))
				(_port (_int C -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int Z -1 0 61(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 65(_ent (_in))))
				(_port (_int Z -1 0 66(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 70(_ent (_in))))
				(_port (_int B -1 0 71(_ent (_in))))
				(_port (_int Z -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst I18 0 81(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I15 0 83(_comp xor2)
		(_port
			((A)(N_14))
			((B)(d))
			((Z)(N_13))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I3 0 85(_comp and2)
		(_port
			((A)(N_2))
			((B)(N_3))
			((Z)(S_DUMMY))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I14 0 87(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_14))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I4 0 89(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_2))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I16 0 91(_comp inv)
		(_port
			((A)(N_13))
			((Z)(R_DUMMY))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I5 0 93(_comp inv)
		(_port
			((A)(d))
			((Z)(N_3))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I6 0 95(_comp inv)
		(_port
			((A)(c))
			((Z)(N_4))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I7 0 97(_comp inv)
		(_port
			((A)(b))
			((Z)(N_5))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I8 0 99(_comp inv)
		(_port
			((A)(a))
			((Z)(N_10))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I9 0 101(_comp nd2)
		(_port
			((A)(a))
			((B)(R_DUMMY))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 103(_comp nd2)
		(_port
			((A)(S_DUMMY))
			((B)(a))
			((Z)(N_8))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 105(_comp nd2)
		(_port
			((A)(N_8))
			((B)(N_12))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int a -1 0 9(_ent(_in))))
		(_port (_int b -1 0 10(_ent(_in))))
		(_port (_int c -1 0 11(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int S -1 0 13(_ent(_out))))
		(_port (_int R -1 0 14(_ent(_out))))
		(_port (_int Q -1 0 15(_ent(_out))))
		(_port (_int Reset -1 0 16(_ent(_in))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_14 -1 0 25(_arch(_uni))))
		(_sig (_int N_13 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_10 -1 0 29(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 30(_arch(_uni))))
		(_sig (_int R_DUMMY -1 0 31(_arch(_uni))))
		(_sig (_int S_DUMMY -1 0 32(_arch(_uni))))
		(_sig (_int N_2 -1 0 33(_arch(_uni))))
		(_sig (_int N_3 -1 0 34(_arch(_uni))))
		(_sig (_int N_4 -1 0 35(_arch(_uni))))
		(_sig (_int N_5 -1 0 36(_arch(_uni))))
		(_sig (_int N_8 -1 0 37(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment (_alias((S)(S_DUMMY)))(_simpleassign BUF)(_trgt(4))(_sens(17)))))
			(line__78(_arch 1 0 78(_assignment (_alias((R)(R_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__79(_arch 2 0 79(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000050 55 4250          1553623685374 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553623685375 2019.03.26 20:08:05)
	(_source (\./../../lab2impl/schem1.vhd\))
	(_parameters tan)
	(_code 3632323333616a20353972696631353035303e3033)
	(_ent
		(_time 1553623665722)
	)
	(_comp
		(nd3
			(_object
				(_port (_int A -1 0 40(_ent (_in))))
				(_port (_int B -1 0 41(_ent (_in))))
				(_port (_int C -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int Z -1 0 61(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 65(_ent (_in))))
				(_port (_int Z -1 0 66(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 70(_ent (_in))))
				(_port (_int B -1 0 71(_ent (_in))))
				(_port (_int Z -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst I18 0 81(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I15 0 83(_comp xor2)
		(_port
			((A)(N_14))
			((B)(d))
			((Z)(N_13))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I3 0 85(_comp and2)
		(_port
			((A)(N_2))
			((B)(N_3))
			((Z)(S_DUMMY))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I14 0 87(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_14))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I4 0 89(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_2))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I16 0 91(_comp inv)
		(_port
			((A)(N_13))
			((Z)(R_DUMMY))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I5 0 93(_comp inv)
		(_port
			((A)(d))
			((Z)(N_3))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I6 0 95(_comp inv)
		(_port
			((A)(c))
			((Z)(N_4))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I7 0 97(_comp inv)
		(_port
			((A)(b))
			((Z)(N_5))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I8 0 99(_comp inv)
		(_port
			((A)(a))
			((Z)(N_10))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I9 0 101(_comp nd2)
		(_port
			((A)(a))
			((B)(R_DUMMY))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 103(_comp nd2)
		(_port
			((A)(S_DUMMY))
			((B)(a))
			((Z)(N_8))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 105(_comp nd2)
		(_port
			((A)(N_8))
			((B)(N_12))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int a -1 0 9(_ent(_in))))
		(_port (_int b -1 0 10(_ent(_in))))
		(_port (_int c -1 0 11(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int S -1 0 13(_ent(_out))))
		(_port (_int R -1 0 14(_ent(_out))))
		(_port (_int Q -1 0 15(_ent(_out))))
		(_port (_int Reset -1 0 16(_ent(_in))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_14 -1 0 25(_arch(_uni))))
		(_sig (_int N_13 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_10 -1 0 29(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 30(_arch(_uni))))
		(_sig (_int R_DUMMY -1 0 31(_arch(_uni))))
		(_sig (_int S_DUMMY -1 0 32(_arch(_uni))))
		(_sig (_int N_2 -1 0 33(_arch(_uni))))
		(_sig (_int N_3 -1 0 34(_arch(_uni))))
		(_sig (_int N_4 -1 0 35(_arch(_uni))))
		(_sig (_int N_5 -1 0 36(_arch(_uni))))
		(_sig (_int N_8 -1 0 37(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment (_alias((S)(S_DUMMY)))(_simpleassign BUF)(_trgt(4))(_sens(17)))))
			(line__78(_arch 1 0 78(_assignment (_alias((R)(R_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__79(_arch 2 0 79(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
I 000056 55 1610          1553623685442 TB_ARCHITECTURE
(_unit VHDL (schem1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553623685443 2019.03.26 20:08:05)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 75717174732229637421312a257023727173777276)
	(_ent
		(_time 1553623685435)
	)
	(_comp
		(SCHEM1
			(_object
				(_port (_int a -1 0 15(_ent (_in))))
				(_port (_int b -1 0 16(_ent (_in))))
				(_port (_int c -1 0 17(_ent (_in))))
				(_port (_int d -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int R -1 0 20(_ent (_out))))
				(_port (_int Q -1 0 21(_ent (_out))))
				(_port (_int Reset -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp SCHEM1)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((S)(S))
			((R)(R))
			((Q)(Q))
			((Reset)(Reset))
		)
		(_use (_ent . SCHEM1)
		)
	)
	(_object
		(_sig (_int a -1 0 26(_arch(_uni))))
		(_sig (_int b -1 0 27(_arch(_uni))))
		(_sig (_int c -1 0 28(_arch(_uni))))
		(_sig (_int d -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int S -1 0 32(_arch(_uni))))
		(_sig (_int R -1 0 33(_arch(_uni))))
		(_sig (_int Q -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(0)))))
			(RS_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000039 55 395 0 testbench_for_schem1
(_configuration VHDL (testbench_for_schem1 0 78 (schem1_tb))
	(_version vd0)
	(_time 1553623685451 2019.03.26 20:08:05)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 8480878a85d2d393808596ded082d18287828c81d2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEM1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
V 000050 55 4250          1553623688333 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 20))
	(_version vd0)
	(_time 1553623688334 2019.03.26 20:08:08)
	(_source (\./../../lab2impl/schem1.vhd\))
	(_parameters tan)
	(_code bfbcbeebeae8e3a9bcb0fbe0efb8bcb9bcb9b7b9ba)
	(_ent
		(_time 1553623665722)
	)
	(_comp
		(nd3
			(_object
				(_port (_int A -1 0 40(_ent (_in))))
				(_port (_int B -1 0 41(_ent (_in))))
				(_port (_int C -1 0 42(_ent (_in))))
				(_port (_int Z -1 0 43(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 47(_ent (_in))))
				(_port (_int B -1 0 48(_ent (_in))))
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 60(_ent (_in))))
				(_port (_int Z -1 0 61(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 65(_ent (_in))))
				(_port (_int Z -1 0 66(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 70(_ent (_in))))
				(_port (_int B -1 0 71(_ent (_in))))
				(_port (_int Z -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst I18 0 81(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_11))
			((C)(Reset))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I15 0 83(_comp xor2)
		(_port
			((A)(N_14))
			((B)(d))
			((Z)(N_13))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I3 0 85(_comp and2)
		(_port
			((A)(N_2))
			((B)(N_3))
			((Z)(S_DUMMY))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I14 0 87(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_14))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I4 0 89(_comp or2)
		(_port
			((A)(b))
			((B)(c))
			((Z)(N_2))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I16 0 91(_comp inv)
		(_port
			((A)(N_13))
			((Z)(R_DUMMY))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I5 0 93(_comp inv)
		(_port
			((A)(d))
			((Z)(N_3))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I6 0 95(_comp inv)
		(_port
			((A)(c))
			((Z)(N_4))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I7 0 97(_comp inv)
		(_port
			((A)(b))
			((Z)(N_5))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I8 0 99(_comp inv)
		(_port
			((A)(a))
			((Z)(N_10))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I9 0 101(_comp nd2)
		(_port
			((A)(a))
			((B)(R_DUMMY))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 103(_comp nd2)
		(_port
			((A)(S_DUMMY))
			((B)(a))
			((Z)(N_8))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 105(_comp nd2)
		(_port
			((A)(N_8))
			((B)(N_12))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int a -1 0 9(_ent(_in))))
		(_port (_int b -1 0 10(_ent(_in))))
		(_port (_int c -1 0 11(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int S -1 0 13(_ent(_out))))
		(_port (_int R -1 0 14(_ent(_out))))
		(_port (_int Q -1 0 15(_ent(_out))))
		(_port (_int Reset -1 0 16(_ent(_in))))
		(_sig (_int gnd -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 23(_arch(_uni((i 3))))))
		(_sig (_int N_14 -1 0 25(_arch(_uni))))
		(_sig (_int N_13 -1 0 26(_arch(_uni))))
		(_sig (_int N_11 -1 0 27(_arch(_uni))))
		(_sig (_int N_12 -1 0 28(_arch(_uni))))
		(_sig (_int N_10 -1 0 29(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 30(_arch(_uni))))
		(_sig (_int R_DUMMY -1 0 31(_arch(_uni))))
		(_sig (_int S_DUMMY -1 0 32(_arch(_uni))))
		(_sig (_int N_2 -1 0 33(_arch(_uni))))
		(_sig (_int N_3 -1 0 34(_arch(_uni))))
		(_sig (_int N_4 -1 0 35(_arch(_uni))))
		(_sig (_int N_5 -1 0 36(_arch(_uni))))
		(_sig (_int N_8 -1 0 37(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment (_alias((S)(S_DUMMY)))(_simpleassign BUF)(_trgt(4))(_sens(17)))))
			(line__78(_arch 1 0 78(_assignment (_alias((R)(R_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(16)))))
			(line__79(_arch 2 0 79(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 3 -1)
)
V 000056 55 1610          1553623688549 TB_ARCHITECTURE
(_unit VHDL (schem1_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1553623688550 2019.03.26 20:08:08)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 9a999a95c8cdc68c9bcedec5ca9fcc9d9e9c989d99)
	(_ent
		(_time 1553623685434)
	)
	(_comp
		(SCHEM1
			(_object
				(_port (_int a -1 0 15(_ent (_in))))
				(_port (_int b -1 0 16(_ent (_in))))
				(_port (_int c -1 0 17(_ent (_in))))
				(_port (_int d -1 0 18(_ent (_in))))
				(_port (_int S -1 0 19(_ent (_out))))
				(_port (_int R -1 0 20(_ent (_out))))
				(_port (_int Q -1 0 21(_ent (_out))))
				(_port (_int Reset -1 0 22(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 41(_comp SCHEM1)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((S)(S))
			((R)(R))
			((Q)(Q))
			((Reset)(Reset))
		)
		(_use (_ent . SCHEM1)
		)
	)
	(_object
		(_sig (_int a -1 0 26(_arch(_uni))))
		(_sig (_int b -1 0 27(_arch(_uni))))
		(_sig (_int c -1 0 28(_arch(_uni))))
		(_sig (_int d -1 0 29(_arch(_uni))))
		(_sig (_int Reset -1 0 30(_arch(_uni))))
		(_sig (_int S -1 0 32(_arch(_uni))))
		(_sig (_int R -1 0 33(_arch(_uni))))
		(_sig (_int Q -1 0 34(_arch(_uni))))
		(_prcs
			(Reset_proc(_arch 0 0 54(_prcs (_wait_for)(_trgt(4)))))
			(clock_proc(_arch 1 0 59(_prcs (_wait_for)(_trgt(0)))))
			(RS_proc(_arch 2 0 64(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_static
		(1650544672 1634167137 32)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000039 55 395 0 testbench_for_schem1
(_configuration VHDL (testbench_for_schem1 0 78 (schem1_tb))
	(_version vd0)
	(_time 1553623688556 2019.03.26 20:08:08)
	(_source (\./../src/TestBench/schem1_TB.vhd\))
	(_parameters tan)
	(_code 9a999d95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEM1 schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
