// Seed: 3286332188
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output id_18;
  output id_17;
  output id_16;
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_20(
      1, id_16
  );
  logic id_18;
  assign id_11 = id_15[1'b0];
  type_21(
      1, 1, id_14, id_6 + 1, id_3
  );
  logic id_19;
  assign id_6 = id_12 == 1;
  always @(id_12 or posedge id_6)
    if (1) begin
      id_12 = (id_6);
      id_4 <= 1'b0 * id_7 - 1;
      id_6 <= 1;
    end else id_11 <= id_9;
endmodule
