Testbench passed
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /share/reconfig/xilinx_2023/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_network_top_top glbl -Oenable_linking_all_libraries -prj network_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s network_top -debug all 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/ip/xil_defaultlib/network_top_dcmp_64ns_64ns_1_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_dcmp_64ns_64ns_1_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_dot_product_20ul_20ul_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_dot_product_20ul_20ul_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_104_3_c_t_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_104_3_c_t_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_mul_22ns_22ns_44_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_mul_22ns_22ns_44_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_mux_80_7_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_mux_80_7_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_LSTM_20ul_20ul_2ul_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_LSTM_20ul_20ul_2ul_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_automem_params.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_params
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_mux_20_5_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_mux_20_5_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_matrix_top_40ul_80ul_20ul_20ul_2ul_Loop_OUTTER_LOOP_1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_matrix_top_40ul_80ul_20ul_20ul_2ul_Loop_OUTTER_LOOP_1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_mux_4_2_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_mux_4_2_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_sigm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_sigm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_dcmp_64ns_64ns_1_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_dcmp_64ns_64ns_1_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_matrix_top_40ul_80ul_20ul_20ul_2ul_Loop_OUTTER_LOOP_1_proc5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_matrix_top_40ul_80ul_20ul_20ul_2ul_Loop_OUTTER_LOOP_1_proc5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_104_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_104_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_matrix_top_40ul_80ul_20ul_20ul_2ul_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_matrix_top_40ul_80ul_20ul_20ul_2ul_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_autobram_inp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_inp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_autobram_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_160_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_160_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_99_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_top_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_99_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/network_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_network_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/share/ss121/matrix_test2/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.network_top_flow_control_loop_pi...
Compiling module xil_defaultlib.network_top_network_top_Pipeline...
Compiling module xil_defaultlib.network_top_mul_22ns_22ns_44_1_1...
Compiling module xil_defaultlib.network_top_mux_80_7_22_1_1(ID=1...
Compiling module xil_defaultlib.network_top_dot_product_20ul_20u...
Compiling module xil_defaultlib.network_top_matrix_top_40ul_80ul...
Compiling module xil_defaultlib.network_top_matrix_top_40ul_80ul...
Compiling module xil_defaultlib.network_top_matrix_top_40ul_80ul...
Compiling module xil_defaultlib.network_top_mux_4_2_22_1_1(ID=1,...
Compiling module xil_defaultlib.network_top_mux_20_5_22_1_1(ID=1...
Compiling module xil_defaultlib.network_top_LSTM_20ul_20ul_2ul_P...
Compiling module xil_defaultlib.network_top_LSTM_20ul_20ul_2ul_P...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.network_top_dcmp_64ns_64ns_1_1_n...
Compiling module xil_defaultlib.network_top_dcmp_64ns_64ns_1_1_n...
Compiling module xil_defaultlib.network_top_sigm
Compiling module xil_defaultlib.network_top_LSTM_20ul_20ul_2ul_P...
Compiling module xil_defaultlib.network_top_LSTM_20ul_20ul_2ul_s
Compiling module xil_defaultlib.network_top
Compiling module xil_defaultlib.AESL_automem_params
Compiling module xil_defaultlib.AESL_autobram_inp
WARNING: [XSIM 43-3373] "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_autobram_inp.v" Line 96. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_autobram_inp.v" Line 104. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_autobram_inp.v" Line 107. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.AESL_autobram_out_r
WARNING: [XSIM 43-3373] "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_autobram_out_r.v" Line 96. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_autobram_out_r.v" Line 104. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/share/ss121/matrix_test2/solution1/sim/verilog/AESL_autobram_out_r.v" Line 107. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=84)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.seq_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_network_top_top
Compiling module work.glbl
Built simulation snapshot network_top

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/network_top/xsim_script.tcl
# xsim {network_top} -view {{network_top_dataflow_ana.wcfg}} -tclbatch {network_top.tcl} -protoinst {network_top.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file network_top.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_network_top_top/AESL_inst_network_top//AESL_inst_network_top_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_network_top_top/AESL_inst_network_top/grp_LSTM_20ul_20ul_2ul_s_fu_8801/grp_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_104_3_fu_7246/grp_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_104_3_fu_7246_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_network_top_top/AESL_inst_network_top/grp_LSTM_20ul_20ul_2ul_s_fu_8801/grp_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_99_2_fu_7002/grp_LSTM_20ul_20ul_2ul_Pipeline_VITIS_LOOP_99_2_fu_7002_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_network_top_top/AESL_inst_network_top/grp_LSTM_20ul_20ul_2ul_s_fu_8801/grp_LSTM_20ul_20ul_2ul_s_fu_8801_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_network_top_top/AESL_inst_network_top/grp_LSTM_20ul_20ul_2ul_s_fu_8801/grp_matrix_top_40ul_80ul_20ul_20ul_2ul_s_fu_3598/grp_matrix_top_40ul_80ul_20ul_20ul_2ul_s_fu_3598_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_network_top_top/AESL_inst_network_top/grp_LSTM_20ul_20ul_2ul_s_fu_8801/grp_matrix_top_40ul_80ul_20ul_20ul_2ul_s_fu_3598/matrix_top_40ul_80ul_20ul_20ul_2ul_Loop_OUTTER_LOOP_1_proc5_U0/matrix_top_40ul_80ul_20ul_20ul_2ul_Loop_OUTTER_LOOP_1_proc5_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_network_top_top/AESL_inst_network_top/grp_LSTM_20ul_20ul_2ul_s_fu_8801/grp_matrix_top_40ul_80ul_20ul_20ul_2ul_s_fu_3598/matrix_top_40ul_80ul_20ul_20ul_2ul_Loop_OUTTER_LOOP_1_proc_U0/matrix_top_40ul_80ul_20ul_20ul_2ul_Loop_OUTTER_LOOP_1_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_network_top_top/AESL_inst_network_top/grp_network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_160_1_fu_5595/grp_network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_160_1_fu_5595_activity
Time resolution is 1 ps
open_wave_config network_top_dataflow_ana.wcfg
source network_top.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(bram) -into $coutputgroup]
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Rst_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Clk_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Dout_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Din_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_WEN_B -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_EN_B -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Addr_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Rst_A -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Clk_A -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Dout_A -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Din_A -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_WEN_A -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_EN_A -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/out_r_Addr_A -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_network_top_top/AESL_inst_network_top/store_result -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/init_params -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Rst_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Clk_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Dout_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Din_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_WEN_B -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_EN_B -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Addr_B -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Rst_A -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Clk_A -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Dout_A -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Din_A -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_WEN_A -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_EN_A -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/inp_Addr_A -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/params_q1 -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/params_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/params_address1 -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/params_q0 -into $return_group -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/params_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/AESL_inst_network_top/params_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_network_top_top/AESL_inst_network_top/ap_start -into $blocksiggroup
## add_wave /apatb_network_top_top/AESL_inst_network_top/ap_done -into $blocksiggroup
## add_wave /apatb_network_top_top/AESL_inst_network_top/ap_idle -into $blocksiggroup
## add_wave /apatb_network_top_top/AESL_inst_network_top/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_network_top_top/AESL_inst_network_top/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_network_top_top/AESL_inst_network_top/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_network_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top_top/LENGTH_init_params -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top_top/LENGTH_inp -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top_top/LENGTH_params -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top_top/LENGTH_store_result -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(bram) -into $tbcoutputgroup]
## add_wave /apatb_network_top_top/out_r_RST_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/out_r_CLK_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/out_r_DOUT_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/out_r_DIN_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/out_r_WEN_B -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/out_r_EN_B -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/out_r_ADDR_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/out_r_RST_A -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/out_r_CLK_A -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/out_r_DOUT_A -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/out_r_DIN_A -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/out_r_WEN_A -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/out_r_EN_A -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/out_r_ADDR_A -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_network_top_top/store_result -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/init_params -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_RST_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_CLK_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_DOUT_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_DIN_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_WEN_B -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/inp_EN_B -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/inp_ADDR_B -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_RST_A -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_CLK_A -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_DOUT_A -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_DIN_A -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/inp_WEN_A -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/inp_EN_A -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/inp_ADDR_A -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/params_q1 -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/params_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/params_address1 -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/params_q0 -into $tb_return_group -radix hex
## add_wave /apatb_network_top_top/params_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top_top/params_address0 -into $tb_return_group -radix hex
## save_wave_config network_top.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
// RTL Simulation : 1 / 3 [100.00%] @ "32585000"
// RTL Simulation : 2 / 3 [100.00%] @ "41565000"
// RTL Simulation : 3 / 3 [100.00%] @ "41985000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 42045 ns : File "/share/ss121/matrix_test2/solution1/sim/verilog/network_top.autotb.v" Line 508
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2316.703 ; gain = 0.000 ; free physical = 5772 ; free virtual = 37362
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct  3 14:23:36 2023...
Testbench passed
