INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HIGH
INFO: [VRFC 10-311] analyzing module GROUND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/ALU/ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
