{
	"route__net": 112,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 21,
	"route__wirelength__iter:1": 2433,
	"route__drc_errors__iter:2": 7,
	"route__wirelength__iter:2": 2441,
	"route__drc_errors__iter:3": 4,
	"route__wirelength__iter:3": 2436,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 2432,
	"route__drc_errors": 0,
	"route__wirelength": 2432,
	"route__vias": 659,
	"route__vias__singlecut": 659,
	"route__vias__multicut": 0,
	"design__io": 21,
	"design__die__area": 7250,
	"design__core__area": 3640.99,
	"design__instance__count": 173,
	"design__instance__area": 1213.66,
	"design__instance__count__stdcell": 173,
	"design__instance__area__stdcell": 1213.66,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.333333,
	"design__instance__utilization__stdcell": 0.333333,
	"design__instance__count__class:fill_cell": 20,
	"design__instance__count__class:tap_cell": 60,
	"design__instance__count__class:antenna_cell": 3,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 34,
	"design__instance__count__class:inverter": 8,
	"design__instance__count__class:sequential_cell": 20,
	"design__instance__count__class:multi_input_combinational_cell": 44,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}