
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003308  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000acc  08003498  08003498  00013498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f64  08003f64  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003f64  08003f64  00013f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f6c  08003f6c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f6c  08003f6c  00013f6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f70  08003f70  00013f70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003f74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          0000047c  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004ec  200004ec  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008447  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001664  00000000  00000000  000284e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000930  00000000  00000000  00029b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000868  00000000  00000000  0002a480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020277  00000000  00000000  0002ace8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aa7a  00000000  00000000  0004af5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7ceb  00000000  00000000  000559d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0011d6c4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002934  00000000  00000000  0011d714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003480 	.word	0x08003480

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003480 	.word	0x08003480

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <display>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void display(int val){
 8000574:	b580      	push	{r7, lr}
 8000576:	b088      	sub	sp, #32
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	// this function should run in a thread.
	uint8_t buf[20] = "testing \0";
 800057c:	4a0f      	ldr	r2, [pc, #60]	; (80005bc <display+0x48>)
 800057e:	f107 030c 	add.w	r3, r7, #12
 8000582:	ca07      	ldmia	r2, {r0, r1, r2}
 8000584:	c303      	stmia	r3!, {r0, r1}
 8000586:	801a      	strh	r2, [r3, #0]
 8000588:	f107 0316 	add.w	r3, r7, #22
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	605a      	str	r2, [r3, #4]
 8000592:	811a      	strh	r2, [r3, #8]
	//for (;;){
		sprintf(buf, "finally. %d \0", val);
 8000594:	f107 030c 	add.w	r3, r7, #12
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	4909      	ldr	r1, [pc, #36]	; (80005c0 <display+0x4c>)
 800059c:	4618      	mov	r0, r3
 800059e:	f002 fb01 	bl	8002ba4 <siprintf>
		OLED_ShowString(10, 10, buf);
 80005a2:	f107 030c 	add.w	r3, r7, #12
 80005a6:	461a      	mov	r2, r3
 80005a8:	210a      	movs	r1, #10
 80005aa:	200a      	movs	r0, #10
 80005ac:	f000 fc80 	bl	8000eb0 <OLED_ShowString>

		OLED_Refresh_Gram();
 80005b0:	f000 fb06 	bl	8000bc0 <OLED_Refresh_Gram>
		//osDelay(1000);
	//}
}
 80005b4:	bf00      	nop
 80005b6:	3720      	adds	r7, #32
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	080034a8 	.word	0x080034a8
 80005c0:	08003498 	.word	0x08003498

080005c4 <stop>:

void stop(){
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_RESET); // set direction of rotation for wheel A - forward
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005ce:	480a      	ldr	r0, [pc, #40]	; (80005f8 <stop+0x34>)
 80005d0:	f001 f846 	bl	8001660 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);
 80005d4:	2200      	movs	r2, #0
 80005d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005da:	4807      	ldr	r0, [pc, #28]	; (80005f8 <stop+0x34>)
 80005dc:	f001 f840 	bl	8001660 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	2120      	movs	r1, #32
 80005e4:	4805      	ldr	r0, [pc, #20]	; (80005fc <stop+0x38>)
 80005e6:	f001 f83b 	bl	8001660 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_RESET);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2140      	movs	r1, #64	; 0x40
 80005ee:	4803      	ldr	r0, [pc, #12]	; (80005fc <stop+0x38>)
 80005f0:	f001 f836 	bl	8001660 <HAL_GPIO_WritePin>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40020400 	.word	0x40020400
 80005fc:	40021000 	.word	0x40021000

08000600 <move>:

void move(int direction){
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	// 1 for forward, 0 for backwards
	// plug motorA to the left motor (blue)
	if (direction == 0){
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d116      	bne.n	800063c <move+0x3c>
		HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_RESET); // set direction of rotation for wheel A
 800060e:	2200      	movs	r2, #0
 8000610:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000614:	4818      	ldr	r0, [pc, #96]	; (8000678 <move+0x78>)
 8000616:	f001 f823 	bl	8001660 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_SET); //opposite of motorb cuz its looking the other direction
 800061a:	2201      	movs	r2, #1
 800061c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000620:	4815      	ldr	r0, [pc, #84]	; (8000678 <move+0x78>)
 8000622:	f001 f81d 	bl	8001660 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_SET);
 8000626:	2201      	movs	r2, #1
 8000628:	2120      	movs	r1, #32
 800062a:	4814      	ldr	r0, [pc, #80]	; (800067c <move+0x7c>)
 800062c:	f001 f818 	bl	8001660 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	2140      	movs	r1, #64	; 0x40
 8000634:	4811      	ldr	r0, [pc, #68]	; (800067c <move+0x7c>)
 8000636:	f001 f813 	bl	8001660 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET); //opposite of motorb cuz its looking the other direction

		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_SET);
	}
}
 800063a:	e018      	b.n	800066e <move+0x6e>
	else if (direction == 1){
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	2b01      	cmp	r3, #1
 8000640:	d115      	bne.n	800066e <move+0x6e>
		HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_SET); // set direction of rotation for wheel A
 8000642:	2201      	movs	r2, #1
 8000644:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000648:	480b      	ldr	r0, [pc, #44]	; (8000678 <move+0x78>)
 800064a:	f001 f809 	bl	8001660 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET); //opposite of motorb cuz its looking the other direction
 800064e:	2200      	movs	r2, #0
 8000650:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000654:	4808      	ldr	r0, [pc, #32]	; (8000678 <move+0x78>)
 8000656:	f001 f803 	bl	8001660 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	2120      	movs	r1, #32
 800065e:	4807      	ldr	r0, [pc, #28]	; (800067c <move+0x7c>)
 8000660:	f000 fffe 	bl	8001660 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_SET);
 8000664:	2201      	movs	r2, #1
 8000666:	2140      	movs	r1, #64	; 0x40
 8000668:	4804      	ldr	r0, [pc, #16]	; (800067c <move+0x7c>)
 800066a:	f000 fff9 	bl	8001660 <HAL_GPIO_WritePin>
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40020400 	.word	0x40020400
 800067c:	40021000 	.word	0x40021000

08000680 <turn>:

void turn(){
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8000684:	2100      	movs	r1, #0
 8000686:	4806      	ldr	r0, [pc, #24]	; (80006a0 <turn+0x20>)
 8000688:	f001 fcf8 	bl	800207c <HAL_TIM_PWM_Start>
	//htim12.Instance->CCR3=85;
	htim12.Instance->CCR1=85;
 800068c:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <turn+0x20>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2255      	movs	r2, #85	; 0x55
 8000692:	635a      	str	r2, [r3, #52]	; 0x34
	//htim12.Instance->CCR4=85;
	//htim12.Instance->CCR2=85;

	htim12.Instance->CCR1 = 168; // straight
 8000694:	4b02      	ldr	r3, [pc, #8]	; (80006a0 <turn+0x20>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	22a8      	movs	r2, #168	; 0xa8
 800069a:	635a      	str	r2, [r3, #52]	; 0x34
		htim3.Instance->CCR4 = 60; // left
		HAL_Delay(2000);
		htim3.Instance->CCR4 = 72; // center
	}
	*/
}
 800069c:	bf00      	nop
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	2000008c 	.word	0x2000008c

080006a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a8:	f000 fcc2 	bl	8001030 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ac:	f000 f816 	bl	80006dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b0:	f000 f8e0 	bl	8000874 <MX_GPIO_Init>
  MX_TIM12_Init();
 80006b4:	f000 f870 	bl	8000798 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 80006b8:	f000 fc2c 	bl	8000f14 <OLED_Init>
  //HAL_Delay(1000);
  //move(0);
  //HAL_Delay(1000);
  //stop();
  //HAL_Delay(1000);
  turn();
 80006bc:	f7ff ffe0 	bl	8000680 <turn>
  move(1);
 80006c0:	2001      	movs	r0, #1
 80006c2:	f7ff ff9d 	bl	8000600 <move>
  HAL_Delay(1000);
 80006c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006ca:	f000 fd23 	bl	8001114 <HAL_Delay>
  stop();
 80006ce:	f7ff ff79 	bl	80005c4 <stop>
  display(00);
 80006d2:	2000      	movs	r0, #0
 80006d4:	f7ff ff4e 	bl	8000574 <display>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <main+0x34>
	...

080006dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b094      	sub	sp, #80	; 0x50
 80006e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	2230      	movs	r2, #48	; 0x30
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f002 fa52 	bl	8002b94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]
 80006fa:	609a      	str	r2, [r3, #8]
 80006fc:	60da      	str	r2, [r3, #12]
 80006fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000700:	2300      	movs	r3, #0
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	4b22      	ldr	r3, [pc, #136]	; (8000790 <SystemClock_Config+0xb4>)
 8000706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000708:	4a21      	ldr	r2, [pc, #132]	; (8000790 <SystemClock_Config+0xb4>)
 800070a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800070e:	6413      	str	r3, [r2, #64]	; 0x40
 8000710:	4b1f      	ldr	r3, [pc, #124]	; (8000790 <SystemClock_Config+0xb4>)
 8000712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000714:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000718:	60bb      	str	r3, [r7, #8]
 800071a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800071c:	2300      	movs	r3, #0
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	4b1c      	ldr	r3, [pc, #112]	; (8000794 <SystemClock_Config+0xb8>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a1b      	ldr	r2, [pc, #108]	; (8000794 <SystemClock_Config+0xb8>)
 8000726:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800072a:	6013      	str	r3, [r2, #0]
 800072c:	4b19      	ldr	r3, [pc, #100]	; (8000794 <SystemClock_Config+0xb8>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000738:	2302      	movs	r3, #2
 800073a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800073c:	2301      	movs	r3, #1
 800073e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000740:	2310      	movs	r3, #16
 8000742:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000744:	2300      	movs	r3, #0
 8000746:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000748:	f107 0320 	add.w	r3, r7, #32
 800074c:	4618      	mov	r0, r3
 800074e:	f000 ffc9 	bl	80016e4 <HAL_RCC_OscConfig>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000758:	f000 f90c 	bl	8000974 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075c:	230f      	movs	r3, #15
 800075e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000760:	2300      	movs	r3, #0
 8000762:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000768:	2300      	movs	r3, #0
 800076a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800076c:	2300      	movs	r3, #0
 800076e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000770:	f107 030c 	add.w	r3, r7, #12
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f001 fa2c 	bl	8001bd4 <HAL_RCC_ClockConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000782:	f000 f8f7 	bl	8000974 <Error_Handler>
  }
}
 8000786:	bf00      	nop
 8000788:	3750      	adds	r7, #80	; 0x50
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40023800 	.word	0x40023800
 8000794:	40007000 	.word	0x40007000

08000798 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b08c      	sub	sp, #48	; 0x30
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800079e:	f107 0320 	add.w	r3, r7, #32
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
 80007b8:	611a      	str	r2, [r3, #16]
 80007ba:	615a      	str	r2, [r3, #20]
 80007bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80007be:	4b2b      	ldr	r3, [pc, #172]	; (800086c <MX_TIM12_Init+0xd4>)
 80007c0:	4a2b      	ldr	r2, [pc, #172]	; (8000870 <MX_TIM12_Init+0xd8>)
 80007c2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 160;
 80007c4:	4b29      	ldr	r3, [pc, #164]	; (800086c <MX_TIM12_Init+0xd4>)
 80007c6:	22a0      	movs	r2, #160	; 0xa0
 80007c8:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ca:	4b28      	ldr	r3, [pc, #160]	; (800086c <MX_TIM12_Init+0xd4>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000;
 80007d0:	4b26      	ldr	r3, [pc, #152]	; (800086c <MX_TIM12_Init+0xd4>)
 80007d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007d6:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d8:	4b24      	ldr	r3, [pc, #144]	; (800086c <MX_TIM12_Init+0xd4>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007de:	4b23      	ldr	r3, [pc, #140]	; (800086c <MX_TIM12_Init+0xd4>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80007e4:	4821      	ldr	r0, [pc, #132]	; (800086c <MX_TIM12_Init+0xd4>)
 80007e6:	f001 fba1 	bl	8001f2c <HAL_TIM_Base_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 80007f0:	f000 f8c0 	bl	8000974 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007f8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80007fa:	f107 0320 	add.w	r3, r7, #32
 80007fe:	4619      	mov	r1, r3
 8000800:	481a      	ldr	r0, [pc, #104]	; (800086c <MX_TIM12_Init+0xd4>)
 8000802:	f001 fdc5 	bl	8002390 <HAL_TIM_ConfigClockSource>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 800080c:	f000 f8b2 	bl	8000974 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8000810:	4816      	ldr	r0, [pc, #88]	; (800086c <MX_TIM12_Init+0xd4>)
 8000812:	f001 fbda 	bl	8001fca <HAL_TIM_PWM_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 800081c:	f000 f8aa 	bl	8000974 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000820:	2360      	movs	r3, #96	; 0x60
 8000822:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	2200      	movs	r2, #0
 8000834:	4619      	mov	r1, r3
 8000836:	480d      	ldr	r0, [pc, #52]	; (800086c <MX_TIM12_Init+0xd4>)
 8000838:	f001 fce8 	bl	800220c <HAL_TIM_PWM_ConfigChannel>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8000842:	f000 f897 	bl	8000974 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000846:	1d3b      	adds	r3, r7, #4
 8000848:	2204      	movs	r2, #4
 800084a:	4619      	mov	r1, r3
 800084c:	4807      	ldr	r0, [pc, #28]	; (800086c <MX_TIM12_Init+0xd4>)
 800084e:	f001 fcdd 	bl	800220c <HAL_TIM_PWM_ConfigChannel>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8000858:	f000 f88c 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800085c:	4803      	ldr	r0, [pc, #12]	; (800086c <MX_TIM12_Init+0xd4>)
 800085e:	f000 f8d9 	bl	8000a14 <HAL_TIM_MspPostInit>

}
 8000862:	bf00      	nop
 8000864:	3730      	adds	r7, #48	; 0x30
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	2000008c 	.word	0x2000008c
 8000870:	40001800 	.word	0x40001800

08000874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b088      	sub	sp, #32
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087a:	f107 030c 	add.w	r3, r7, #12
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
 8000888:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	4b35      	ldr	r3, [pc, #212]	; (8000964 <MX_GPIO_Init+0xf0>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	4a34      	ldr	r2, [pc, #208]	; (8000964 <MX_GPIO_Init+0xf0>)
 8000894:	f043 0310 	orr.w	r3, r3, #16
 8000898:	6313      	str	r3, [r2, #48]	; 0x30
 800089a:	4b32      	ldr	r3, [pc, #200]	; (8000964 <MX_GPIO_Init+0xf0>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	f003 0310 	and.w	r3, r3, #16
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	4b2e      	ldr	r3, [pc, #184]	; (8000964 <MX_GPIO_Init+0xf0>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a2d      	ldr	r2, [pc, #180]	; (8000964 <MX_GPIO_Init+0xf0>)
 80008b0:	f043 0302 	orr.w	r3, r3, #2
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b2b      	ldr	r3, [pc, #172]	; (8000964 <MX_GPIO_Init+0xf0>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0302 	and.w	r3, r3, #2
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	603b      	str	r3, [r7, #0]
 80008c6:	4b27      	ldr	r3, [pc, #156]	; (8000964 <MX_GPIO_Init+0xf0>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	4a26      	ldr	r2, [pc, #152]	; (8000964 <MX_GPIO_Init+0xf0>)
 80008cc:	f043 0308 	orr.w	r3, r3, #8
 80008d0:	6313      	str	r3, [r2, #48]	; 0x30
 80008d2:	4b24      	ldr	r3, [pc, #144]	; (8000964 <MX_GPIO_Init+0xf0>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	f003 0308 	and.w	r3, r3, #8
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BIN1_Pin|BIN2_Pin|LED3_Pin, GPIO_PIN_RESET);
 80008de:	2200      	movs	r2, #0
 80008e0:	f44f 618c 	mov.w	r1, #1120	; 0x460
 80008e4:	4820      	ldr	r0, [pc, #128]	; (8000968 <MX_GPIO_Init+0xf4>)
 80008e6:	f000 febb 	bl	8001660 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin, GPIO_PIN_RESET);
 80008ea:	2200      	movs	r2, #0
 80008ec:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 80008f0:	481e      	ldr	r0, [pc, #120]	; (800096c <MX_GPIO_Init+0xf8>)
 80008f2:	f000 feb5 	bl	8001660 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AIN2_Pin|AIN1_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7140 	mov.w	r1, #768	; 0x300
 80008fc:	481c      	ldr	r0, [pc, #112]	; (8000970 <MX_GPIO_Init+0xfc>)
 80008fe:	f000 feaf 	bl	8001660 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BIN1_Pin BIN2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = BIN1_Pin|BIN2_Pin|LED3_Pin;
 8000902:	f44f 638c 	mov.w	r3, #1120	; 0x460
 8000906:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000908:	2301      	movs	r3, #1
 800090a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000910:	2300      	movs	r3, #0
 8000912:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000914:	f107 030c 	add.w	r3, r7, #12
 8000918:	4619      	mov	r1, r3
 800091a:	4813      	ldr	r0, [pc, #76]	; (8000968 <MX_GPIO_Init+0xf4>)
 800091c:	f000 fd04 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin_Pin OLED_RES_Pin_Pin OLED_SDA_Pin_Pin OLED_SCL_Pin_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin;
 8000920:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8000924:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000932:	f107 030c 	add.w	r3, r7, #12
 8000936:	4619      	mov	r1, r3
 8000938:	480c      	ldr	r0, [pc, #48]	; (800096c <MX_GPIO_Init+0xf8>)
 800093a:	f000 fcf5 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin;
 800093e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000942:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000944:	2301      	movs	r3, #1
 8000946:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	2300      	movs	r3, #0
 800094e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000950:	f107 030c 	add.w	r3, r7, #12
 8000954:	4619      	mov	r1, r3
 8000956:	4806      	ldr	r0, [pc, #24]	; (8000970 <MX_GPIO_Init+0xfc>)
 8000958:	f000 fce6 	bl	8001328 <HAL_GPIO_Init>

}
 800095c:	bf00      	nop
 800095e:	3720      	adds	r7, #32
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40023800 	.word	0x40023800
 8000968:	40021000 	.word	0x40021000
 800096c:	40020c00 	.word	0x40020c00
 8000970:	40020400 	.word	0x40020400

08000974 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000978:	b672      	cpsid	i
}
 800097a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097c:	e7fe      	b.n	800097c <Error_Handler+0x8>
	...

08000980 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	4b10      	ldr	r3, [pc, #64]	; (80009cc <HAL_MspInit+0x4c>)
 800098c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098e:	4a0f      	ldr	r2, [pc, #60]	; (80009cc <HAL_MspInit+0x4c>)
 8000990:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000994:	6453      	str	r3, [r2, #68]	; 0x44
 8000996:	4b0d      	ldr	r3, [pc, #52]	; (80009cc <HAL_MspInit+0x4c>)
 8000998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	603b      	str	r3, [r7, #0]
 80009a6:	4b09      	ldr	r3, [pc, #36]	; (80009cc <HAL_MspInit+0x4c>)
 80009a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009aa:	4a08      	ldr	r2, [pc, #32]	; (80009cc <HAL_MspInit+0x4c>)
 80009ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b0:	6413      	str	r3, [r2, #64]	; 0x40
 80009b2:	4b06      	ldr	r3, [pc, #24]	; (80009cc <HAL_MspInit+0x4c>)
 80009b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ba:	603b      	str	r3, [r7, #0]
 80009bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009be:	bf00      	nop
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	40023800 	.word	0x40023800

080009d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b085      	sub	sp, #20
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM12)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a0b      	ldr	r2, [pc, #44]	; (8000a0c <HAL_TIM_Base_MspInit+0x3c>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d10d      	bne.n	80009fe <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
 80009e6:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <HAL_TIM_Base_MspInit+0x40>)
 80009e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ea:	4a09      	ldr	r2, [pc, #36]	; (8000a10 <HAL_TIM_Base_MspInit+0x40>)
 80009ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009f0:	6413      	str	r3, [r2, #64]	; 0x40
 80009f2:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <HAL_TIM_Base_MspInit+0x40>)
 80009f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80009fe:	bf00      	nop
 8000a00:	3714      	adds	r7, #20
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	40001800 	.word	0x40001800
 8000a10:	40023800 	.word	0x40023800

08000a14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b088      	sub	sp, #32
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1c:	f107 030c 	add.w	r3, r7, #12
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM12)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a12      	ldr	r2, [pc, #72]	; (8000a7c <HAL_TIM_MspPostInit+0x68>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d11e      	bne.n	8000a74 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	60bb      	str	r3, [r7, #8]
 8000a3a:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <HAL_TIM_MspPostInit+0x6c>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	4a10      	ldr	r2, [pc, #64]	; (8000a80 <HAL_TIM_MspPostInit+0x6c>)
 8000a40:	f043 0302 	orr.w	r3, r3, #2
 8000a44:	6313      	str	r3, [r2, #48]	; 0x30
 8000a46:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <HAL_TIM_MspPostInit+0x6c>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	f003 0302 	and.w	r3, r3, #2
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PB14     ------> TIM12_CH1
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000a52:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000a56:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a60:	2300      	movs	r3, #0
 8000a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000a64:	2309      	movs	r3, #9
 8000a66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a68:	f107 030c 	add.w	r3, r7, #12
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4805      	ldr	r0, [pc, #20]	; (8000a84 <HAL_TIM_MspPostInit+0x70>)
 8000a70:	f000 fc5a 	bl	8001328 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8000a74:	bf00      	nop
 8000a76:	3720      	adds	r7, #32
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40001800 	.word	0x40001800
 8000a80:	40023800 	.word	0x40023800
 8000a84:	40020400 	.word	0x40020400

08000a88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <NMI_Handler+0x4>

08000a8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a92:	e7fe      	b.n	8000a92 <HardFault_Handler+0x4>

08000a94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a98:	e7fe      	b.n	8000a98 <MemManage_Handler+0x4>

08000a9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a9e:	e7fe      	b.n	8000a9e <BusFault_Handler+0x4>

08000aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa4:	e7fe      	b.n	8000aa4 <UsageFault_Handler+0x4>

08000aa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa6:	b480      	push	{r7}
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr

08000ab4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr

08000ac2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr

08000ad0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ad4:	f000 fafe 	bl	80010d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad8:	bf00      	nop
 8000ada:	bd80      	pop	{r7, pc}

08000adc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ae4:	4a14      	ldr	r2, [pc, #80]	; (8000b38 <_sbrk+0x5c>)
 8000ae6:	4b15      	ldr	r3, [pc, #84]	; (8000b3c <_sbrk+0x60>)
 8000ae8:	1ad3      	subs	r3, r2, r3
 8000aea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000af0:	4b13      	ldr	r3, [pc, #76]	; (8000b40 <_sbrk+0x64>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d102      	bne.n	8000afe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000af8:	4b11      	ldr	r3, [pc, #68]	; (8000b40 <_sbrk+0x64>)
 8000afa:	4a12      	ldr	r2, [pc, #72]	; (8000b44 <_sbrk+0x68>)
 8000afc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000afe:	4b10      	ldr	r3, [pc, #64]	; (8000b40 <_sbrk+0x64>)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4413      	add	r3, r2
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d207      	bcs.n	8000b1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b0c:	f002 f818 	bl	8002b40 <__errno>
 8000b10:	4603      	mov	r3, r0
 8000b12:	220c      	movs	r2, #12
 8000b14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b16:	f04f 33ff 	mov.w	r3, #4294967295
 8000b1a:	e009      	b.n	8000b30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b1c:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <_sbrk+0x64>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b22:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <_sbrk+0x64>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4413      	add	r3, r2
 8000b2a:	4a05      	ldr	r2, [pc, #20]	; (8000b40 <_sbrk+0x64>)
 8000b2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3718      	adds	r7, #24
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	20020000 	.word	0x20020000
 8000b3c:	00000400 	.word	0x00000400
 8000b40:	200000d4 	.word	0x200000d4
 8000b44:	200004f0 	.word	0x200004f0

08000b48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b4c:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <SystemInit+0x20>)
 8000b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b52:	4a05      	ldr	r2, [pc, #20]	; (8000b68 <SystemInit+0x20>)
 8000b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ba4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b70:	480d      	ldr	r0, [pc, #52]	; (8000ba8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b72:	490e      	ldr	r1, [pc, #56]	; (8000bac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b74:	4a0e      	ldr	r2, [pc, #56]	; (8000bb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b78:	e002      	b.n	8000b80 <LoopCopyDataInit>

08000b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b7e:	3304      	adds	r3, #4

08000b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b84:	d3f9      	bcc.n	8000b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b86:	4a0b      	ldr	r2, [pc, #44]	; (8000bb4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b88:	4c0b      	ldr	r4, [pc, #44]	; (8000bb8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b8c:	e001      	b.n	8000b92 <LoopFillZerobss>

08000b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b90:	3204      	adds	r2, #4

08000b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b94:	d3fb      	bcc.n	8000b8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b96:	f7ff ffd7 	bl	8000b48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b9a:	f001 ffd7 	bl	8002b4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b9e:	f7ff fd81 	bl	80006a4 <main>
  bx  lr    
 8000ba2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ba4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000bb0:	08003f74 	.word	0x08003f74
  ldr r2, =_sbss
 8000bb4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000bb8:	200004ec 	.word	0x200004ec

08000bbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bbc:	e7fe      	b.n	8000bbc <ADC_IRQHandler>
	...

08000bc0 <OLED_Refresh_Gram>:

#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	71fb      	strb	r3, [r7, #7]
 8000bca:	e026      	b.n	8000c1a <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	3b50      	subs	r3, #80	; 0x50
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 f82b 	bl	8000c30 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8000bda:	2100      	movs	r1, #0
 8000bdc:	2000      	movs	r0, #0
 8000bde:	f000 f827 	bl	8000c30 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8000be2:	2100      	movs	r1, #0
 8000be4:	2010      	movs	r0, #16
 8000be6:	f000 f823 	bl	8000c30 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8000bea:	2300      	movs	r3, #0
 8000bec:	71bb      	strb	r3, [r7, #6]
 8000bee:	e00d      	b.n	8000c0c <OLED_Refresh_Gram+0x4c>
 8000bf0:	79ba      	ldrb	r2, [r7, #6]
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	490d      	ldr	r1, [pc, #52]	; (8000c2c <OLED_Refresh_Gram+0x6c>)
 8000bf6:	00d2      	lsls	r2, r2, #3
 8000bf8:	440a      	add	r2, r1
 8000bfa:	4413      	add	r3, r2
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	2101      	movs	r1, #1
 8000c00:	4618      	mov	r0, r3
 8000c02:	f000 f815 	bl	8000c30 <OLED_WR_Byte>
 8000c06:	79bb      	ldrb	r3, [r7, #6]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	71bb      	strb	r3, [r7, #6]
 8000c0c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	daed      	bge.n	8000bf0 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	3301      	adds	r3, #1
 8000c18:	71fb      	strb	r3, [r7, #7]
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b07      	cmp	r3, #7
 8000c1e:	d9d5      	bls.n	8000bcc <OLED_Refresh_Gram+0xc>
	}   
}
 8000c20:	bf00      	nop
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200000d8 	.word	0x200000d8

08000c30 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	460a      	mov	r2, r1
 8000c3a:	71fb      	strb	r3, [r7, #7]
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8000c40:	79bb      	ldrb	r3, [r7, #6]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d006      	beq.n	8000c54 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8000c46:	2201      	movs	r2, #1
 8000c48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c4c:	481e      	ldr	r0, [pc, #120]	; (8000cc8 <OLED_WR_Byte+0x98>)
 8000c4e:	f000 fd07 	bl	8001660 <HAL_GPIO_WritePin>
 8000c52:	e005      	b.n	8000c60 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8000c54:	2200      	movs	r2, #0
 8000c56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c5a:	481b      	ldr	r0, [pc, #108]	; (8000cc8 <OLED_WR_Byte+0x98>)
 8000c5c:	f000 fd00 	bl	8001660 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8000c60:	2300      	movs	r3, #0
 8000c62:	73fb      	strb	r3, [r7, #15]
 8000c64:	e022      	b.n	8000cac <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c6c:	4816      	ldr	r0, [pc, #88]	; (8000cc8 <OLED_WR_Byte+0x98>)
 8000c6e:	f000 fcf7 	bl	8001660 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8000c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	da06      	bge.n	8000c88 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c80:	4811      	ldr	r0, [pc, #68]	; (8000cc8 <OLED_WR_Byte+0x98>)
 8000c82:	f000 fced 	bl	8001660 <HAL_GPIO_WritePin>
 8000c86:	e005      	b.n	8000c94 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c8e:	480e      	ldr	r0, [pc, #56]	; (8000cc8 <OLED_WR_Byte+0x98>)
 8000c90:	f000 fce6 	bl	8001660 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8000c94:	2201      	movs	r2, #1
 8000c96:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c9a:	480b      	ldr	r0, [pc, #44]	; (8000cc8 <OLED_WR_Byte+0x98>)
 8000c9c:	f000 fce0 	bl	8001660 <HAL_GPIO_WritePin>
		dat<<=1;   
 8000ca0:	79fb      	ldrb	r3, [r7, #7]
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8000ca6:	7bfb      	ldrb	r3, [r7, #15]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	73fb      	strb	r3, [r7, #15]
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
 8000cae:	2b07      	cmp	r3, #7
 8000cb0:	d9d9      	bls.n	8000c66 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cb8:	4803      	ldr	r0, [pc, #12]	; (8000cc8 <OLED_WR_Byte+0x98>)
 8000cba:	f000 fcd1 	bl	8001660 <HAL_GPIO_WritePin>
} 
 8000cbe:	bf00      	nop
 8000cc0:	3710      	adds	r7, #16
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40020c00 	.word	0x40020c00

08000ccc <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	71fb      	strb	r3, [r7, #7]
 8000cd6:	e014      	b.n	8000d02 <OLED_Clear+0x36>
 8000cd8:	2300      	movs	r3, #0
 8000cda:	71bb      	strb	r3, [r7, #6]
 8000cdc:	e00a      	b.n	8000cf4 <OLED_Clear+0x28>
 8000cde:	79ba      	ldrb	r2, [r7, #6]
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	490c      	ldr	r1, [pc, #48]	; (8000d14 <OLED_Clear+0x48>)
 8000ce4:	00d2      	lsls	r2, r2, #3
 8000ce6:	440a      	add	r2, r1
 8000ce8:	4413      	add	r3, r2
 8000cea:	2200      	movs	r2, #0
 8000cec:	701a      	strb	r2, [r3, #0]
 8000cee:	79bb      	ldrb	r3, [r7, #6]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	71bb      	strb	r3, [r7, #6]
 8000cf4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	daf0      	bge.n	8000cde <OLED_Clear+0x12>
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	71fb      	strb	r3, [r7, #7]
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	2b07      	cmp	r3, #7
 8000d06:	d9e7      	bls.n	8000cd8 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8000d08:	f7ff ff5a 	bl	8000bc0 <OLED_Refresh_Gram>
}
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	200000d8 	.word	0x200000d8

08000d18 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	71fb      	strb	r3, [r7, #7]
 8000d22:	460b      	mov	r3, r1
 8000d24:	71bb      	strb	r3, [r7, #6]
 8000d26:	4613      	mov	r3, r2
 8000d28:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8000d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	db41      	blt.n	8000dba <OLED_DrawPoint+0xa2>
 8000d36:	79bb      	ldrb	r3, [r7, #6]
 8000d38:	2b3f      	cmp	r3, #63	; 0x3f
 8000d3a:	d83e      	bhi.n	8000dba <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8000d3c:	79bb      	ldrb	r3, [r7, #6]
 8000d3e:	08db      	lsrs	r3, r3, #3
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	f1c3 0307 	rsb	r3, r3, #7
 8000d46:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8000d48:	79bb      	ldrb	r3, [r7, #6]
 8000d4a:	f003 0307 	and.w	r3, r3, #7
 8000d4e:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8000d50:	7b7b      	ldrb	r3, [r7, #13]
 8000d52:	f1c3 0307 	rsb	r3, r3, #7
 8000d56:	2201      	movs	r2, #1
 8000d58:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5c:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8000d5e:	797b      	ldrb	r3, [r7, #5]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d012      	beq.n	8000d8a <OLED_DrawPoint+0x72>
 8000d64:	79fa      	ldrb	r2, [r7, #7]
 8000d66:	7bbb      	ldrb	r3, [r7, #14]
 8000d68:	4917      	ldr	r1, [pc, #92]	; (8000dc8 <OLED_DrawPoint+0xb0>)
 8000d6a:	00d2      	lsls	r2, r2, #3
 8000d6c:	440a      	add	r2, r1
 8000d6e:	4413      	add	r3, r2
 8000d70:	7818      	ldrb	r0, [r3, #0]
 8000d72:	79fa      	ldrb	r2, [r7, #7]
 8000d74:	7bbb      	ldrb	r3, [r7, #14]
 8000d76:	7bf9      	ldrb	r1, [r7, #15]
 8000d78:	4301      	orrs	r1, r0
 8000d7a:	b2c8      	uxtb	r0, r1
 8000d7c:	4912      	ldr	r1, [pc, #72]	; (8000dc8 <OLED_DrawPoint+0xb0>)
 8000d7e:	00d2      	lsls	r2, r2, #3
 8000d80:	440a      	add	r2, r1
 8000d82:	4413      	add	r3, r2
 8000d84:	4602      	mov	r2, r0
 8000d86:	701a      	strb	r2, [r3, #0]
 8000d88:	e018      	b.n	8000dbc <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8000d8a:	79fa      	ldrb	r2, [r7, #7]
 8000d8c:	7bbb      	ldrb	r3, [r7, #14]
 8000d8e:	490e      	ldr	r1, [pc, #56]	; (8000dc8 <OLED_DrawPoint+0xb0>)
 8000d90:	00d2      	lsls	r2, r2, #3
 8000d92:	440a      	add	r2, r1
 8000d94:	4413      	add	r3, r2
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	b25a      	sxtb	r2, r3
 8000d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	b25b      	sxtb	r3, r3
 8000da2:	4013      	ands	r3, r2
 8000da4:	b259      	sxtb	r1, r3
 8000da6:	79fa      	ldrb	r2, [r7, #7]
 8000da8:	7bbb      	ldrb	r3, [r7, #14]
 8000daa:	b2c8      	uxtb	r0, r1
 8000dac:	4906      	ldr	r1, [pc, #24]	; (8000dc8 <OLED_DrawPoint+0xb0>)
 8000dae:	00d2      	lsls	r2, r2, #3
 8000db0:	440a      	add	r2, r1
 8000db2:	4413      	add	r3, r2
 8000db4:	4602      	mov	r2, r0
 8000db6:	701a      	strb	r2, [r3, #0]
 8000db8:	e000      	b.n	8000dbc <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8000dba:	bf00      	nop
}
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	200000d8 	.word	0x200000d8

08000dcc <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8000dcc:	b590      	push	{r4, r7, lr}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4604      	mov	r4, r0
 8000dd4:	4608      	mov	r0, r1
 8000dd6:	4611      	mov	r1, r2
 8000dd8:	461a      	mov	r2, r3
 8000dda:	4623      	mov	r3, r4
 8000ddc:	71fb      	strb	r3, [r7, #7]
 8000dde:	4603      	mov	r3, r0
 8000de0:	71bb      	strb	r3, [r7, #6]
 8000de2:	460b      	mov	r3, r1
 8000de4:	717b      	strb	r3, [r7, #5]
 8000de6:	4613      	mov	r3, r2
 8000de8:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8000dea:	79bb      	ldrb	r3, [r7, #6]
 8000dec:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8000dee:	797b      	ldrb	r3, [r7, #5]
 8000df0:	3b20      	subs	r3, #32
 8000df2:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8000df4:	2300      	movs	r3, #0
 8000df6:	73bb      	strb	r3, [r7, #14]
 8000df8:	e04d      	b.n	8000e96 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8000dfa:	793b      	ldrb	r3, [r7, #4]
 8000dfc:	2b0c      	cmp	r3, #12
 8000dfe:	d10b      	bne.n	8000e18 <OLED_ShowChar+0x4c>
 8000e00:	797a      	ldrb	r2, [r7, #5]
 8000e02:	7bb9      	ldrb	r1, [r7, #14]
 8000e04:	4828      	ldr	r0, [pc, #160]	; (8000ea8 <OLED_ShowChar+0xdc>)
 8000e06:	4613      	mov	r3, r2
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	4413      	add	r3, r2
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	4403      	add	r3, r0
 8000e10:	440b      	add	r3, r1
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	73fb      	strb	r3, [r7, #15]
 8000e16:	e007      	b.n	8000e28 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8000e18:	797a      	ldrb	r2, [r7, #5]
 8000e1a:	7bbb      	ldrb	r3, [r7, #14]
 8000e1c:	4923      	ldr	r1, [pc, #140]	; (8000eac <OLED_ShowChar+0xe0>)
 8000e1e:	0112      	lsls	r2, r2, #4
 8000e20:	440a      	add	r2, r1
 8000e22:	4413      	add	r3, r2
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	737b      	strb	r3, [r7, #13]
 8000e2c:	e02d      	b.n	8000e8a <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8000e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	da07      	bge.n	8000e46 <OLED_ShowChar+0x7a>
 8000e36:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000e3a:	79b9      	ldrb	r1, [r7, #6]
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff ff6a 	bl	8000d18 <OLED_DrawPoint>
 8000e44:	e00c      	b.n	8000e60 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8000e46:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	bf0c      	ite	eq
 8000e4e:	2301      	moveq	r3, #1
 8000e50:	2300      	movne	r3, #0
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	461a      	mov	r2, r3
 8000e56:	79b9      	ldrb	r1, [r7, #6]
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff ff5c 	bl	8000d18 <OLED_DrawPoint>
			temp<<=1;
 8000e60:	7bfb      	ldrb	r3, [r7, #15]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	73fb      	strb	r3, [r7, #15]
			y++;
 8000e66:	79bb      	ldrb	r3, [r7, #6]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8000e6c:	79ba      	ldrb	r2, [r7, #6]
 8000e6e:	7b3b      	ldrb	r3, [r7, #12]
 8000e70:	1ad2      	subs	r2, r2, r3
 8000e72:	793b      	ldrb	r3, [r7, #4]
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d105      	bne.n	8000e84 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8000e78:	7b3b      	ldrb	r3, [r7, #12]
 8000e7a:	71bb      	strb	r3, [r7, #6]
				x++;
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	71fb      	strb	r3, [r7, #7]
				break;
 8000e82:	e005      	b.n	8000e90 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8000e84:	7b7b      	ldrb	r3, [r7, #13]
 8000e86:	3301      	adds	r3, #1
 8000e88:	737b      	strb	r3, [r7, #13]
 8000e8a:	7b7b      	ldrb	r3, [r7, #13]
 8000e8c:	2b07      	cmp	r3, #7
 8000e8e:	d9ce      	bls.n	8000e2e <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8000e90:	7bbb      	ldrb	r3, [r7, #14]
 8000e92:	3301      	adds	r3, #1
 8000e94:	73bb      	strb	r3, [r7, #14]
 8000e96:	7bba      	ldrb	r2, [r7, #14]
 8000e98:	793b      	ldrb	r3, [r7, #4]
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d3ad      	bcc.n	8000dfa <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8000e9e:	bf00      	nop
 8000ea0:	bf00      	nop
 8000ea2:	3714      	adds	r7, #20
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd90      	pop	{r4, r7, pc}
 8000ea8:	080034cc 	.word	0x080034cc
 8000eac:	08003940 	.word	0x08003940

08000eb0 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af02      	add	r7, sp, #8
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	603a      	str	r2, [r7, #0]
 8000eba:	71fb      	strb	r3, [r7, #7]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8000ec0:	e01f      	b.n	8000f02 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	2b7a      	cmp	r3, #122	; 0x7a
 8000ec6:	d904      	bls.n	8000ed2 <OLED_ShowString+0x22>
 8000ec8:	2300      	movs	r3, #0
 8000eca:	71fb      	strb	r3, [r7, #7]
 8000ecc:	79bb      	ldrb	r3, [r7, #6]
 8000ece:	3310      	adds	r3, #16
 8000ed0:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8000ed2:	79bb      	ldrb	r3, [r7, #6]
 8000ed4:	2b3a      	cmp	r3, #58	; 0x3a
 8000ed6:	d905      	bls.n	8000ee4 <OLED_ShowString+0x34>
 8000ed8:	2300      	movs	r3, #0
 8000eda:	71fb      	strb	r3, [r7, #7]
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	71bb      	strb	r3, [r7, #6]
 8000ee0:	f7ff fef4 	bl	8000ccc <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	781a      	ldrb	r2, [r3, #0]
 8000ee8:	79b9      	ldrb	r1, [r7, #6]
 8000eea:	79f8      	ldrb	r0, [r7, #7]
 8000eec:	2301      	movs	r3, #1
 8000eee:	9300      	str	r3, [sp, #0]
 8000ef0:	230c      	movs	r3, #12
 8000ef2:	f7ff ff6b 	bl	8000dcc <OLED_ShowChar>
        x+=8;
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	3308      	adds	r3, #8
 8000efa:	71fb      	strb	r3, [r7, #7]
        p++;
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	3301      	adds	r3, #1
 8000f00:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d1db      	bne.n	8000ec2 <OLED_ShowString+0x12>
    }  
}	 
 8000f0a:	bf00      	nop
 8000f0c:	bf00      	nop
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <OLED_Init>:

void OLED_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8000f18:	f000 fbbc 	bl	8001694 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8000f1c:	4b42      	ldr	r3, [pc, #264]	; (8001028 <OLED_Init+0x114>)
 8000f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f20:	4a41      	ldr	r2, [pc, #260]	; (8001028 <OLED_Init+0x114>)
 8000f22:	f023 0301 	bic.w	r3, r3, #1
 8000f26:	6713      	str	r3, [r2, #112]	; 0x70
 8000f28:	4b3f      	ldr	r3, [pc, #252]	; (8001028 <OLED_Init+0x114>)
 8000f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f2c:	4a3e      	ldr	r2, [pc, #248]	; (8001028 <OLED_Init+0x114>)
 8000f2e:	f023 0304 	bic.w	r3, r3, #4
 8000f32:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8000f34:	f000 fbc2 	bl	80016bc <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f3e:	483b      	ldr	r0, [pc, #236]	; (800102c <OLED_Init+0x118>)
 8000f40:	f000 fb8e 	bl	8001660 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000f44:	2064      	movs	r0, #100	; 0x64
 8000f46:	f000 f8e5 	bl	8001114 <HAL_Delay>
	OLED_RST_Set();
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f50:	4836      	ldr	r0, [pc, #216]	; (800102c <OLED_Init+0x118>)
 8000f52:	f000 fb85 	bl	8001660 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8000f56:	2100      	movs	r1, #0
 8000f58:	20ae      	movs	r0, #174	; 0xae
 8000f5a:	f7ff fe69 	bl	8000c30 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8000f5e:	2100      	movs	r1, #0
 8000f60:	20d5      	movs	r0, #213	; 0xd5
 8000f62:	f7ff fe65 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8000f66:	2100      	movs	r1, #0
 8000f68:	2050      	movs	r0, #80	; 0x50
 8000f6a:	f7ff fe61 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8000f6e:	2100      	movs	r1, #0
 8000f70:	20a8      	movs	r0, #168	; 0xa8
 8000f72:	f7ff fe5d 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8000f76:	2100      	movs	r1, #0
 8000f78:	203f      	movs	r0, #63	; 0x3f
 8000f7a:	f7ff fe59 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8000f7e:	2100      	movs	r1, #0
 8000f80:	20d3      	movs	r0, #211	; 0xd3
 8000f82:	f7ff fe55 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8000f86:	2100      	movs	r1, #0
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f7ff fe51 	bl	8000c30 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8000f8e:	2100      	movs	r1, #0
 8000f90:	2040      	movs	r0, #64	; 0x40
 8000f92:	f7ff fe4d 	bl	8000c30 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8000f96:	2100      	movs	r1, #0
 8000f98:	208d      	movs	r0, #141	; 0x8d
 8000f9a:	f7ff fe49 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	2014      	movs	r0, #20
 8000fa2:	f7ff fe45 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	2020      	movs	r0, #32
 8000faa:	f7ff fe41 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8000fae:	2100      	movs	r1, #0
 8000fb0:	2002      	movs	r0, #2
 8000fb2:	f7ff fe3d 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	20a1      	movs	r0, #161	; 0xa1
 8000fba:	f7ff fe39 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	20c0      	movs	r0, #192	; 0xc0
 8000fc2:	f7ff fe35 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	20da      	movs	r0, #218	; 0xda
 8000fca:	f7ff fe31 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8000fce:	2100      	movs	r1, #0
 8000fd0:	2012      	movs	r0, #18
 8000fd2:	f7ff fe2d 	bl	8000c30 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	2081      	movs	r0, #129	; 0x81
 8000fda:	f7ff fe29 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8000fde:	2100      	movs	r1, #0
 8000fe0:	20ef      	movs	r0, #239	; 0xef
 8000fe2:	f7ff fe25 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	20d9      	movs	r0, #217	; 0xd9
 8000fea:	f7ff fe21 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8000fee:	2100      	movs	r1, #0
 8000ff0:	20f1      	movs	r0, #241	; 0xf1
 8000ff2:	f7ff fe1d 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	20db      	movs	r0, #219	; 0xdb
 8000ffa:	f7ff fe19 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8000ffe:	2100      	movs	r1, #0
 8001000:	2030      	movs	r0, #48	; 0x30
 8001002:	f7ff fe15 	bl	8000c30 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001006:	2100      	movs	r1, #0
 8001008:	20a4      	movs	r0, #164	; 0xa4
 800100a:	f7ff fe11 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800100e:	2100      	movs	r1, #0
 8001010:	20a6      	movs	r0, #166	; 0xa6
 8001012:	f7ff fe0d 	bl	8000c30 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8001016:	2100      	movs	r1, #0
 8001018:	20af      	movs	r0, #175	; 0xaf
 800101a:	f7ff fe09 	bl	8000c30 <OLED_WR_Byte>
	OLED_Clear(); 
 800101e:	f7ff fe55 	bl	8000ccc <OLED_Clear>
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40023800 	.word	0x40023800
 800102c:	40020c00 	.word	0x40020c00

08001030 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001034:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <HAL_Init+0x40>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0d      	ldr	r2, [pc, #52]	; (8001070 <HAL_Init+0x40>)
 800103a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800103e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001040:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <HAL_Init+0x40>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a0a      	ldr	r2, [pc, #40]	; (8001070 <HAL_Init+0x40>)
 8001046:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800104a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800104c:	4b08      	ldr	r3, [pc, #32]	; (8001070 <HAL_Init+0x40>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a07      	ldr	r2, [pc, #28]	; (8001070 <HAL_Init+0x40>)
 8001052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001056:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001058:	2003      	movs	r0, #3
 800105a:	f000 f931 	bl	80012c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800105e:	200f      	movs	r0, #15
 8001060:	f000 f808 	bl	8001074 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001064:	f7ff fc8c 	bl	8000980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40023c00 	.word	0x40023c00

08001074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800107c:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <HAL_InitTick+0x54>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <HAL_InitTick+0x58>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	4619      	mov	r1, r3
 8001086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108a:	fbb3 f3f1 	udiv	r3, r3, r1
 800108e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f93b 	bl	800130e <HAL_SYSTICK_Config>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e00e      	b.n	80010c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b0f      	cmp	r3, #15
 80010a6:	d80a      	bhi.n	80010be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010a8:	2200      	movs	r2, #0
 80010aa:	6879      	ldr	r1, [r7, #4]
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295
 80010b0:	f000 f911 	bl	80012d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b4:	4a06      	ldr	r2, [pc, #24]	; (80010d0 <HAL_InitTick+0x5c>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ba:	2300      	movs	r3, #0
 80010bc:	e000      	b.n	80010c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000000 	.word	0x20000000
 80010cc:	20000008 	.word	0x20000008
 80010d0:	20000004 	.word	0x20000004

080010d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010d8:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <HAL_IncTick+0x20>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <HAL_IncTick+0x24>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4413      	add	r3, r2
 80010e4:	4a04      	ldr	r2, [pc, #16]	; (80010f8 <HAL_IncTick+0x24>)
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	20000008 	.word	0x20000008
 80010f8:	200004d8 	.word	0x200004d8

080010fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001100:	4b03      	ldr	r3, [pc, #12]	; (8001110 <HAL_GetTick+0x14>)
 8001102:	681b      	ldr	r3, [r3, #0]
}
 8001104:	4618      	mov	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	200004d8 	.word	0x200004d8

08001114 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800111c:	f7ff ffee 	bl	80010fc <HAL_GetTick>
 8001120:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800112c:	d005      	beq.n	800113a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800112e:	4b0a      	ldr	r3, [pc, #40]	; (8001158 <HAL_Delay+0x44>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	461a      	mov	r2, r3
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4413      	add	r3, r2
 8001138:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800113a:	bf00      	nop
 800113c:	f7ff ffde 	bl	80010fc <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	68fa      	ldr	r2, [r7, #12]
 8001148:	429a      	cmp	r2, r3
 800114a:	d8f7      	bhi.n	800113c <HAL_Delay+0x28>
  {
  }
}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000008 	.word	0x20000008

0800115c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <__NVIC_SetPriorityGrouping+0x44>)
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001178:	4013      	ands	r3, r2
 800117a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001184:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001188:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800118c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800118e:	4a04      	ldr	r2, [pc, #16]	; (80011a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	60d3      	str	r3, [r2, #12]
}
 8001194:	bf00      	nop
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a8:	4b04      	ldr	r3, [pc, #16]	; (80011bc <__NVIC_GetPriorityGrouping+0x18>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	0a1b      	lsrs	r3, r3, #8
 80011ae:	f003 0307 	and.w	r3, r3, #7
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	db0a      	blt.n	80011ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	490c      	ldr	r1, [pc, #48]	; (800120c <__NVIC_SetPriority+0x4c>)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	0112      	lsls	r2, r2, #4
 80011e0:	b2d2      	uxtb	r2, r2
 80011e2:	440b      	add	r3, r1
 80011e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011e8:	e00a      	b.n	8001200 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4908      	ldr	r1, [pc, #32]	; (8001210 <__NVIC_SetPriority+0x50>)
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	f003 030f 	and.w	r3, r3, #15
 80011f6:	3b04      	subs	r3, #4
 80011f8:	0112      	lsls	r2, r2, #4
 80011fa:	b2d2      	uxtb	r2, r2
 80011fc:	440b      	add	r3, r1
 80011fe:	761a      	strb	r2, [r3, #24]
}
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	e000e100 	.word	0xe000e100
 8001210:	e000ed00 	.word	0xe000ed00

08001214 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001214:	b480      	push	{r7}
 8001216:	b089      	sub	sp, #36	; 0x24
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	f1c3 0307 	rsb	r3, r3, #7
 800122e:	2b04      	cmp	r3, #4
 8001230:	bf28      	it	cs
 8001232:	2304      	movcs	r3, #4
 8001234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	3304      	adds	r3, #4
 800123a:	2b06      	cmp	r3, #6
 800123c:	d902      	bls.n	8001244 <NVIC_EncodePriority+0x30>
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	3b03      	subs	r3, #3
 8001242:	e000      	b.n	8001246 <NVIC_EncodePriority+0x32>
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001248:	f04f 32ff 	mov.w	r2, #4294967295
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	43da      	mvns	r2, r3
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	401a      	ands	r2, r3
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800125c:	f04f 31ff 	mov.w	r1, #4294967295
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	fa01 f303 	lsl.w	r3, r1, r3
 8001266:	43d9      	mvns	r1, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800126c:	4313      	orrs	r3, r2
         );
}
 800126e:	4618      	mov	r0, r3
 8001270:	3724      	adds	r7, #36	; 0x24
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
	...

0800127c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3b01      	subs	r3, #1
 8001288:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800128c:	d301      	bcc.n	8001292 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800128e:	2301      	movs	r3, #1
 8001290:	e00f      	b.n	80012b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001292:	4a0a      	ldr	r2, [pc, #40]	; (80012bc <SysTick_Config+0x40>)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3b01      	subs	r3, #1
 8001298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800129a:	210f      	movs	r1, #15
 800129c:	f04f 30ff 	mov.w	r0, #4294967295
 80012a0:	f7ff ff8e 	bl	80011c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012a4:	4b05      	ldr	r3, [pc, #20]	; (80012bc <SysTick_Config+0x40>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012aa:	4b04      	ldr	r3, [pc, #16]	; (80012bc <SysTick_Config+0x40>)
 80012ac:	2207      	movs	r2, #7
 80012ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	e000e010 	.word	0xe000e010

080012c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ff47 	bl	800115c <__NVIC_SetPriorityGrouping>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b086      	sub	sp, #24
 80012da:	af00      	add	r7, sp, #0
 80012dc:	4603      	mov	r3, r0
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
 80012e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012e8:	f7ff ff5c 	bl	80011a4 <__NVIC_GetPriorityGrouping>
 80012ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	68b9      	ldr	r1, [r7, #8]
 80012f2:	6978      	ldr	r0, [r7, #20]
 80012f4:	f7ff ff8e 	bl	8001214 <NVIC_EncodePriority>
 80012f8:	4602      	mov	r2, r0
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012fe:	4611      	mov	r1, r2
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff5d 	bl	80011c0 <__NVIC_SetPriority>
}
 8001306:	bf00      	nop
 8001308:	3718      	adds	r7, #24
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff ffb0 	bl	800127c <SysTick_Config>
 800131c:	4603      	mov	r3, r0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001328:	b480      	push	{r7}
 800132a:	b089      	sub	sp, #36	; 0x24
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800133a:	2300      	movs	r3, #0
 800133c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800133e:	2300      	movs	r3, #0
 8001340:	61fb      	str	r3, [r7, #28]
 8001342:	e16b      	b.n	800161c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001344:	2201      	movs	r2, #1
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	fa02 f303 	lsl.w	r3, r2, r3
 800134c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	697a      	ldr	r2, [r7, #20]
 8001354:	4013      	ands	r3, r2
 8001356:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	429a      	cmp	r2, r3
 800135e:	f040 815a 	bne.w	8001616 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	f003 0303 	and.w	r3, r3, #3
 800136a:	2b01      	cmp	r3, #1
 800136c:	d005      	beq.n	800137a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001376:	2b02      	cmp	r3, #2
 8001378:	d130      	bne.n	80013dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	2203      	movs	r2, #3
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	43db      	mvns	r3, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4013      	ands	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013b0:	2201      	movs	r2, #1
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	43db      	mvns	r3, r3
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4013      	ands	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	091b      	lsrs	r3, r3, #4
 80013c6:	f003 0201 	and.w	r2, r3, #1
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 0303 	and.w	r3, r3, #3
 80013e4:	2b03      	cmp	r3, #3
 80013e6:	d017      	beq.n	8001418 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	2203      	movs	r2, #3
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	43db      	mvns	r3, r3
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	4013      	ands	r3, r2
 80013fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	689a      	ldr	r2, [r3, #8]
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	4313      	orrs	r3, r2
 8001410:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 0303 	and.w	r3, r3, #3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d123      	bne.n	800146c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	08da      	lsrs	r2, r3, #3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3208      	adds	r2, #8
 800142c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001430:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	220f      	movs	r2, #15
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	43db      	mvns	r3, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4013      	ands	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	691a      	ldr	r2, [r3, #16]
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	f003 0307 	and.w	r3, r3, #7
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4313      	orrs	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	08da      	lsrs	r2, r3, #3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	3208      	adds	r2, #8
 8001466:	69b9      	ldr	r1, [r7, #24]
 8001468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	2203      	movs	r2, #3
 8001478:	fa02 f303 	lsl.w	r3, r2, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4013      	ands	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f003 0203 	and.w	r2, r3, #3
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	4313      	orrs	r3, r2
 8001498:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f000 80b4 	beq.w	8001616 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
 80014b2:	4b60      	ldr	r3, [pc, #384]	; (8001634 <HAL_GPIO_Init+0x30c>)
 80014b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b6:	4a5f      	ldr	r2, [pc, #380]	; (8001634 <HAL_GPIO_Init+0x30c>)
 80014b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014bc:	6453      	str	r3, [r2, #68]	; 0x44
 80014be:	4b5d      	ldr	r3, [pc, #372]	; (8001634 <HAL_GPIO_Init+0x30c>)
 80014c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014ca:	4a5b      	ldr	r2, [pc, #364]	; (8001638 <HAL_GPIO_Init+0x310>)
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	089b      	lsrs	r3, r3, #2
 80014d0:	3302      	adds	r3, #2
 80014d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	f003 0303 	and.w	r3, r3, #3
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	220f      	movs	r2, #15
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43db      	mvns	r3, r3
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	4013      	ands	r3, r2
 80014ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a52      	ldr	r2, [pc, #328]	; (800163c <HAL_GPIO_Init+0x314>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d02b      	beq.n	800154e <HAL_GPIO_Init+0x226>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a51      	ldr	r2, [pc, #324]	; (8001640 <HAL_GPIO_Init+0x318>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d025      	beq.n	800154a <HAL_GPIO_Init+0x222>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a50      	ldr	r2, [pc, #320]	; (8001644 <HAL_GPIO_Init+0x31c>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d01f      	beq.n	8001546 <HAL_GPIO_Init+0x21e>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a4f      	ldr	r2, [pc, #316]	; (8001648 <HAL_GPIO_Init+0x320>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d019      	beq.n	8001542 <HAL_GPIO_Init+0x21a>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a4e      	ldr	r2, [pc, #312]	; (800164c <HAL_GPIO_Init+0x324>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d013      	beq.n	800153e <HAL_GPIO_Init+0x216>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a4d      	ldr	r2, [pc, #308]	; (8001650 <HAL_GPIO_Init+0x328>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d00d      	beq.n	800153a <HAL_GPIO_Init+0x212>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a4c      	ldr	r2, [pc, #304]	; (8001654 <HAL_GPIO_Init+0x32c>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d007      	beq.n	8001536 <HAL_GPIO_Init+0x20e>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a4b      	ldr	r2, [pc, #300]	; (8001658 <HAL_GPIO_Init+0x330>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d101      	bne.n	8001532 <HAL_GPIO_Init+0x20a>
 800152e:	2307      	movs	r3, #7
 8001530:	e00e      	b.n	8001550 <HAL_GPIO_Init+0x228>
 8001532:	2308      	movs	r3, #8
 8001534:	e00c      	b.n	8001550 <HAL_GPIO_Init+0x228>
 8001536:	2306      	movs	r3, #6
 8001538:	e00a      	b.n	8001550 <HAL_GPIO_Init+0x228>
 800153a:	2305      	movs	r3, #5
 800153c:	e008      	b.n	8001550 <HAL_GPIO_Init+0x228>
 800153e:	2304      	movs	r3, #4
 8001540:	e006      	b.n	8001550 <HAL_GPIO_Init+0x228>
 8001542:	2303      	movs	r3, #3
 8001544:	e004      	b.n	8001550 <HAL_GPIO_Init+0x228>
 8001546:	2302      	movs	r3, #2
 8001548:	e002      	b.n	8001550 <HAL_GPIO_Init+0x228>
 800154a:	2301      	movs	r3, #1
 800154c:	e000      	b.n	8001550 <HAL_GPIO_Init+0x228>
 800154e:	2300      	movs	r3, #0
 8001550:	69fa      	ldr	r2, [r7, #28]
 8001552:	f002 0203 	and.w	r2, r2, #3
 8001556:	0092      	lsls	r2, r2, #2
 8001558:	4093      	lsls	r3, r2
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	4313      	orrs	r3, r2
 800155e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001560:	4935      	ldr	r1, [pc, #212]	; (8001638 <HAL_GPIO_Init+0x310>)
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	089b      	lsrs	r3, r3, #2
 8001566:	3302      	adds	r3, #2
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800156e:	4b3b      	ldr	r3, [pc, #236]	; (800165c <HAL_GPIO_Init+0x334>)
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	43db      	mvns	r3, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4013      	ands	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	4313      	orrs	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001592:	4a32      	ldr	r2, [pc, #200]	; (800165c <HAL_GPIO_Init+0x334>)
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001598:	4b30      	ldr	r3, [pc, #192]	; (800165c <HAL_GPIO_Init+0x334>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	43db      	mvns	r3, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4013      	ands	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d003      	beq.n	80015bc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015bc:	4a27      	ldr	r2, [pc, #156]	; (800165c <HAL_GPIO_Init+0x334>)
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80015c2:	4b26      	ldr	r3, [pc, #152]	; (800165c <HAL_GPIO_Init+0x334>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	43db      	mvns	r3, r3
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4013      	ands	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015e6:	4a1d      	ldr	r2, [pc, #116]	; (800165c <HAL_GPIO_Init+0x334>)
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015ec:	4b1b      	ldr	r3, [pc, #108]	; (800165c <HAL_GPIO_Init+0x334>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	43db      	mvns	r3, r3
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	4013      	ands	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001610:	4a12      	ldr	r2, [pc, #72]	; (800165c <HAL_GPIO_Init+0x334>)
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	3301      	adds	r3, #1
 800161a:	61fb      	str	r3, [r7, #28]
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	2b0f      	cmp	r3, #15
 8001620:	f67f ae90 	bls.w	8001344 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001624:	bf00      	nop
 8001626:	bf00      	nop
 8001628:	3724      	adds	r7, #36	; 0x24
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	40023800 	.word	0x40023800
 8001638:	40013800 	.word	0x40013800
 800163c:	40020000 	.word	0x40020000
 8001640:	40020400 	.word	0x40020400
 8001644:	40020800 	.word	0x40020800
 8001648:	40020c00 	.word	0x40020c00
 800164c:	40021000 	.word	0x40021000
 8001650:	40021400 	.word	0x40021400
 8001654:	40021800 	.word	0x40021800
 8001658:	40021c00 	.word	0x40021c00
 800165c:	40013c00 	.word	0x40013c00

08001660 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	460b      	mov	r3, r1
 800166a:	807b      	strh	r3, [r7, #2]
 800166c:	4613      	mov	r3, r2
 800166e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001670:	787b      	ldrb	r3, [r7, #1]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001676:	887a      	ldrh	r2, [r7, #2]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800167c:	e003      	b.n	8001686 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800167e:	887b      	ldrh	r3, [r7, #2]
 8001680:	041a      	lsls	r2, r3, #16
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	619a      	str	r2, [r3, #24]
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
	...

08001694 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800169a:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <HAL_PWR_EnableBkUpAccess+0x20>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80016a0:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <HAL_PWR_EnableBkUpAccess+0x24>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80016a6:	687b      	ldr	r3, [r7, #4]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	420e0020 	.word	0x420e0020
 80016b8:	40007000 	.word	0x40007000

080016bc <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80016c2:	4b06      	ldr	r3, [pc, #24]	; (80016dc <HAL_PWR_DisableBkUpAccess+0x20>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80016c8:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <HAL_PWR_DisableBkUpAccess+0x24>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80016ce:	687b      	ldr	r3, [r7, #4]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	420e0020 	.word	0x420e0020
 80016e0:	40007000 	.word	0x40007000

080016e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d101      	bne.n	80016f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e267      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d075      	beq.n	80017ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001702:	4b88      	ldr	r3, [pc, #544]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f003 030c 	and.w	r3, r3, #12
 800170a:	2b04      	cmp	r3, #4
 800170c:	d00c      	beq.n	8001728 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800170e:	4b85      	ldr	r3, [pc, #532]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001716:	2b08      	cmp	r3, #8
 8001718:	d112      	bne.n	8001740 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800171a:	4b82      	ldr	r3, [pc, #520]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001722:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001726:	d10b      	bne.n	8001740 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001728:	4b7e      	ldr	r3, [pc, #504]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d05b      	beq.n	80017ec <HAL_RCC_OscConfig+0x108>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d157      	bne.n	80017ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e242      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001748:	d106      	bne.n	8001758 <HAL_RCC_OscConfig+0x74>
 800174a:	4b76      	ldr	r3, [pc, #472]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a75      	ldr	r2, [pc, #468]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001754:	6013      	str	r3, [r2, #0]
 8001756:	e01d      	b.n	8001794 <HAL_RCC_OscConfig+0xb0>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001760:	d10c      	bne.n	800177c <HAL_RCC_OscConfig+0x98>
 8001762:	4b70      	ldr	r3, [pc, #448]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a6f      	ldr	r2, [pc, #444]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001768:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800176c:	6013      	str	r3, [r2, #0]
 800176e:	4b6d      	ldr	r3, [pc, #436]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a6c      	ldr	r2, [pc, #432]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001774:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	e00b      	b.n	8001794 <HAL_RCC_OscConfig+0xb0>
 800177c:	4b69      	ldr	r3, [pc, #420]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a68      	ldr	r2, [pc, #416]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001786:	6013      	str	r3, [r2, #0]
 8001788:	4b66      	ldr	r3, [pc, #408]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a65      	ldr	r2, [pc, #404]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 800178e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001792:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d013      	beq.n	80017c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179c:	f7ff fcae 	bl	80010fc <HAL_GetTick>
 80017a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a2:	e008      	b.n	80017b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017a4:	f7ff fcaa 	bl	80010fc <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b64      	cmp	r3, #100	; 0x64
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e207      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b6:	4b5b      	ldr	r3, [pc, #364]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0f0      	beq.n	80017a4 <HAL_RCC_OscConfig+0xc0>
 80017c2:	e014      	b.n	80017ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c4:	f7ff fc9a 	bl	80010fc <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017cc:	f7ff fc96 	bl	80010fc <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b64      	cmp	r3, #100	; 0x64
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e1f3      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017de:	4b51      	ldr	r3, [pc, #324]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1f0      	bne.n	80017cc <HAL_RCC_OscConfig+0xe8>
 80017ea:	e000      	b.n	80017ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d063      	beq.n	80018c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017fa:	4b4a      	ldr	r3, [pc, #296]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	f003 030c 	and.w	r3, r3, #12
 8001802:	2b00      	cmp	r3, #0
 8001804:	d00b      	beq.n	800181e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001806:	4b47      	ldr	r3, [pc, #284]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800180e:	2b08      	cmp	r3, #8
 8001810:	d11c      	bne.n	800184c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001812:	4b44      	ldr	r3, [pc, #272]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d116      	bne.n	800184c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800181e:	4b41      	ldr	r3, [pc, #260]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d005      	beq.n	8001836 <HAL_RCC_OscConfig+0x152>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	2b01      	cmp	r3, #1
 8001830:	d001      	beq.n	8001836 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e1c7      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001836:	4b3b      	ldr	r3, [pc, #236]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	691b      	ldr	r3, [r3, #16]
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	4937      	ldr	r1, [pc, #220]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001846:	4313      	orrs	r3, r2
 8001848:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184a:	e03a      	b.n	80018c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d020      	beq.n	8001896 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001854:	4b34      	ldr	r3, [pc, #208]	; (8001928 <HAL_RCC_OscConfig+0x244>)
 8001856:	2201      	movs	r2, #1
 8001858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800185a:	f7ff fc4f 	bl	80010fc <HAL_GetTick>
 800185e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001860:	e008      	b.n	8001874 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001862:	f7ff fc4b 	bl	80010fc <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b02      	cmp	r3, #2
 800186e:	d901      	bls.n	8001874 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e1a8      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001874:	4b2b      	ldr	r3, [pc, #172]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0f0      	beq.n	8001862 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001880:	4b28      	ldr	r3, [pc, #160]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	4925      	ldr	r1, [pc, #148]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 8001890:	4313      	orrs	r3, r2
 8001892:	600b      	str	r3, [r1, #0]
 8001894:	e015      	b.n	80018c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001896:	4b24      	ldr	r3, [pc, #144]	; (8001928 <HAL_RCC_OscConfig+0x244>)
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800189c:	f7ff fc2e 	bl	80010fc <HAL_GetTick>
 80018a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018a4:	f7ff fc2a 	bl	80010fc <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e187      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018b6:	4b1b      	ldr	r3, [pc, #108]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1f0      	bne.n	80018a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0308 	and.w	r3, r3, #8
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d036      	beq.n	800193c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d016      	beq.n	8001904 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018d6:	4b15      	ldr	r3, [pc, #84]	; (800192c <HAL_RCC_OscConfig+0x248>)
 80018d8:	2201      	movs	r2, #1
 80018da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018dc:	f7ff fc0e 	bl	80010fc <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018e4:	f7ff fc0a 	bl	80010fc <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e167      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018f6:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <HAL_RCC_OscConfig+0x240>)
 80018f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0f0      	beq.n	80018e4 <HAL_RCC_OscConfig+0x200>
 8001902:	e01b      	b.n	800193c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001904:	4b09      	ldr	r3, [pc, #36]	; (800192c <HAL_RCC_OscConfig+0x248>)
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800190a:	f7ff fbf7 	bl	80010fc <HAL_GetTick>
 800190e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001910:	e00e      	b.n	8001930 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001912:	f7ff fbf3 	bl	80010fc <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b02      	cmp	r3, #2
 800191e:	d907      	bls.n	8001930 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e150      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
 8001924:	40023800 	.word	0x40023800
 8001928:	42470000 	.word	0x42470000
 800192c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001930:	4b88      	ldr	r3, [pc, #544]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001932:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001934:	f003 0302 	and.w	r3, r3, #2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d1ea      	bne.n	8001912 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	2b00      	cmp	r3, #0
 8001946:	f000 8097 	beq.w	8001a78 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800194a:	2300      	movs	r3, #0
 800194c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800194e:	4b81      	ldr	r3, [pc, #516]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d10f      	bne.n	800197a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	4b7d      	ldr	r3, [pc, #500]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	4a7c      	ldr	r2, [pc, #496]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001968:	6413      	str	r3, [r2, #64]	; 0x40
 800196a:	4b7a      	ldr	r3, [pc, #488]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001972:	60bb      	str	r3, [r7, #8]
 8001974:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001976:	2301      	movs	r3, #1
 8001978:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800197a:	4b77      	ldr	r3, [pc, #476]	; (8001b58 <HAL_RCC_OscConfig+0x474>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001982:	2b00      	cmp	r3, #0
 8001984:	d118      	bne.n	80019b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001986:	4b74      	ldr	r3, [pc, #464]	; (8001b58 <HAL_RCC_OscConfig+0x474>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a73      	ldr	r2, [pc, #460]	; (8001b58 <HAL_RCC_OscConfig+0x474>)
 800198c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001990:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001992:	f7ff fbb3 	bl	80010fc <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800199a:	f7ff fbaf 	bl	80010fc <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e10c      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ac:	4b6a      	ldr	r3, [pc, #424]	; (8001b58 <HAL_RCC_OscConfig+0x474>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d106      	bne.n	80019ce <HAL_RCC_OscConfig+0x2ea>
 80019c0:	4b64      	ldr	r3, [pc, #400]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 80019c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019c4:	4a63      	ldr	r2, [pc, #396]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 80019c6:	f043 0301 	orr.w	r3, r3, #1
 80019ca:	6713      	str	r3, [r2, #112]	; 0x70
 80019cc:	e01c      	b.n	8001a08 <HAL_RCC_OscConfig+0x324>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	2b05      	cmp	r3, #5
 80019d4:	d10c      	bne.n	80019f0 <HAL_RCC_OscConfig+0x30c>
 80019d6:	4b5f      	ldr	r3, [pc, #380]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 80019d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019da:	4a5e      	ldr	r2, [pc, #376]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 80019dc:	f043 0304 	orr.w	r3, r3, #4
 80019e0:	6713      	str	r3, [r2, #112]	; 0x70
 80019e2:	4b5c      	ldr	r3, [pc, #368]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 80019e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e6:	4a5b      	ldr	r2, [pc, #364]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	6713      	str	r3, [r2, #112]	; 0x70
 80019ee:	e00b      	b.n	8001a08 <HAL_RCC_OscConfig+0x324>
 80019f0:	4b58      	ldr	r3, [pc, #352]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 80019f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019f4:	4a57      	ldr	r2, [pc, #348]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 80019f6:	f023 0301 	bic.w	r3, r3, #1
 80019fa:	6713      	str	r3, [r2, #112]	; 0x70
 80019fc:	4b55      	ldr	r3, [pc, #340]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 80019fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a00:	4a54      	ldr	r2, [pc, #336]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001a02:	f023 0304 	bic.w	r3, r3, #4
 8001a06:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d015      	beq.n	8001a3c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a10:	f7ff fb74 	bl	80010fc <HAL_GetTick>
 8001a14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a16:	e00a      	b.n	8001a2e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a18:	f7ff fb70 	bl	80010fc <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e0cb      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a2e:	4b49      	ldr	r3, [pc, #292]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0ee      	beq.n	8001a18 <HAL_RCC_OscConfig+0x334>
 8001a3a:	e014      	b.n	8001a66 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a3c:	f7ff fb5e 	bl	80010fc <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a42:	e00a      	b.n	8001a5a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a44:	f7ff fb5a 	bl	80010fc <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e0b5      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a5a:	4b3e      	ldr	r3, [pc, #248]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a5e:	f003 0302 	and.w	r3, r3, #2
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d1ee      	bne.n	8001a44 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a66:	7dfb      	ldrb	r3, [r7, #23]
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d105      	bne.n	8001a78 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a6c:	4b39      	ldr	r3, [pc, #228]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a70:	4a38      	ldr	r2, [pc, #224]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001a72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a76:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f000 80a1 	beq.w	8001bc4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a82:	4b34      	ldr	r3, [pc, #208]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 030c 	and.w	r3, r3, #12
 8001a8a:	2b08      	cmp	r3, #8
 8001a8c:	d05c      	beq.n	8001b48 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	699b      	ldr	r3, [r3, #24]
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d141      	bne.n	8001b1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a96:	4b31      	ldr	r3, [pc, #196]	; (8001b5c <HAL_RCC_OscConfig+0x478>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9c:	f7ff fb2e 	bl	80010fc <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa4:	f7ff fb2a 	bl	80010fc <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e087      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ab6:	4b27      	ldr	r3, [pc, #156]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d1f0      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69da      	ldr	r2, [r3, #28]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a1b      	ldr	r3, [r3, #32]
 8001aca:	431a      	orrs	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad0:	019b      	lsls	r3, r3, #6
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ad8:	085b      	lsrs	r3, r3, #1
 8001ada:	3b01      	subs	r3, #1
 8001adc:	041b      	lsls	r3, r3, #16
 8001ade:	431a      	orrs	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae4:	061b      	lsls	r3, r3, #24
 8001ae6:	491b      	ldr	r1, [pc, #108]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aec:	4b1b      	ldr	r3, [pc, #108]	; (8001b5c <HAL_RCC_OscConfig+0x478>)
 8001aee:	2201      	movs	r2, #1
 8001af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af2:	f7ff fb03 	bl	80010fc <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001af8:	e008      	b.n	8001b0c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001afa:	f7ff faff 	bl	80010fc <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e05c      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b0c:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d0f0      	beq.n	8001afa <HAL_RCC_OscConfig+0x416>
 8001b18:	e054      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1a:	4b10      	ldr	r3, [pc, #64]	; (8001b5c <HAL_RCC_OscConfig+0x478>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b20:	f7ff faec 	bl	80010fc <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b28:	f7ff fae8 	bl	80010fc <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e045      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b3a:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_RCC_OscConfig+0x470>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f0      	bne.n	8001b28 <HAL_RCC_OscConfig+0x444>
 8001b46:	e03d      	b.n	8001bc4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d107      	bne.n	8001b60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e038      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40007000 	.word	0x40007000
 8001b5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b60:	4b1b      	ldr	r3, [pc, #108]	; (8001bd0 <HAL_RCC_OscConfig+0x4ec>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d028      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d121      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d11a      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b90:	4013      	ands	r3, r2
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d111      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba6:	085b      	lsrs	r3, r3, #1
 8001ba8:	3b01      	subs	r3, #1
 8001baa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d107      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d001      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e000      	b.n	8001bc6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3718      	adds	r7, #24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800

08001bd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e0cc      	b.n	8001d82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001be8:	4b68      	ldr	r3, [pc, #416]	; (8001d8c <HAL_RCC_ClockConfig+0x1b8>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0307 	and.w	r3, r3, #7
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d90c      	bls.n	8001c10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf6:	4b65      	ldr	r3, [pc, #404]	; (8001d8c <HAL_RCC_ClockConfig+0x1b8>)
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bfe:	4b63      	ldr	r3, [pc, #396]	; (8001d8c <HAL_RCC_ClockConfig+0x1b8>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	683a      	ldr	r2, [r7, #0]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d001      	beq.n	8001c10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e0b8      	b.n	8001d82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0302 	and.w	r3, r3, #2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d020      	beq.n	8001c5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0304 	and.w	r3, r3, #4
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d005      	beq.n	8001c34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c28:	4b59      	ldr	r3, [pc, #356]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	4a58      	ldr	r2, [pc, #352]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0308 	and.w	r3, r3, #8
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d005      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c40:	4b53      	ldr	r3, [pc, #332]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	4a52      	ldr	r2, [pc, #328]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001c4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c4c:	4b50      	ldr	r3, [pc, #320]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	494d      	ldr	r1, [pc, #308]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d044      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d107      	bne.n	8001c82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c72:	4b47      	ldr	r3, [pc, #284]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d119      	bne.n	8001cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e07f      	b.n	8001d82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d003      	beq.n	8001c92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c8e:	2b03      	cmp	r3, #3
 8001c90:	d107      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c92:	4b3f      	ldr	r3, [pc, #252]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d109      	bne.n	8001cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e06f      	b.n	8001d82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca2:	4b3b      	ldr	r3, [pc, #236]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e067      	b.n	8001d82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cb2:	4b37      	ldr	r3, [pc, #220]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f023 0203 	bic.w	r2, r3, #3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	4934      	ldr	r1, [pc, #208]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cc4:	f7ff fa1a 	bl	80010fc <HAL_GetTick>
 8001cc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cca:	e00a      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ccc:	f7ff fa16 	bl	80010fc <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e04f      	b.n	8001d82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce2:	4b2b      	ldr	r3, [pc, #172]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 020c 	and.w	r2, r3, #12
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d1eb      	bne.n	8001ccc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cf4:	4b25      	ldr	r3, [pc, #148]	; (8001d8c <HAL_RCC_ClockConfig+0x1b8>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	683a      	ldr	r2, [r7, #0]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d20c      	bcs.n	8001d1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d02:	4b22      	ldr	r3, [pc, #136]	; (8001d8c <HAL_RCC_ClockConfig+0x1b8>)
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d0a:	4b20      	ldr	r3, [pc, #128]	; (8001d8c <HAL_RCC_ClockConfig+0x1b8>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0307 	and.w	r3, r3, #7
 8001d12:	683a      	ldr	r2, [r7, #0]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d001      	beq.n	8001d1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e032      	b.n	8001d82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d008      	beq.n	8001d3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d28:	4b19      	ldr	r3, [pc, #100]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	4916      	ldr	r1, [pc, #88]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0308 	and.w	r3, r3, #8
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d009      	beq.n	8001d5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d46:	4b12      	ldr	r3, [pc, #72]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	490e      	ldr	r1, [pc, #56]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001d56:	4313      	orrs	r3, r2
 8001d58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d5a:	f000 f821 	bl	8001da0 <HAL_RCC_GetSysClockFreq>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	4b0b      	ldr	r3, [pc, #44]	; (8001d90 <HAL_RCC_ClockConfig+0x1bc>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	f003 030f 	and.w	r3, r3, #15
 8001d6a:	490a      	ldr	r1, [pc, #40]	; (8001d94 <HAL_RCC_ClockConfig+0x1c0>)
 8001d6c:	5ccb      	ldrb	r3, [r1, r3]
 8001d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d72:	4a09      	ldr	r2, [pc, #36]	; (8001d98 <HAL_RCC_ClockConfig+0x1c4>)
 8001d74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d76:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <HAL_RCC_ClockConfig+0x1c8>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff f97a 	bl	8001074 <HAL_InitTick>

  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40023c00 	.word	0x40023c00
 8001d90:	40023800 	.word	0x40023800
 8001d94:	080034bc 	.word	0x080034bc
 8001d98:	20000000 	.word	0x20000000
 8001d9c:	20000004 	.word	0x20000004

08001da0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001da0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001da4:	b090      	sub	sp, #64	; 0x40
 8001da6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	637b      	str	r3, [r7, #52]	; 0x34
 8001dac:	2300      	movs	r3, #0
 8001dae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001db0:	2300      	movs	r3, #0
 8001db2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001db4:	2300      	movs	r3, #0
 8001db6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001db8:	4b59      	ldr	r3, [pc, #356]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 030c 	and.w	r3, r3, #12
 8001dc0:	2b08      	cmp	r3, #8
 8001dc2:	d00d      	beq.n	8001de0 <HAL_RCC_GetSysClockFreq+0x40>
 8001dc4:	2b08      	cmp	r3, #8
 8001dc6:	f200 80a1 	bhi.w	8001f0c <HAL_RCC_GetSysClockFreq+0x16c>
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d002      	beq.n	8001dd4 <HAL_RCC_GetSysClockFreq+0x34>
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	d003      	beq.n	8001dda <HAL_RCC_GetSysClockFreq+0x3a>
 8001dd2:	e09b      	b.n	8001f0c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001dd4:	4b53      	ldr	r3, [pc, #332]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x184>)
 8001dd6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001dd8:	e09b      	b.n	8001f12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001dda:	4b53      	ldr	r3, [pc, #332]	; (8001f28 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ddc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001dde:	e098      	b.n	8001f12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001de0:	4b4f      	ldr	r3, [pc, #316]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001de8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dea:	4b4d      	ldr	r3, [pc, #308]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d028      	beq.n	8001e48 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001df6:	4b4a      	ldr	r3, [pc, #296]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	099b      	lsrs	r3, r3, #6
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	623b      	str	r3, [r7, #32]
 8001e00:	627a      	str	r2, [r7, #36]	; 0x24
 8001e02:	6a3b      	ldr	r3, [r7, #32]
 8001e04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4b47      	ldr	r3, [pc, #284]	; (8001f28 <HAL_RCC_GetSysClockFreq+0x188>)
 8001e0c:	fb03 f201 	mul.w	r2, r3, r1
 8001e10:	2300      	movs	r3, #0
 8001e12:	fb00 f303 	mul.w	r3, r0, r3
 8001e16:	4413      	add	r3, r2
 8001e18:	4a43      	ldr	r2, [pc, #268]	; (8001f28 <HAL_RCC_GetSysClockFreq+0x188>)
 8001e1a:	fba0 1202 	umull	r1, r2, r0, r2
 8001e1e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001e20:	460a      	mov	r2, r1
 8001e22:	62ba      	str	r2, [r7, #40]	; 0x28
 8001e24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e26:	4413      	add	r3, r2
 8001e28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	61bb      	str	r3, [r7, #24]
 8001e30:	61fa      	str	r2, [r7, #28]
 8001e32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e36:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001e3a:	f7fe fa19 	bl	8000270 <__aeabi_uldivmod>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4613      	mov	r3, r2
 8001e44:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e46:	e053      	b.n	8001ef0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e48:	4b35      	ldr	r3, [pc, #212]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	099b      	lsrs	r3, r3, #6
 8001e4e:	2200      	movs	r2, #0
 8001e50:	613b      	str	r3, [r7, #16]
 8001e52:	617a      	str	r2, [r7, #20]
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001e5a:	f04f 0b00 	mov.w	fp, #0
 8001e5e:	4652      	mov	r2, sl
 8001e60:	465b      	mov	r3, fp
 8001e62:	f04f 0000 	mov.w	r0, #0
 8001e66:	f04f 0100 	mov.w	r1, #0
 8001e6a:	0159      	lsls	r1, r3, #5
 8001e6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e70:	0150      	lsls	r0, r2, #5
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	ebb2 080a 	subs.w	r8, r2, sl
 8001e7a:	eb63 090b 	sbc.w	r9, r3, fp
 8001e7e:	f04f 0200 	mov.w	r2, #0
 8001e82:	f04f 0300 	mov.w	r3, #0
 8001e86:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001e8a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001e8e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001e92:	ebb2 0408 	subs.w	r4, r2, r8
 8001e96:	eb63 0509 	sbc.w	r5, r3, r9
 8001e9a:	f04f 0200 	mov.w	r2, #0
 8001e9e:	f04f 0300 	mov.w	r3, #0
 8001ea2:	00eb      	lsls	r3, r5, #3
 8001ea4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ea8:	00e2      	lsls	r2, r4, #3
 8001eaa:	4614      	mov	r4, r2
 8001eac:	461d      	mov	r5, r3
 8001eae:	eb14 030a 	adds.w	r3, r4, sl
 8001eb2:	603b      	str	r3, [r7, #0]
 8001eb4:	eb45 030b 	adc.w	r3, r5, fp
 8001eb8:	607b      	str	r3, [r7, #4]
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	f04f 0300 	mov.w	r3, #0
 8001ec2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ec6:	4629      	mov	r1, r5
 8001ec8:	028b      	lsls	r3, r1, #10
 8001eca:	4621      	mov	r1, r4
 8001ecc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ed0:	4621      	mov	r1, r4
 8001ed2:	028a      	lsls	r2, r1, #10
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eda:	2200      	movs	r2, #0
 8001edc:	60bb      	str	r3, [r7, #8]
 8001ede:	60fa      	str	r2, [r7, #12]
 8001ee0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ee4:	f7fe f9c4 	bl	8000270 <__aeabi_uldivmod>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	460b      	mov	r3, r1
 8001eec:	4613      	mov	r3, r2
 8001eee:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	0c1b      	lsrs	r3, r3, #16
 8001ef6:	f003 0303 	and.w	r3, r3, #3
 8001efa:	3301      	adds	r3, #1
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001f00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f08:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f0a:	e002      	b.n	8001f12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f0c:	4b05      	ldr	r3, [pc, #20]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x184>)
 8001f0e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3740      	adds	r7, #64	; 0x40
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800
 8001f24:	00f42400 	.word	0x00f42400
 8001f28:	017d7840 	.word	0x017d7840

08001f2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e041      	b.n	8001fc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d106      	bne.n	8001f58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7fe fd3c 	bl	80009d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2202      	movs	r2, #2
 8001f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3304      	adds	r3, #4
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	f000 fad8 	bl	8002520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b082      	sub	sp, #8
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d101      	bne.n	8001fdc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e041      	b.n	8002060 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d106      	bne.n	8001ff6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f000 f839 	bl	8002068 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3304      	adds	r3, #4
 8002006:	4619      	mov	r1, r3
 8002008:	4610      	mov	r0, r2
 800200a:	f000 fa89 	bl	8002520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2201      	movs	r2, #1
 8002012:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2201      	movs	r2, #1
 800201a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2201      	movs	r2, #1
 8002022:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2201      	movs	r2, #1
 8002032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2201      	movs	r2, #1
 800203a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2201      	movs	r2, #1
 800205a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d109      	bne.n	80020a0 <HAL_TIM_PWM_Start+0x24>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002092:	b2db      	uxtb	r3, r3
 8002094:	2b01      	cmp	r3, #1
 8002096:	bf14      	ite	ne
 8002098:	2301      	movne	r3, #1
 800209a:	2300      	moveq	r3, #0
 800209c:	b2db      	uxtb	r3, r3
 800209e:	e022      	b.n	80020e6 <HAL_TIM_PWM_Start+0x6a>
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	d109      	bne.n	80020ba <HAL_TIM_PWM_Start+0x3e>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	bf14      	ite	ne
 80020b2:	2301      	movne	r3, #1
 80020b4:	2300      	moveq	r3, #0
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	e015      	b.n	80020e6 <HAL_TIM_PWM_Start+0x6a>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	2b08      	cmp	r3, #8
 80020be:	d109      	bne.n	80020d4 <HAL_TIM_PWM_Start+0x58>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	bf14      	ite	ne
 80020cc:	2301      	movne	r3, #1
 80020ce:	2300      	moveq	r3, #0
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	e008      	b.n	80020e6 <HAL_TIM_PWM_Start+0x6a>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b01      	cmp	r3, #1
 80020de:	bf14      	ite	ne
 80020e0:	2301      	movne	r3, #1
 80020e2:	2300      	moveq	r3, #0
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e07c      	b.n	80021e8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d104      	bne.n	80020fe <HAL_TIM_PWM_Start+0x82>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2202      	movs	r2, #2
 80020f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020fc:	e013      	b.n	8002126 <HAL_TIM_PWM_Start+0xaa>
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	2b04      	cmp	r3, #4
 8002102:	d104      	bne.n	800210e <HAL_TIM_PWM_Start+0x92>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2202      	movs	r2, #2
 8002108:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800210c:	e00b      	b.n	8002126 <HAL_TIM_PWM_Start+0xaa>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	2b08      	cmp	r3, #8
 8002112:	d104      	bne.n	800211e <HAL_TIM_PWM_Start+0xa2>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2202      	movs	r2, #2
 8002118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800211c:	e003      	b.n	8002126 <HAL_TIM_PWM_Start+0xaa>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2202      	movs	r2, #2
 8002122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2201      	movs	r2, #1
 800212c:	6839      	ldr	r1, [r7, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f000 fce0 	bl	8002af4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a2d      	ldr	r2, [pc, #180]	; (80021f0 <HAL_TIM_PWM_Start+0x174>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d004      	beq.n	8002148 <HAL_TIM_PWM_Start+0xcc>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a2c      	ldr	r2, [pc, #176]	; (80021f4 <HAL_TIM_PWM_Start+0x178>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d101      	bne.n	800214c <HAL_TIM_PWM_Start+0xd0>
 8002148:	2301      	movs	r3, #1
 800214a:	e000      	b.n	800214e <HAL_TIM_PWM_Start+0xd2>
 800214c:	2300      	movs	r3, #0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d007      	beq.n	8002162 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002160:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a22      	ldr	r2, [pc, #136]	; (80021f0 <HAL_TIM_PWM_Start+0x174>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d022      	beq.n	80021b2 <HAL_TIM_PWM_Start+0x136>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002174:	d01d      	beq.n	80021b2 <HAL_TIM_PWM_Start+0x136>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a1f      	ldr	r2, [pc, #124]	; (80021f8 <HAL_TIM_PWM_Start+0x17c>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d018      	beq.n	80021b2 <HAL_TIM_PWM_Start+0x136>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a1d      	ldr	r2, [pc, #116]	; (80021fc <HAL_TIM_PWM_Start+0x180>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d013      	beq.n	80021b2 <HAL_TIM_PWM_Start+0x136>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a1c      	ldr	r2, [pc, #112]	; (8002200 <HAL_TIM_PWM_Start+0x184>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d00e      	beq.n	80021b2 <HAL_TIM_PWM_Start+0x136>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a16      	ldr	r2, [pc, #88]	; (80021f4 <HAL_TIM_PWM_Start+0x178>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d009      	beq.n	80021b2 <HAL_TIM_PWM_Start+0x136>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a18      	ldr	r2, [pc, #96]	; (8002204 <HAL_TIM_PWM_Start+0x188>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d004      	beq.n	80021b2 <HAL_TIM_PWM_Start+0x136>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a16      	ldr	r2, [pc, #88]	; (8002208 <HAL_TIM_PWM_Start+0x18c>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d111      	bne.n	80021d6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2b06      	cmp	r3, #6
 80021c2:	d010      	beq.n	80021e6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f042 0201 	orr.w	r2, r2, #1
 80021d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021d4:	e007      	b.n	80021e6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f042 0201 	orr.w	r2, r2, #1
 80021e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40010000 	.word	0x40010000
 80021f4:	40010400 	.word	0x40010400
 80021f8:	40000400 	.word	0x40000400
 80021fc:	40000800 	.word	0x40000800
 8002200:	40000c00 	.word	0x40000c00
 8002204:	40014000 	.word	0x40014000
 8002208:	40001800 	.word	0x40001800

0800220c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002218:	2300      	movs	r3, #0
 800221a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002222:	2b01      	cmp	r3, #1
 8002224:	d101      	bne.n	800222a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002226:	2302      	movs	r3, #2
 8002228:	e0ae      	b.n	8002388 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2201      	movs	r2, #1
 800222e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b0c      	cmp	r3, #12
 8002236:	f200 809f 	bhi.w	8002378 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800223a:	a201      	add	r2, pc, #4	; (adr r2, 8002240 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800223c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002240:	08002275 	.word	0x08002275
 8002244:	08002379 	.word	0x08002379
 8002248:	08002379 	.word	0x08002379
 800224c:	08002379 	.word	0x08002379
 8002250:	080022b5 	.word	0x080022b5
 8002254:	08002379 	.word	0x08002379
 8002258:	08002379 	.word	0x08002379
 800225c:	08002379 	.word	0x08002379
 8002260:	080022f7 	.word	0x080022f7
 8002264:	08002379 	.word	0x08002379
 8002268:	08002379 	.word	0x08002379
 800226c:	08002379 	.word	0x08002379
 8002270:	08002337 	.word	0x08002337
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68b9      	ldr	r1, [r7, #8]
 800227a:	4618      	mov	r0, r3
 800227c:	f000 f9f0 	bl	8002660 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	699a      	ldr	r2, [r3, #24]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f042 0208 	orr.w	r2, r2, #8
 800228e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	699a      	ldr	r2, [r3, #24]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f022 0204 	bic.w	r2, r2, #4
 800229e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6999      	ldr	r1, [r3, #24]
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	691a      	ldr	r2, [r3, #16]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	619a      	str	r2, [r3, #24]
      break;
 80022b2:	e064      	b.n	800237e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68b9      	ldr	r1, [r7, #8]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 fa40 	bl	8002740 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	699a      	ldr	r2, [r3, #24]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	699a      	ldr	r2, [r3, #24]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6999      	ldr	r1, [r3, #24]
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	021a      	lsls	r2, r3, #8
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	619a      	str	r2, [r3, #24]
      break;
 80022f4:	e043      	b.n	800237e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68b9      	ldr	r1, [r7, #8]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 fa95 	bl	800282c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	69da      	ldr	r2, [r3, #28]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f042 0208 	orr.w	r2, r2, #8
 8002310:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	69da      	ldr	r2, [r3, #28]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0204 	bic.w	r2, r2, #4
 8002320:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	69d9      	ldr	r1, [r3, #28]
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	691a      	ldr	r2, [r3, #16]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	430a      	orrs	r2, r1
 8002332:	61da      	str	r2, [r3, #28]
      break;
 8002334:	e023      	b.n	800237e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68b9      	ldr	r1, [r7, #8]
 800233c:	4618      	mov	r0, r3
 800233e:	f000 fae9 	bl	8002914 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	69da      	ldr	r2, [r3, #28]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002350:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	69da      	ldr	r2, [r3, #28]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002360:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	69d9      	ldr	r1, [r3, #28]
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	021a      	lsls	r2, r3, #8
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	61da      	str	r2, [r3, #28]
      break;
 8002376:	e002      	b.n	800237e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	75fb      	strb	r3, [r7, #23]
      break;
 800237c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2200      	movs	r2, #0
 8002382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002386:	7dfb      	ldrb	r3, [r7, #23]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d101      	bne.n	80023ac <HAL_TIM_ConfigClockSource+0x1c>
 80023a8:	2302      	movs	r3, #2
 80023aa:	e0b4      	b.n	8002516 <HAL_TIM_ConfigClockSource+0x186>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2202      	movs	r2, #2
 80023b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80023ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68ba      	ldr	r2, [r7, #8]
 80023da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023e4:	d03e      	beq.n	8002464 <HAL_TIM_ConfigClockSource+0xd4>
 80023e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023ea:	f200 8087 	bhi.w	80024fc <HAL_TIM_ConfigClockSource+0x16c>
 80023ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023f2:	f000 8086 	beq.w	8002502 <HAL_TIM_ConfigClockSource+0x172>
 80023f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023fa:	d87f      	bhi.n	80024fc <HAL_TIM_ConfigClockSource+0x16c>
 80023fc:	2b70      	cmp	r3, #112	; 0x70
 80023fe:	d01a      	beq.n	8002436 <HAL_TIM_ConfigClockSource+0xa6>
 8002400:	2b70      	cmp	r3, #112	; 0x70
 8002402:	d87b      	bhi.n	80024fc <HAL_TIM_ConfigClockSource+0x16c>
 8002404:	2b60      	cmp	r3, #96	; 0x60
 8002406:	d050      	beq.n	80024aa <HAL_TIM_ConfigClockSource+0x11a>
 8002408:	2b60      	cmp	r3, #96	; 0x60
 800240a:	d877      	bhi.n	80024fc <HAL_TIM_ConfigClockSource+0x16c>
 800240c:	2b50      	cmp	r3, #80	; 0x50
 800240e:	d03c      	beq.n	800248a <HAL_TIM_ConfigClockSource+0xfa>
 8002410:	2b50      	cmp	r3, #80	; 0x50
 8002412:	d873      	bhi.n	80024fc <HAL_TIM_ConfigClockSource+0x16c>
 8002414:	2b40      	cmp	r3, #64	; 0x40
 8002416:	d058      	beq.n	80024ca <HAL_TIM_ConfigClockSource+0x13a>
 8002418:	2b40      	cmp	r3, #64	; 0x40
 800241a:	d86f      	bhi.n	80024fc <HAL_TIM_ConfigClockSource+0x16c>
 800241c:	2b30      	cmp	r3, #48	; 0x30
 800241e:	d064      	beq.n	80024ea <HAL_TIM_ConfigClockSource+0x15a>
 8002420:	2b30      	cmp	r3, #48	; 0x30
 8002422:	d86b      	bhi.n	80024fc <HAL_TIM_ConfigClockSource+0x16c>
 8002424:	2b20      	cmp	r3, #32
 8002426:	d060      	beq.n	80024ea <HAL_TIM_ConfigClockSource+0x15a>
 8002428:	2b20      	cmp	r3, #32
 800242a:	d867      	bhi.n	80024fc <HAL_TIM_ConfigClockSource+0x16c>
 800242c:	2b00      	cmp	r3, #0
 800242e:	d05c      	beq.n	80024ea <HAL_TIM_ConfigClockSource+0x15a>
 8002430:	2b10      	cmp	r3, #16
 8002432:	d05a      	beq.n	80024ea <HAL_TIM_ConfigClockSource+0x15a>
 8002434:	e062      	b.n	80024fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6818      	ldr	r0, [r3, #0]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	6899      	ldr	r1, [r3, #8]
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685a      	ldr	r2, [r3, #4]
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	f000 fb35 	bl	8002ab4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002458:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	609a      	str	r2, [r3, #8]
      break;
 8002462:	e04f      	b.n	8002504 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	6899      	ldr	r1, [r3, #8]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	f000 fb1e 	bl	8002ab4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	689a      	ldr	r2, [r3, #8]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002486:	609a      	str	r2, [r3, #8]
      break;
 8002488:	e03c      	b.n	8002504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6818      	ldr	r0, [r3, #0]
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	6859      	ldr	r1, [r3, #4]
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	461a      	mov	r2, r3
 8002498:	f000 fa92 	bl	80029c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2150      	movs	r1, #80	; 0x50
 80024a2:	4618      	mov	r0, r3
 80024a4:	f000 faeb 	bl	8002a7e <TIM_ITRx_SetConfig>
      break;
 80024a8:	e02c      	b.n	8002504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	6859      	ldr	r1, [r3, #4]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	461a      	mov	r2, r3
 80024b8:	f000 fab1 	bl	8002a1e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2160      	movs	r1, #96	; 0x60
 80024c2:	4618      	mov	r0, r3
 80024c4:	f000 fadb 	bl	8002a7e <TIM_ITRx_SetConfig>
      break;
 80024c8:	e01c      	b.n	8002504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6818      	ldr	r0, [r3, #0]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	6859      	ldr	r1, [r3, #4]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	461a      	mov	r2, r3
 80024d8:	f000 fa72 	bl	80029c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2140      	movs	r1, #64	; 0x40
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 facb 	bl	8002a7e <TIM_ITRx_SetConfig>
      break;
 80024e8:	e00c      	b.n	8002504 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4619      	mov	r1, r3
 80024f4:	4610      	mov	r0, r2
 80024f6:	f000 fac2 	bl	8002a7e <TIM_ITRx_SetConfig>
      break;
 80024fa:	e003      	b.n	8002504 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	73fb      	strb	r3, [r7, #15]
      break;
 8002500:	e000      	b.n	8002504 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002502:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002514:	7bfb      	ldrb	r3, [r7, #15]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
	...

08002520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a40      	ldr	r2, [pc, #256]	; (8002634 <TIM_Base_SetConfig+0x114>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d013      	beq.n	8002560 <TIM_Base_SetConfig+0x40>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800253e:	d00f      	beq.n	8002560 <TIM_Base_SetConfig+0x40>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a3d      	ldr	r2, [pc, #244]	; (8002638 <TIM_Base_SetConfig+0x118>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d00b      	beq.n	8002560 <TIM_Base_SetConfig+0x40>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4a3c      	ldr	r2, [pc, #240]	; (800263c <TIM_Base_SetConfig+0x11c>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d007      	beq.n	8002560 <TIM_Base_SetConfig+0x40>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a3b      	ldr	r2, [pc, #236]	; (8002640 <TIM_Base_SetConfig+0x120>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d003      	beq.n	8002560 <TIM_Base_SetConfig+0x40>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a3a      	ldr	r2, [pc, #232]	; (8002644 <TIM_Base_SetConfig+0x124>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d108      	bne.n	8002572 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002566:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	4313      	orrs	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a2f      	ldr	r2, [pc, #188]	; (8002634 <TIM_Base_SetConfig+0x114>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d02b      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002580:	d027      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a2c      	ldr	r2, [pc, #176]	; (8002638 <TIM_Base_SetConfig+0x118>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d023      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a2b      	ldr	r2, [pc, #172]	; (800263c <TIM_Base_SetConfig+0x11c>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d01f      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a2a      	ldr	r2, [pc, #168]	; (8002640 <TIM_Base_SetConfig+0x120>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d01b      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a29      	ldr	r2, [pc, #164]	; (8002644 <TIM_Base_SetConfig+0x124>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d017      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a28      	ldr	r2, [pc, #160]	; (8002648 <TIM_Base_SetConfig+0x128>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d013      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a27      	ldr	r2, [pc, #156]	; (800264c <TIM_Base_SetConfig+0x12c>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d00f      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a26      	ldr	r2, [pc, #152]	; (8002650 <TIM_Base_SetConfig+0x130>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d00b      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a25      	ldr	r2, [pc, #148]	; (8002654 <TIM_Base_SetConfig+0x134>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d007      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a24      	ldr	r2, [pc, #144]	; (8002658 <TIM_Base_SetConfig+0x138>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d003      	beq.n	80025d2 <TIM_Base_SetConfig+0xb2>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a23      	ldr	r2, [pc, #140]	; (800265c <TIM_Base_SetConfig+0x13c>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d108      	bne.n	80025e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	689a      	ldr	r2, [r3, #8]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a0a      	ldr	r2, [pc, #40]	; (8002634 <TIM_Base_SetConfig+0x114>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d003      	beq.n	8002618 <TIM_Base_SetConfig+0xf8>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a0c      	ldr	r2, [pc, #48]	; (8002644 <TIM_Base_SetConfig+0x124>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d103      	bne.n	8002620 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	691a      	ldr	r2, [r3, #16]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	615a      	str	r2, [r3, #20]
}
 8002626:	bf00      	nop
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40010000 	.word	0x40010000
 8002638:	40000400 	.word	0x40000400
 800263c:	40000800 	.word	0x40000800
 8002640:	40000c00 	.word	0x40000c00
 8002644:	40010400 	.word	0x40010400
 8002648:	40014000 	.word	0x40014000
 800264c:	40014400 	.word	0x40014400
 8002650:	40014800 	.word	0x40014800
 8002654:	40001800 	.word	0x40001800
 8002658:	40001c00 	.word	0x40001c00
 800265c:	40002000 	.word	0x40002000

08002660 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002660:	b480      	push	{r7}
 8002662:	b087      	sub	sp, #28
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	f023 0201 	bic.w	r2, r3, #1
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800268e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f023 0303 	bic.w	r3, r3, #3
 8002696:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	68fa      	ldr	r2, [r7, #12]
 800269e:	4313      	orrs	r3, r2
 80026a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	f023 0302 	bic.w	r3, r3, #2
 80026a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a20      	ldr	r2, [pc, #128]	; (8002738 <TIM_OC1_SetConfig+0xd8>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d003      	beq.n	80026c4 <TIM_OC1_SetConfig+0x64>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4a1f      	ldr	r2, [pc, #124]	; (800273c <TIM_OC1_SetConfig+0xdc>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d10c      	bne.n	80026de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	f023 0308 	bic.w	r3, r3, #8
 80026ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	697a      	ldr	r2, [r7, #20]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f023 0304 	bic.w	r3, r3, #4
 80026dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a15      	ldr	r2, [pc, #84]	; (8002738 <TIM_OC1_SetConfig+0xd8>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d003      	beq.n	80026ee <TIM_OC1_SetConfig+0x8e>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a14      	ldr	r2, [pc, #80]	; (800273c <TIM_OC1_SetConfig+0xdc>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d111      	bne.n	8002712 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80026fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4313      	orrs	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	4313      	orrs	r3, r2
 8002710:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	621a      	str	r2, [r3, #32]
}
 800272c:	bf00      	nop
 800272e:	371c      	adds	r7, #28
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	40010000 	.word	0x40010000
 800273c:	40010400 	.word	0x40010400

08002740 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002740:	b480      	push	{r7}
 8002742:	b087      	sub	sp, #28
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	f023 0210 	bic.w	r2, r3, #16
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800276e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002776:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	021b      	lsls	r3, r3, #8
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	4313      	orrs	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f023 0320 	bic.w	r3, r3, #32
 800278a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	011b      	lsls	r3, r3, #4
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	4313      	orrs	r3, r2
 8002796:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a22      	ldr	r2, [pc, #136]	; (8002824 <TIM_OC2_SetConfig+0xe4>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d003      	beq.n	80027a8 <TIM_OC2_SetConfig+0x68>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a21      	ldr	r2, [pc, #132]	; (8002828 <TIM_OC2_SetConfig+0xe8>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d10d      	bne.n	80027c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	011b      	lsls	r3, r3, #4
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a17      	ldr	r2, [pc, #92]	; (8002824 <TIM_OC2_SetConfig+0xe4>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d003      	beq.n	80027d4 <TIM_OC2_SetConfig+0x94>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4a16      	ldr	r2, [pc, #88]	; (8002828 <TIM_OC2_SetConfig+0xe8>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d113      	bne.n	80027fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	697a      	ldr	r2, [r7, #20]
 8002814:	621a      	str	r2, [r3, #32]
}
 8002816:	bf00      	nop
 8002818:	371c      	adds	r7, #28
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	40010000 	.word	0x40010000
 8002828:	40010400 	.word	0x40010400

0800282c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800282c:	b480      	push	{r7}
 800282e:	b087      	sub	sp, #28
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800285a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f023 0303 	bic.w	r3, r3, #3
 8002862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	4313      	orrs	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002874:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	021b      	lsls	r3, r3, #8
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	4313      	orrs	r3, r2
 8002880:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a21      	ldr	r2, [pc, #132]	; (800290c <TIM_OC3_SetConfig+0xe0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d003      	beq.n	8002892 <TIM_OC3_SetConfig+0x66>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a20      	ldr	r2, [pc, #128]	; (8002910 <TIM_OC3_SetConfig+0xe4>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d10d      	bne.n	80028ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002898:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	021b      	lsls	r3, r3, #8
 80028a0:	697a      	ldr	r2, [r7, #20]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a16      	ldr	r2, [pc, #88]	; (800290c <TIM_OC3_SetConfig+0xe0>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d003      	beq.n	80028be <TIM_OC3_SetConfig+0x92>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a15      	ldr	r2, [pc, #84]	; (8002910 <TIM_OC3_SetConfig+0xe4>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d113      	bne.n	80028e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685a      	ldr	r2, [r3, #4]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	697a      	ldr	r2, [r7, #20]
 80028fe:	621a      	str	r2, [r3, #32]
}
 8002900:	bf00      	nop
 8002902:	371c      	adds	r7, #28
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	40010000 	.word	0x40010000
 8002910:	40010400 	.word	0x40010400

08002914 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002914:	b480      	push	{r7}
 8002916:	b087      	sub	sp, #28
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800294a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	021b      	lsls	r3, r3, #8
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	4313      	orrs	r3, r2
 8002956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800295e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	031b      	lsls	r3, r3, #12
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a12      	ldr	r2, [pc, #72]	; (80029b8 <TIM_OC4_SetConfig+0xa4>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d003      	beq.n	800297c <TIM_OC4_SetConfig+0x68>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a11      	ldr	r2, [pc, #68]	; (80029bc <TIM_OC4_SetConfig+0xa8>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d109      	bne.n	8002990 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002982:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	019b      	lsls	r3, r3, #6
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	4313      	orrs	r3, r2
 800298e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	697a      	ldr	r2, [r7, #20]
 8002994:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685a      	ldr	r2, [r3, #4]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	693a      	ldr	r2, [r7, #16]
 80029a8:	621a      	str	r2, [r3, #32]
}
 80029aa:	bf00      	nop
 80029ac:	371c      	adds	r7, #28
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	40010000 	.word	0x40010000
 80029bc:	40010400 	.word	0x40010400

080029c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b087      	sub	sp, #28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6a1b      	ldr	r3, [r3, #32]
 80029d6:	f023 0201 	bic.w	r2, r3, #1
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	011b      	lsls	r3, r3, #4
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	f023 030a 	bic.w	r3, r3, #10
 80029fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029fe:	697a      	ldr	r2, [r7, #20]
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	621a      	str	r2, [r3, #32]
}
 8002a12:	bf00      	nop
 8002a14:	371c      	adds	r7, #28
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	b087      	sub	sp, #28
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6a1b      	ldr	r3, [r3, #32]
 8002a2e:	f023 0210 	bic.w	r2, r3, #16
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	031b      	lsls	r3, r3, #12
 8002a4e:	697a      	ldr	r2, [r7, #20]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	621a      	str	r2, [r3, #32]
}
 8002a72:	bf00      	nop
 8002a74:	371c      	adds	r7, #28
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b085      	sub	sp, #20
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a96:	683a      	ldr	r2, [r7, #0]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	f043 0307 	orr.w	r3, r3, #7
 8002aa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	609a      	str	r2, [r3, #8]
}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b087      	sub	sp, #28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
 8002ac0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ace:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	021a      	lsls	r2, r3, #8
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	609a      	str	r2, [r3, #8]
}
 8002ae8:	bf00      	nop
 8002aea:	371c      	adds	r7, #28
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b087      	sub	sp, #28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	f003 031f 	and.w	r3, r3, #31
 8002b06:	2201      	movs	r2, #1
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6a1a      	ldr	r2, [r3, #32]
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	401a      	ands	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6a1a      	ldr	r2, [r3, #32]
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	f003 031f 	and.w	r3, r3, #31
 8002b26:	6879      	ldr	r1, [r7, #4]
 8002b28:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2c:	431a      	orrs	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	621a      	str	r2, [r3, #32]
}
 8002b32:	bf00      	nop
 8002b34:	371c      	adds	r7, #28
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
	...

08002b40 <__errno>:
 8002b40:	4b01      	ldr	r3, [pc, #4]	; (8002b48 <__errno+0x8>)
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	2000000c 	.word	0x2000000c

08002b4c <__libc_init_array>:
 8002b4c:	b570      	push	{r4, r5, r6, lr}
 8002b4e:	4d0d      	ldr	r5, [pc, #52]	; (8002b84 <__libc_init_array+0x38>)
 8002b50:	4c0d      	ldr	r4, [pc, #52]	; (8002b88 <__libc_init_array+0x3c>)
 8002b52:	1b64      	subs	r4, r4, r5
 8002b54:	10a4      	asrs	r4, r4, #2
 8002b56:	2600      	movs	r6, #0
 8002b58:	42a6      	cmp	r6, r4
 8002b5a:	d109      	bne.n	8002b70 <__libc_init_array+0x24>
 8002b5c:	4d0b      	ldr	r5, [pc, #44]	; (8002b8c <__libc_init_array+0x40>)
 8002b5e:	4c0c      	ldr	r4, [pc, #48]	; (8002b90 <__libc_init_array+0x44>)
 8002b60:	f000 fc8e 	bl	8003480 <_init>
 8002b64:	1b64      	subs	r4, r4, r5
 8002b66:	10a4      	asrs	r4, r4, #2
 8002b68:	2600      	movs	r6, #0
 8002b6a:	42a6      	cmp	r6, r4
 8002b6c:	d105      	bne.n	8002b7a <__libc_init_array+0x2e>
 8002b6e:	bd70      	pop	{r4, r5, r6, pc}
 8002b70:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b74:	4798      	blx	r3
 8002b76:	3601      	adds	r6, #1
 8002b78:	e7ee      	b.n	8002b58 <__libc_init_array+0xc>
 8002b7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b7e:	4798      	blx	r3
 8002b80:	3601      	adds	r6, #1
 8002b82:	e7f2      	b.n	8002b6a <__libc_init_array+0x1e>
 8002b84:	08003f6c 	.word	0x08003f6c
 8002b88:	08003f6c 	.word	0x08003f6c
 8002b8c:	08003f6c 	.word	0x08003f6c
 8002b90:	08003f70 	.word	0x08003f70

08002b94 <memset>:
 8002b94:	4402      	add	r2, r0
 8002b96:	4603      	mov	r3, r0
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d100      	bne.n	8002b9e <memset+0xa>
 8002b9c:	4770      	bx	lr
 8002b9e:	f803 1b01 	strb.w	r1, [r3], #1
 8002ba2:	e7f9      	b.n	8002b98 <memset+0x4>

08002ba4 <siprintf>:
 8002ba4:	b40e      	push	{r1, r2, r3}
 8002ba6:	b500      	push	{lr}
 8002ba8:	b09c      	sub	sp, #112	; 0x70
 8002baa:	ab1d      	add	r3, sp, #116	; 0x74
 8002bac:	9002      	str	r0, [sp, #8]
 8002bae:	9006      	str	r0, [sp, #24]
 8002bb0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002bb4:	4809      	ldr	r0, [pc, #36]	; (8002bdc <siprintf+0x38>)
 8002bb6:	9107      	str	r1, [sp, #28]
 8002bb8:	9104      	str	r1, [sp, #16]
 8002bba:	4909      	ldr	r1, [pc, #36]	; (8002be0 <siprintf+0x3c>)
 8002bbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8002bc0:	9105      	str	r1, [sp, #20]
 8002bc2:	6800      	ldr	r0, [r0, #0]
 8002bc4:	9301      	str	r3, [sp, #4]
 8002bc6:	a902      	add	r1, sp, #8
 8002bc8:	f000 f868 	bl	8002c9c <_svfiprintf_r>
 8002bcc:	9b02      	ldr	r3, [sp, #8]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	701a      	strb	r2, [r3, #0]
 8002bd2:	b01c      	add	sp, #112	; 0x70
 8002bd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8002bd8:	b003      	add	sp, #12
 8002bda:	4770      	bx	lr
 8002bdc:	2000000c 	.word	0x2000000c
 8002be0:	ffff0208 	.word	0xffff0208

08002be4 <__ssputs_r>:
 8002be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002be8:	688e      	ldr	r6, [r1, #8]
 8002bea:	429e      	cmp	r6, r3
 8002bec:	4682      	mov	sl, r0
 8002bee:	460c      	mov	r4, r1
 8002bf0:	4690      	mov	r8, r2
 8002bf2:	461f      	mov	r7, r3
 8002bf4:	d838      	bhi.n	8002c68 <__ssputs_r+0x84>
 8002bf6:	898a      	ldrh	r2, [r1, #12]
 8002bf8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002bfc:	d032      	beq.n	8002c64 <__ssputs_r+0x80>
 8002bfe:	6825      	ldr	r5, [r4, #0]
 8002c00:	6909      	ldr	r1, [r1, #16]
 8002c02:	eba5 0901 	sub.w	r9, r5, r1
 8002c06:	6965      	ldr	r5, [r4, #20]
 8002c08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002c10:	3301      	adds	r3, #1
 8002c12:	444b      	add	r3, r9
 8002c14:	106d      	asrs	r5, r5, #1
 8002c16:	429d      	cmp	r5, r3
 8002c18:	bf38      	it	cc
 8002c1a:	461d      	movcc	r5, r3
 8002c1c:	0553      	lsls	r3, r2, #21
 8002c1e:	d531      	bpl.n	8002c84 <__ssputs_r+0xa0>
 8002c20:	4629      	mov	r1, r5
 8002c22:	f000 fb63 	bl	80032ec <_malloc_r>
 8002c26:	4606      	mov	r6, r0
 8002c28:	b950      	cbnz	r0, 8002c40 <__ssputs_r+0x5c>
 8002c2a:	230c      	movs	r3, #12
 8002c2c:	f8ca 3000 	str.w	r3, [sl]
 8002c30:	89a3      	ldrh	r3, [r4, #12]
 8002c32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c36:	81a3      	strh	r3, [r4, #12]
 8002c38:	f04f 30ff 	mov.w	r0, #4294967295
 8002c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c40:	6921      	ldr	r1, [r4, #16]
 8002c42:	464a      	mov	r2, r9
 8002c44:	f000 fabe 	bl	80031c4 <memcpy>
 8002c48:	89a3      	ldrh	r3, [r4, #12]
 8002c4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c52:	81a3      	strh	r3, [r4, #12]
 8002c54:	6126      	str	r6, [r4, #16]
 8002c56:	6165      	str	r5, [r4, #20]
 8002c58:	444e      	add	r6, r9
 8002c5a:	eba5 0509 	sub.w	r5, r5, r9
 8002c5e:	6026      	str	r6, [r4, #0]
 8002c60:	60a5      	str	r5, [r4, #8]
 8002c62:	463e      	mov	r6, r7
 8002c64:	42be      	cmp	r6, r7
 8002c66:	d900      	bls.n	8002c6a <__ssputs_r+0x86>
 8002c68:	463e      	mov	r6, r7
 8002c6a:	6820      	ldr	r0, [r4, #0]
 8002c6c:	4632      	mov	r2, r6
 8002c6e:	4641      	mov	r1, r8
 8002c70:	f000 fab6 	bl	80031e0 <memmove>
 8002c74:	68a3      	ldr	r3, [r4, #8]
 8002c76:	1b9b      	subs	r3, r3, r6
 8002c78:	60a3      	str	r3, [r4, #8]
 8002c7a:	6823      	ldr	r3, [r4, #0]
 8002c7c:	4433      	add	r3, r6
 8002c7e:	6023      	str	r3, [r4, #0]
 8002c80:	2000      	movs	r0, #0
 8002c82:	e7db      	b.n	8002c3c <__ssputs_r+0x58>
 8002c84:	462a      	mov	r2, r5
 8002c86:	f000 fba5 	bl	80033d4 <_realloc_r>
 8002c8a:	4606      	mov	r6, r0
 8002c8c:	2800      	cmp	r0, #0
 8002c8e:	d1e1      	bne.n	8002c54 <__ssputs_r+0x70>
 8002c90:	6921      	ldr	r1, [r4, #16]
 8002c92:	4650      	mov	r0, sl
 8002c94:	f000 fabe 	bl	8003214 <_free_r>
 8002c98:	e7c7      	b.n	8002c2a <__ssputs_r+0x46>
	...

08002c9c <_svfiprintf_r>:
 8002c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ca0:	4698      	mov	r8, r3
 8002ca2:	898b      	ldrh	r3, [r1, #12]
 8002ca4:	061b      	lsls	r3, r3, #24
 8002ca6:	b09d      	sub	sp, #116	; 0x74
 8002ca8:	4607      	mov	r7, r0
 8002caa:	460d      	mov	r5, r1
 8002cac:	4614      	mov	r4, r2
 8002cae:	d50e      	bpl.n	8002cce <_svfiprintf_r+0x32>
 8002cb0:	690b      	ldr	r3, [r1, #16]
 8002cb2:	b963      	cbnz	r3, 8002cce <_svfiprintf_r+0x32>
 8002cb4:	2140      	movs	r1, #64	; 0x40
 8002cb6:	f000 fb19 	bl	80032ec <_malloc_r>
 8002cba:	6028      	str	r0, [r5, #0]
 8002cbc:	6128      	str	r0, [r5, #16]
 8002cbe:	b920      	cbnz	r0, 8002cca <_svfiprintf_r+0x2e>
 8002cc0:	230c      	movs	r3, #12
 8002cc2:	603b      	str	r3, [r7, #0]
 8002cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc8:	e0d1      	b.n	8002e6e <_svfiprintf_r+0x1d2>
 8002cca:	2340      	movs	r3, #64	; 0x40
 8002ccc:	616b      	str	r3, [r5, #20]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	9309      	str	r3, [sp, #36]	; 0x24
 8002cd2:	2320      	movs	r3, #32
 8002cd4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002cd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8002cdc:	2330      	movs	r3, #48	; 0x30
 8002cde:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002e88 <_svfiprintf_r+0x1ec>
 8002ce2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ce6:	f04f 0901 	mov.w	r9, #1
 8002cea:	4623      	mov	r3, r4
 8002cec:	469a      	mov	sl, r3
 8002cee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002cf2:	b10a      	cbz	r2, 8002cf8 <_svfiprintf_r+0x5c>
 8002cf4:	2a25      	cmp	r2, #37	; 0x25
 8002cf6:	d1f9      	bne.n	8002cec <_svfiprintf_r+0x50>
 8002cf8:	ebba 0b04 	subs.w	fp, sl, r4
 8002cfc:	d00b      	beq.n	8002d16 <_svfiprintf_r+0x7a>
 8002cfe:	465b      	mov	r3, fp
 8002d00:	4622      	mov	r2, r4
 8002d02:	4629      	mov	r1, r5
 8002d04:	4638      	mov	r0, r7
 8002d06:	f7ff ff6d 	bl	8002be4 <__ssputs_r>
 8002d0a:	3001      	adds	r0, #1
 8002d0c:	f000 80aa 	beq.w	8002e64 <_svfiprintf_r+0x1c8>
 8002d10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002d12:	445a      	add	r2, fp
 8002d14:	9209      	str	r2, [sp, #36]	; 0x24
 8002d16:	f89a 3000 	ldrb.w	r3, [sl]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	f000 80a2 	beq.w	8002e64 <_svfiprintf_r+0x1c8>
 8002d20:	2300      	movs	r3, #0
 8002d22:	f04f 32ff 	mov.w	r2, #4294967295
 8002d26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d2a:	f10a 0a01 	add.w	sl, sl, #1
 8002d2e:	9304      	str	r3, [sp, #16]
 8002d30:	9307      	str	r3, [sp, #28]
 8002d32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002d36:	931a      	str	r3, [sp, #104]	; 0x68
 8002d38:	4654      	mov	r4, sl
 8002d3a:	2205      	movs	r2, #5
 8002d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d40:	4851      	ldr	r0, [pc, #324]	; (8002e88 <_svfiprintf_r+0x1ec>)
 8002d42:	f7fd fa45 	bl	80001d0 <memchr>
 8002d46:	9a04      	ldr	r2, [sp, #16]
 8002d48:	b9d8      	cbnz	r0, 8002d82 <_svfiprintf_r+0xe6>
 8002d4a:	06d0      	lsls	r0, r2, #27
 8002d4c:	bf44      	itt	mi
 8002d4e:	2320      	movmi	r3, #32
 8002d50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d54:	0711      	lsls	r1, r2, #28
 8002d56:	bf44      	itt	mi
 8002d58:	232b      	movmi	r3, #43	; 0x2b
 8002d5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d5e:	f89a 3000 	ldrb.w	r3, [sl]
 8002d62:	2b2a      	cmp	r3, #42	; 0x2a
 8002d64:	d015      	beq.n	8002d92 <_svfiprintf_r+0xf6>
 8002d66:	9a07      	ldr	r2, [sp, #28]
 8002d68:	4654      	mov	r4, sl
 8002d6a:	2000      	movs	r0, #0
 8002d6c:	f04f 0c0a 	mov.w	ip, #10
 8002d70:	4621      	mov	r1, r4
 8002d72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d76:	3b30      	subs	r3, #48	; 0x30
 8002d78:	2b09      	cmp	r3, #9
 8002d7a:	d94e      	bls.n	8002e1a <_svfiprintf_r+0x17e>
 8002d7c:	b1b0      	cbz	r0, 8002dac <_svfiprintf_r+0x110>
 8002d7e:	9207      	str	r2, [sp, #28]
 8002d80:	e014      	b.n	8002dac <_svfiprintf_r+0x110>
 8002d82:	eba0 0308 	sub.w	r3, r0, r8
 8002d86:	fa09 f303 	lsl.w	r3, r9, r3
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	9304      	str	r3, [sp, #16]
 8002d8e:	46a2      	mov	sl, r4
 8002d90:	e7d2      	b.n	8002d38 <_svfiprintf_r+0x9c>
 8002d92:	9b03      	ldr	r3, [sp, #12]
 8002d94:	1d19      	adds	r1, r3, #4
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	9103      	str	r1, [sp, #12]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	bfbb      	ittet	lt
 8002d9e:	425b      	neglt	r3, r3
 8002da0:	f042 0202 	orrlt.w	r2, r2, #2
 8002da4:	9307      	strge	r3, [sp, #28]
 8002da6:	9307      	strlt	r3, [sp, #28]
 8002da8:	bfb8      	it	lt
 8002daa:	9204      	strlt	r2, [sp, #16]
 8002dac:	7823      	ldrb	r3, [r4, #0]
 8002dae:	2b2e      	cmp	r3, #46	; 0x2e
 8002db0:	d10c      	bne.n	8002dcc <_svfiprintf_r+0x130>
 8002db2:	7863      	ldrb	r3, [r4, #1]
 8002db4:	2b2a      	cmp	r3, #42	; 0x2a
 8002db6:	d135      	bne.n	8002e24 <_svfiprintf_r+0x188>
 8002db8:	9b03      	ldr	r3, [sp, #12]
 8002dba:	1d1a      	adds	r2, r3, #4
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	9203      	str	r2, [sp, #12]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	bfb8      	it	lt
 8002dc4:	f04f 33ff 	movlt.w	r3, #4294967295
 8002dc8:	3402      	adds	r4, #2
 8002dca:	9305      	str	r3, [sp, #20]
 8002dcc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002e98 <_svfiprintf_r+0x1fc>
 8002dd0:	7821      	ldrb	r1, [r4, #0]
 8002dd2:	2203      	movs	r2, #3
 8002dd4:	4650      	mov	r0, sl
 8002dd6:	f7fd f9fb 	bl	80001d0 <memchr>
 8002dda:	b140      	cbz	r0, 8002dee <_svfiprintf_r+0x152>
 8002ddc:	2340      	movs	r3, #64	; 0x40
 8002dde:	eba0 000a 	sub.w	r0, r0, sl
 8002de2:	fa03 f000 	lsl.w	r0, r3, r0
 8002de6:	9b04      	ldr	r3, [sp, #16]
 8002de8:	4303      	orrs	r3, r0
 8002dea:	3401      	adds	r4, #1
 8002dec:	9304      	str	r3, [sp, #16]
 8002dee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002df2:	4826      	ldr	r0, [pc, #152]	; (8002e8c <_svfiprintf_r+0x1f0>)
 8002df4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002df8:	2206      	movs	r2, #6
 8002dfa:	f7fd f9e9 	bl	80001d0 <memchr>
 8002dfe:	2800      	cmp	r0, #0
 8002e00:	d038      	beq.n	8002e74 <_svfiprintf_r+0x1d8>
 8002e02:	4b23      	ldr	r3, [pc, #140]	; (8002e90 <_svfiprintf_r+0x1f4>)
 8002e04:	bb1b      	cbnz	r3, 8002e4e <_svfiprintf_r+0x1b2>
 8002e06:	9b03      	ldr	r3, [sp, #12]
 8002e08:	3307      	adds	r3, #7
 8002e0a:	f023 0307 	bic.w	r3, r3, #7
 8002e0e:	3308      	adds	r3, #8
 8002e10:	9303      	str	r3, [sp, #12]
 8002e12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e14:	4433      	add	r3, r6
 8002e16:	9309      	str	r3, [sp, #36]	; 0x24
 8002e18:	e767      	b.n	8002cea <_svfiprintf_r+0x4e>
 8002e1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e1e:	460c      	mov	r4, r1
 8002e20:	2001      	movs	r0, #1
 8002e22:	e7a5      	b.n	8002d70 <_svfiprintf_r+0xd4>
 8002e24:	2300      	movs	r3, #0
 8002e26:	3401      	adds	r4, #1
 8002e28:	9305      	str	r3, [sp, #20]
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	f04f 0c0a 	mov.w	ip, #10
 8002e30:	4620      	mov	r0, r4
 8002e32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e36:	3a30      	subs	r2, #48	; 0x30
 8002e38:	2a09      	cmp	r2, #9
 8002e3a:	d903      	bls.n	8002e44 <_svfiprintf_r+0x1a8>
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d0c5      	beq.n	8002dcc <_svfiprintf_r+0x130>
 8002e40:	9105      	str	r1, [sp, #20]
 8002e42:	e7c3      	b.n	8002dcc <_svfiprintf_r+0x130>
 8002e44:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e48:	4604      	mov	r4, r0
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e7f0      	b.n	8002e30 <_svfiprintf_r+0x194>
 8002e4e:	ab03      	add	r3, sp, #12
 8002e50:	9300      	str	r3, [sp, #0]
 8002e52:	462a      	mov	r2, r5
 8002e54:	4b0f      	ldr	r3, [pc, #60]	; (8002e94 <_svfiprintf_r+0x1f8>)
 8002e56:	a904      	add	r1, sp, #16
 8002e58:	4638      	mov	r0, r7
 8002e5a:	f3af 8000 	nop.w
 8002e5e:	1c42      	adds	r2, r0, #1
 8002e60:	4606      	mov	r6, r0
 8002e62:	d1d6      	bne.n	8002e12 <_svfiprintf_r+0x176>
 8002e64:	89ab      	ldrh	r3, [r5, #12]
 8002e66:	065b      	lsls	r3, r3, #25
 8002e68:	f53f af2c 	bmi.w	8002cc4 <_svfiprintf_r+0x28>
 8002e6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e6e:	b01d      	add	sp, #116	; 0x74
 8002e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e74:	ab03      	add	r3, sp, #12
 8002e76:	9300      	str	r3, [sp, #0]
 8002e78:	462a      	mov	r2, r5
 8002e7a:	4b06      	ldr	r3, [pc, #24]	; (8002e94 <_svfiprintf_r+0x1f8>)
 8002e7c:	a904      	add	r1, sp, #16
 8002e7e:	4638      	mov	r0, r7
 8002e80:	f000 f87a 	bl	8002f78 <_printf_i>
 8002e84:	e7eb      	b.n	8002e5e <_svfiprintf_r+0x1c2>
 8002e86:	bf00      	nop
 8002e88:	08003f30 	.word	0x08003f30
 8002e8c:	08003f3a 	.word	0x08003f3a
 8002e90:	00000000 	.word	0x00000000
 8002e94:	08002be5 	.word	0x08002be5
 8002e98:	08003f36 	.word	0x08003f36

08002e9c <_printf_common>:
 8002e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ea0:	4616      	mov	r6, r2
 8002ea2:	4699      	mov	r9, r3
 8002ea4:	688a      	ldr	r2, [r1, #8]
 8002ea6:	690b      	ldr	r3, [r1, #16]
 8002ea8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002eac:	4293      	cmp	r3, r2
 8002eae:	bfb8      	it	lt
 8002eb0:	4613      	movlt	r3, r2
 8002eb2:	6033      	str	r3, [r6, #0]
 8002eb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002eb8:	4607      	mov	r7, r0
 8002eba:	460c      	mov	r4, r1
 8002ebc:	b10a      	cbz	r2, 8002ec2 <_printf_common+0x26>
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	6033      	str	r3, [r6, #0]
 8002ec2:	6823      	ldr	r3, [r4, #0]
 8002ec4:	0699      	lsls	r1, r3, #26
 8002ec6:	bf42      	ittt	mi
 8002ec8:	6833      	ldrmi	r3, [r6, #0]
 8002eca:	3302      	addmi	r3, #2
 8002ecc:	6033      	strmi	r3, [r6, #0]
 8002ece:	6825      	ldr	r5, [r4, #0]
 8002ed0:	f015 0506 	ands.w	r5, r5, #6
 8002ed4:	d106      	bne.n	8002ee4 <_printf_common+0x48>
 8002ed6:	f104 0a19 	add.w	sl, r4, #25
 8002eda:	68e3      	ldr	r3, [r4, #12]
 8002edc:	6832      	ldr	r2, [r6, #0]
 8002ede:	1a9b      	subs	r3, r3, r2
 8002ee0:	42ab      	cmp	r3, r5
 8002ee2:	dc26      	bgt.n	8002f32 <_printf_common+0x96>
 8002ee4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002ee8:	1e13      	subs	r3, r2, #0
 8002eea:	6822      	ldr	r2, [r4, #0]
 8002eec:	bf18      	it	ne
 8002eee:	2301      	movne	r3, #1
 8002ef0:	0692      	lsls	r2, r2, #26
 8002ef2:	d42b      	bmi.n	8002f4c <_printf_common+0xb0>
 8002ef4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ef8:	4649      	mov	r1, r9
 8002efa:	4638      	mov	r0, r7
 8002efc:	47c0      	blx	r8
 8002efe:	3001      	adds	r0, #1
 8002f00:	d01e      	beq.n	8002f40 <_printf_common+0xa4>
 8002f02:	6823      	ldr	r3, [r4, #0]
 8002f04:	68e5      	ldr	r5, [r4, #12]
 8002f06:	6832      	ldr	r2, [r6, #0]
 8002f08:	f003 0306 	and.w	r3, r3, #6
 8002f0c:	2b04      	cmp	r3, #4
 8002f0e:	bf08      	it	eq
 8002f10:	1aad      	subeq	r5, r5, r2
 8002f12:	68a3      	ldr	r3, [r4, #8]
 8002f14:	6922      	ldr	r2, [r4, #16]
 8002f16:	bf0c      	ite	eq
 8002f18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f1c:	2500      	movne	r5, #0
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	bfc4      	itt	gt
 8002f22:	1a9b      	subgt	r3, r3, r2
 8002f24:	18ed      	addgt	r5, r5, r3
 8002f26:	2600      	movs	r6, #0
 8002f28:	341a      	adds	r4, #26
 8002f2a:	42b5      	cmp	r5, r6
 8002f2c:	d11a      	bne.n	8002f64 <_printf_common+0xc8>
 8002f2e:	2000      	movs	r0, #0
 8002f30:	e008      	b.n	8002f44 <_printf_common+0xa8>
 8002f32:	2301      	movs	r3, #1
 8002f34:	4652      	mov	r2, sl
 8002f36:	4649      	mov	r1, r9
 8002f38:	4638      	mov	r0, r7
 8002f3a:	47c0      	blx	r8
 8002f3c:	3001      	adds	r0, #1
 8002f3e:	d103      	bne.n	8002f48 <_printf_common+0xac>
 8002f40:	f04f 30ff 	mov.w	r0, #4294967295
 8002f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f48:	3501      	adds	r5, #1
 8002f4a:	e7c6      	b.n	8002eda <_printf_common+0x3e>
 8002f4c:	18e1      	adds	r1, r4, r3
 8002f4e:	1c5a      	adds	r2, r3, #1
 8002f50:	2030      	movs	r0, #48	; 0x30
 8002f52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f56:	4422      	add	r2, r4
 8002f58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f60:	3302      	adds	r3, #2
 8002f62:	e7c7      	b.n	8002ef4 <_printf_common+0x58>
 8002f64:	2301      	movs	r3, #1
 8002f66:	4622      	mov	r2, r4
 8002f68:	4649      	mov	r1, r9
 8002f6a:	4638      	mov	r0, r7
 8002f6c:	47c0      	blx	r8
 8002f6e:	3001      	adds	r0, #1
 8002f70:	d0e6      	beq.n	8002f40 <_printf_common+0xa4>
 8002f72:	3601      	adds	r6, #1
 8002f74:	e7d9      	b.n	8002f2a <_printf_common+0x8e>
	...

08002f78 <_printf_i>:
 8002f78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f7c:	7e0f      	ldrb	r7, [r1, #24]
 8002f7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002f80:	2f78      	cmp	r7, #120	; 0x78
 8002f82:	4691      	mov	r9, r2
 8002f84:	4680      	mov	r8, r0
 8002f86:	460c      	mov	r4, r1
 8002f88:	469a      	mov	sl, r3
 8002f8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002f8e:	d807      	bhi.n	8002fa0 <_printf_i+0x28>
 8002f90:	2f62      	cmp	r7, #98	; 0x62
 8002f92:	d80a      	bhi.n	8002faa <_printf_i+0x32>
 8002f94:	2f00      	cmp	r7, #0
 8002f96:	f000 80d8 	beq.w	800314a <_printf_i+0x1d2>
 8002f9a:	2f58      	cmp	r7, #88	; 0x58
 8002f9c:	f000 80a3 	beq.w	80030e6 <_printf_i+0x16e>
 8002fa0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002fa8:	e03a      	b.n	8003020 <_printf_i+0xa8>
 8002faa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002fae:	2b15      	cmp	r3, #21
 8002fb0:	d8f6      	bhi.n	8002fa0 <_printf_i+0x28>
 8002fb2:	a101      	add	r1, pc, #4	; (adr r1, 8002fb8 <_printf_i+0x40>)
 8002fb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002fb8:	08003011 	.word	0x08003011
 8002fbc:	08003025 	.word	0x08003025
 8002fc0:	08002fa1 	.word	0x08002fa1
 8002fc4:	08002fa1 	.word	0x08002fa1
 8002fc8:	08002fa1 	.word	0x08002fa1
 8002fcc:	08002fa1 	.word	0x08002fa1
 8002fd0:	08003025 	.word	0x08003025
 8002fd4:	08002fa1 	.word	0x08002fa1
 8002fd8:	08002fa1 	.word	0x08002fa1
 8002fdc:	08002fa1 	.word	0x08002fa1
 8002fe0:	08002fa1 	.word	0x08002fa1
 8002fe4:	08003131 	.word	0x08003131
 8002fe8:	08003055 	.word	0x08003055
 8002fec:	08003113 	.word	0x08003113
 8002ff0:	08002fa1 	.word	0x08002fa1
 8002ff4:	08002fa1 	.word	0x08002fa1
 8002ff8:	08003153 	.word	0x08003153
 8002ffc:	08002fa1 	.word	0x08002fa1
 8003000:	08003055 	.word	0x08003055
 8003004:	08002fa1 	.word	0x08002fa1
 8003008:	08002fa1 	.word	0x08002fa1
 800300c:	0800311b 	.word	0x0800311b
 8003010:	682b      	ldr	r3, [r5, #0]
 8003012:	1d1a      	adds	r2, r3, #4
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	602a      	str	r2, [r5, #0]
 8003018:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800301c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003020:	2301      	movs	r3, #1
 8003022:	e0a3      	b.n	800316c <_printf_i+0x1f4>
 8003024:	6820      	ldr	r0, [r4, #0]
 8003026:	6829      	ldr	r1, [r5, #0]
 8003028:	0606      	lsls	r6, r0, #24
 800302a:	f101 0304 	add.w	r3, r1, #4
 800302e:	d50a      	bpl.n	8003046 <_printf_i+0xce>
 8003030:	680e      	ldr	r6, [r1, #0]
 8003032:	602b      	str	r3, [r5, #0]
 8003034:	2e00      	cmp	r6, #0
 8003036:	da03      	bge.n	8003040 <_printf_i+0xc8>
 8003038:	232d      	movs	r3, #45	; 0x2d
 800303a:	4276      	negs	r6, r6
 800303c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003040:	485e      	ldr	r0, [pc, #376]	; (80031bc <_printf_i+0x244>)
 8003042:	230a      	movs	r3, #10
 8003044:	e019      	b.n	800307a <_printf_i+0x102>
 8003046:	680e      	ldr	r6, [r1, #0]
 8003048:	602b      	str	r3, [r5, #0]
 800304a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800304e:	bf18      	it	ne
 8003050:	b236      	sxthne	r6, r6
 8003052:	e7ef      	b.n	8003034 <_printf_i+0xbc>
 8003054:	682b      	ldr	r3, [r5, #0]
 8003056:	6820      	ldr	r0, [r4, #0]
 8003058:	1d19      	adds	r1, r3, #4
 800305a:	6029      	str	r1, [r5, #0]
 800305c:	0601      	lsls	r1, r0, #24
 800305e:	d501      	bpl.n	8003064 <_printf_i+0xec>
 8003060:	681e      	ldr	r6, [r3, #0]
 8003062:	e002      	b.n	800306a <_printf_i+0xf2>
 8003064:	0646      	lsls	r6, r0, #25
 8003066:	d5fb      	bpl.n	8003060 <_printf_i+0xe8>
 8003068:	881e      	ldrh	r6, [r3, #0]
 800306a:	4854      	ldr	r0, [pc, #336]	; (80031bc <_printf_i+0x244>)
 800306c:	2f6f      	cmp	r7, #111	; 0x6f
 800306e:	bf0c      	ite	eq
 8003070:	2308      	moveq	r3, #8
 8003072:	230a      	movne	r3, #10
 8003074:	2100      	movs	r1, #0
 8003076:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800307a:	6865      	ldr	r5, [r4, #4]
 800307c:	60a5      	str	r5, [r4, #8]
 800307e:	2d00      	cmp	r5, #0
 8003080:	bfa2      	ittt	ge
 8003082:	6821      	ldrge	r1, [r4, #0]
 8003084:	f021 0104 	bicge.w	r1, r1, #4
 8003088:	6021      	strge	r1, [r4, #0]
 800308a:	b90e      	cbnz	r6, 8003090 <_printf_i+0x118>
 800308c:	2d00      	cmp	r5, #0
 800308e:	d04d      	beq.n	800312c <_printf_i+0x1b4>
 8003090:	4615      	mov	r5, r2
 8003092:	fbb6 f1f3 	udiv	r1, r6, r3
 8003096:	fb03 6711 	mls	r7, r3, r1, r6
 800309a:	5dc7      	ldrb	r7, [r0, r7]
 800309c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80030a0:	4637      	mov	r7, r6
 80030a2:	42bb      	cmp	r3, r7
 80030a4:	460e      	mov	r6, r1
 80030a6:	d9f4      	bls.n	8003092 <_printf_i+0x11a>
 80030a8:	2b08      	cmp	r3, #8
 80030aa:	d10b      	bne.n	80030c4 <_printf_i+0x14c>
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	07de      	lsls	r6, r3, #31
 80030b0:	d508      	bpl.n	80030c4 <_printf_i+0x14c>
 80030b2:	6923      	ldr	r3, [r4, #16]
 80030b4:	6861      	ldr	r1, [r4, #4]
 80030b6:	4299      	cmp	r1, r3
 80030b8:	bfde      	ittt	le
 80030ba:	2330      	movle	r3, #48	; 0x30
 80030bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80030c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80030c4:	1b52      	subs	r2, r2, r5
 80030c6:	6122      	str	r2, [r4, #16]
 80030c8:	f8cd a000 	str.w	sl, [sp]
 80030cc:	464b      	mov	r3, r9
 80030ce:	aa03      	add	r2, sp, #12
 80030d0:	4621      	mov	r1, r4
 80030d2:	4640      	mov	r0, r8
 80030d4:	f7ff fee2 	bl	8002e9c <_printf_common>
 80030d8:	3001      	adds	r0, #1
 80030da:	d14c      	bne.n	8003176 <_printf_i+0x1fe>
 80030dc:	f04f 30ff 	mov.w	r0, #4294967295
 80030e0:	b004      	add	sp, #16
 80030e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030e6:	4835      	ldr	r0, [pc, #212]	; (80031bc <_printf_i+0x244>)
 80030e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80030ec:	6829      	ldr	r1, [r5, #0]
 80030ee:	6823      	ldr	r3, [r4, #0]
 80030f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80030f4:	6029      	str	r1, [r5, #0]
 80030f6:	061d      	lsls	r5, r3, #24
 80030f8:	d514      	bpl.n	8003124 <_printf_i+0x1ac>
 80030fa:	07df      	lsls	r7, r3, #31
 80030fc:	bf44      	itt	mi
 80030fe:	f043 0320 	orrmi.w	r3, r3, #32
 8003102:	6023      	strmi	r3, [r4, #0]
 8003104:	b91e      	cbnz	r6, 800310e <_printf_i+0x196>
 8003106:	6823      	ldr	r3, [r4, #0]
 8003108:	f023 0320 	bic.w	r3, r3, #32
 800310c:	6023      	str	r3, [r4, #0]
 800310e:	2310      	movs	r3, #16
 8003110:	e7b0      	b.n	8003074 <_printf_i+0xfc>
 8003112:	6823      	ldr	r3, [r4, #0]
 8003114:	f043 0320 	orr.w	r3, r3, #32
 8003118:	6023      	str	r3, [r4, #0]
 800311a:	2378      	movs	r3, #120	; 0x78
 800311c:	4828      	ldr	r0, [pc, #160]	; (80031c0 <_printf_i+0x248>)
 800311e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003122:	e7e3      	b.n	80030ec <_printf_i+0x174>
 8003124:	0659      	lsls	r1, r3, #25
 8003126:	bf48      	it	mi
 8003128:	b2b6      	uxthmi	r6, r6
 800312a:	e7e6      	b.n	80030fa <_printf_i+0x182>
 800312c:	4615      	mov	r5, r2
 800312e:	e7bb      	b.n	80030a8 <_printf_i+0x130>
 8003130:	682b      	ldr	r3, [r5, #0]
 8003132:	6826      	ldr	r6, [r4, #0]
 8003134:	6961      	ldr	r1, [r4, #20]
 8003136:	1d18      	adds	r0, r3, #4
 8003138:	6028      	str	r0, [r5, #0]
 800313a:	0635      	lsls	r5, r6, #24
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	d501      	bpl.n	8003144 <_printf_i+0x1cc>
 8003140:	6019      	str	r1, [r3, #0]
 8003142:	e002      	b.n	800314a <_printf_i+0x1d2>
 8003144:	0670      	lsls	r0, r6, #25
 8003146:	d5fb      	bpl.n	8003140 <_printf_i+0x1c8>
 8003148:	8019      	strh	r1, [r3, #0]
 800314a:	2300      	movs	r3, #0
 800314c:	6123      	str	r3, [r4, #16]
 800314e:	4615      	mov	r5, r2
 8003150:	e7ba      	b.n	80030c8 <_printf_i+0x150>
 8003152:	682b      	ldr	r3, [r5, #0]
 8003154:	1d1a      	adds	r2, r3, #4
 8003156:	602a      	str	r2, [r5, #0]
 8003158:	681d      	ldr	r5, [r3, #0]
 800315a:	6862      	ldr	r2, [r4, #4]
 800315c:	2100      	movs	r1, #0
 800315e:	4628      	mov	r0, r5
 8003160:	f7fd f836 	bl	80001d0 <memchr>
 8003164:	b108      	cbz	r0, 800316a <_printf_i+0x1f2>
 8003166:	1b40      	subs	r0, r0, r5
 8003168:	6060      	str	r0, [r4, #4]
 800316a:	6863      	ldr	r3, [r4, #4]
 800316c:	6123      	str	r3, [r4, #16]
 800316e:	2300      	movs	r3, #0
 8003170:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003174:	e7a8      	b.n	80030c8 <_printf_i+0x150>
 8003176:	6923      	ldr	r3, [r4, #16]
 8003178:	462a      	mov	r2, r5
 800317a:	4649      	mov	r1, r9
 800317c:	4640      	mov	r0, r8
 800317e:	47d0      	blx	sl
 8003180:	3001      	adds	r0, #1
 8003182:	d0ab      	beq.n	80030dc <_printf_i+0x164>
 8003184:	6823      	ldr	r3, [r4, #0]
 8003186:	079b      	lsls	r3, r3, #30
 8003188:	d413      	bmi.n	80031b2 <_printf_i+0x23a>
 800318a:	68e0      	ldr	r0, [r4, #12]
 800318c:	9b03      	ldr	r3, [sp, #12]
 800318e:	4298      	cmp	r0, r3
 8003190:	bfb8      	it	lt
 8003192:	4618      	movlt	r0, r3
 8003194:	e7a4      	b.n	80030e0 <_printf_i+0x168>
 8003196:	2301      	movs	r3, #1
 8003198:	4632      	mov	r2, r6
 800319a:	4649      	mov	r1, r9
 800319c:	4640      	mov	r0, r8
 800319e:	47d0      	blx	sl
 80031a0:	3001      	adds	r0, #1
 80031a2:	d09b      	beq.n	80030dc <_printf_i+0x164>
 80031a4:	3501      	adds	r5, #1
 80031a6:	68e3      	ldr	r3, [r4, #12]
 80031a8:	9903      	ldr	r1, [sp, #12]
 80031aa:	1a5b      	subs	r3, r3, r1
 80031ac:	42ab      	cmp	r3, r5
 80031ae:	dcf2      	bgt.n	8003196 <_printf_i+0x21e>
 80031b0:	e7eb      	b.n	800318a <_printf_i+0x212>
 80031b2:	2500      	movs	r5, #0
 80031b4:	f104 0619 	add.w	r6, r4, #25
 80031b8:	e7f5      	b.n	80031a6 <_printf_i+0x22e>
 80031ba:	bf00      	nop
 80031bc:	08003f41 	.word	0x08003f41
 80031c0:	08003f52 	.word	0x08003f52

080031c4 <memcpy>:
 80031c4:	440a      	add	r2, r1
 80031c6:	4291      	cmp	r1, r2
 80031c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80031cc:	d100      	bne.n	80031d0 <memcpy+0xc>
 80031ce:	4770      	bx	lr
 80031d0:	b510      	push	{r4, lr}
 80031d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031da:	4291      	cmp	r1, r2
 80031dc:	d1f9      	bne.n	80031d2 <memcpy+0xe>
 80031de:	bd10      	pop	{r4, pc}

080031e0 <memmove>:
 80031e0:	4288      	cmp	r0, r1
 80031e2:	b510      	push	{r4, lr}
 80031e4:	eb01 0402 	add.w	r4, r1, r2
 80031e8:	d902      	bls.n	80031f0 <memmove+0x10>
 80031ea:	4284      	cmp	r4, r0
 80031ec:	4623      	mov	r3, r4
 80031ee:	d807      	bhi.n	8003200 <memmove+0x20>
 80031f0:	1e43      	subs	r3, r0, #1
 80031f2:	42a1      	cmp	r1, r4
 80031f4:	d008      	beq.n	8003208 <memmove+0x28>
 80031f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80031fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80031fe:	e7f8      	b.n	80031f2 <memmove+0x12>
 8003200:	4402      	add	r2, r0
 8003202:	4601      	mov	r1, r0
 8003204:	428a      	cmp	r2, r1
 8003206:	d100      	bne.n	800320a <memmove+0x2a>
 8003208:	bd10      	pop	{r4, pc}
 800320a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800320e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003212:	e7f7      	b.n	8003204 <memmove+0x24>

08003214 <_free_r>:
 8003214:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003216:	2900      	cmp	r1, #0
 8003218:	d044      	beq.n	80032a4 <_free_r+0x90>
 800321a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800321e:	9001      	str	r0, [sp, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	f1a1 0404 	sub.w	r4, r1, #4
 8003226:	bfb8      	it	lt
 8003228:	18e4      	addlt	r4, r4, r3
 800322a:	f000 f913 	bl	8003454 <__malloc_lock>
 800322e:	4a1e      	ldr	r2, [pc, #120]	; (80032a8 <_free_r+0x94>)
 8003230:	9801      	ldr	r0, [sp, #4]
 8003232:	6813      	ldr	r3, [r2, #0]
 8003234:	b933      	cbnz	r3, 8003244 <_free_r+0x30>
 8003236:	6063      	str	r3, [r4, #4]
 8003238:	6014      	str	r4, [r2, #0]
 800323a:	b003      	add	sp, #12
 800323c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003240:	f000 b90e 	b.w	8003460 <__malloc_unlock>
 8003244:	42a3      	cmp	r3, r4
 8003246:	d908      	bls.n	800325a <_free_r+0x46>
 8003248:	6825      	ldr	r5, [r4, #0]
 800324a:	1961      	adds	r1, r4, r5
 800324c:	428b      	cmp	r3, r1
 800324e:	bf01      	itttt	eq
 8003250:	6819      	ldreq	r1, [r3, #0]
 8003252:	685b      	ldreq	r3, [r3, #4]
 8003254:	1949      	addeq	r1, r1, r5
 8003256:	6021      	streq	r1, [r4, #0]
 8003258:	e7ed      	b.n	8003236 <_free_r+0x22>
 800325a:	461a      	mov	r2, r3
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	b10b      	cbz	r3, 8003264 <_free_r+0x50>
 8003260:	42a3      	cmp	r3, r4
 8003262:	d9fa      	bls.n	800325a <_free_r+0x46>
 8003264:	6811      	ldr	r1, [r2, #0]
 8003266:	1855      	adds	r5, r2, r1
 8003268:	42a5      	cmp	r5, r4
 800326a:	d10b      	bne.n	8003284 <_free_r+0x70>
 800326c:	6824      	ldr	r4, [r4, #0]
 800326e:	4421      	add	r1, r4
 8003270:	1854      	adds	r4, r2, r1
 8003272:	42a3      	cmp	r3, r4
 8003274:	6011      	str	r1, [r2, #0]
 8003276:	d1e0      	bne.n	800323a <_free_r+0x26>
 8003278:	681c      	ldr	r4, [r3, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	6053      	str	r3, [r2, #4]
 800327e:	4421      	add	r1, r4
 8003280:	6011      	str	r1, [r2, #0]
 8003282:	e7da      	b.n	800323a <_free_r+0x26>
 8003284:	d902      	bls.n	800328c <_free_r+0x78>
 8003286:	230c      	movs	r3, #12
 8003288:	6003      	str	r3, [r0, #0]
 800328a:	e7d6      	b.n	800323a <_free_r+0x26>
 800328c:	6825      	ldr	r5, [r4, #0]
 800328e:	1961      	adds	r1, r4, r5
 8003290:	428b      	cmp	r3, r1
 8003292:	bf04      	itt	eq
 8003294:	6819      	ldreq	r1, [r3, #0]
 8003296:	685b      	ldreq	r3, [r3, #4]
 8003298:	6063      	str	r3, [r4, #4]
 800329a:	bf04      	itt	eq
 800329c:	1949      	addeq	r1, r1, r5
 800329e:	6021      	streq	r1, [r4, #0]
 80032a0:	6054      	str	r4, [r2, #4]
 80032a2:	e7ca      	b.n	800323a <_free_r+0x26>
 80032a4:	b003      	add	sp, #12
 80032a6:	bd30      	pop	{r4, r5, pc}
 80032a8:	200004dc 	.word	0x200004dc

080032ac <sbrk_aligned>:
 80032ac:	b570      	push	{r4, r5, r6, lr}
 80032ae:	4e0e      	ldr	r6, [pc, #56]	; (80032e8 <sbrk_aligned+0x3c>)
 80032b0:	460c      	mov	r4, r1
 80032b2:	6831      	ldr	r1, [r6, #0]
 80032b4:	4605      	mov	r5, r0
 80032b6:	b911      	cbnz	r1, 80032be <sbrk_aligned+0x12>
 80032b8:	f000 f8bc 	bl	8003434 <_sbrk_r>
 80032bc:	6030      	str	r0, [r6, #0]
 80032be:	4621      	mov	r1, r4
 80032c0:	4628      	mov	r0, r5
 80032c2:	f000 f8b7 	bl	8003434 <_sbrk_r>
 80032c6:	1c43      	adds	r3, r0, #1
 80032c8:	d00a      	beq.n	80032e0 <sbrk_aligned+0x34>
 80032ca:	1cc4      	adds	r4, r0, #3
 80032cc:	f024 0403 	bic.w	r4, r4, #3
 80032d0:	42a0      	cmp	r0, r4
 80032d2:	d007      	beq.n	80032e4 <sbrk_aligned+0x38>
 80032d4:	1a21      	subs	r1, r4, r0
 80032d6:	4628      	mov	r0, r5
 80032d8:	f000 f8ac 	bl	8003434 <_sbrk_r>
 80032dc:	3001      	adds	r0, #1
 80032de:	d101      	bne.n	80032e4 <sbrk_aligned+0x38>
 80032e0:	f04f 34ff 	mov.w	r4, #4294967295
 80032e4:	4620      	mov	r0, r4
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
 80032e8:	200004e0 	.word	0x200004e0

080032ec <_malloc_r>:
 80032ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032f0:	1ccd      	adds	r5, r1, #3
 80032f2:	f025 0503 	bic.w	r5, r5, #3
 80032f6:	3508      	adds	r5, #8
 80032f8:	2d0c      	cmp	r5, #12
 80032fa:	bf38      	it	cc
 80032fc:	250c      	movcc	r5, #12
 80032fe:	2d00      	cmp	r5, #0
 8003300:	4607      	mov	r7, r0
 8003302:	db01      	blt.n	8003308 <_malloc_r+0x1c>
 8003304:	42a9      	cmp	r1, r5
 8003306:	d905      	bls.n	8003314 <_malloc_r+0x28>
 8003308:	230c      	movs	r3, #12
 800330a:	603b      	str	r3, [r7, #0]
 800330c:	2600      	movs	r6, #0
 800330e:	4630      	mov	r0, r6
 8003310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003314:	4e2e      	ldr	r6, [pc, #184]	; (80033d0 <_malloc_r+0xe4>)
 8003316:	f000 f89d 	bl	8003454 <__malloc_lock>
 800331a:	6833      	ldr	r3, [r6, #0]
 800331c:	461c      	mov	r4, r3
 800331e:	bb34      	cbnz	r4, 800336e <_malloc_r+0x82>
 8003320:	4629      	mov	r1, r5
 8003322:	4638      	mov	r0, r7
 8003324:	f7ff ffc2 	bl	80032ac <sbrk_aligned>
 8003328:	1c43      	adds	r3, r0, #1
 800332a:	4604      	mov	r4, r0
 800332c:	d14d      	bne.n	80033ca <_malloc_r+0xde>
 800332e:	6834      	ldr	r4, [r6, #0]
 8003330:	4626      	mov	r6, r4
 8003332:	2e00      	cmp	r6, #0
 8003334:	d140      	bne.n	80033b8 <_malloc_r+0xcc>
 8003336:	6823      	ldr	r3, [r4, #0]
 8003338:	4631      	mov	r1, r6
 800333a:	4638      	mov	r0, r7
 800333c:	eb04 0803 	add.w	r8, r4, r3
 8003340:	f000 f878 	bl	8003434 <_sbrk_r>
 8003344:	4580      	cmp	r8, r0
 8003346:	d13a      	bne.n	80033be <_malloc_r+0xd2>
 8003348:	6821      	ldr	r1, [r4, #0]
 800334a:	3503      	adds	r5, #3
 800334c:	1a6d      	subs	r5, r5, r1
 800334e:	f025 0503 	bic.w	r5, r5, #3
 8003352:	3508      	adds	r5, #8
 8003354:	2d0c      	cmp	r5, #12
 8003356:	bf38      	it	cc
 8003358:	250c      	movcc	r5, #12
 800335a:	4629      	mov	r1, r5
 800335c:	4638      	mov	r0, r7
 800335e:	f7ff ffa5 	bl	80032ac <sbrk_aligned>
 8003362:	3001      	adds	r0, #1
 8003364:	d02b      	beq.n	80033be <_malloc_r+0xd2>
 8003366:	6823      	ldr	r3, [r4, #0]
 8003368:	442b      	add	r3, r5
 800336a:	6023      	str	r3, [r4, #0]
 800336c:	e00e      	b.n	800338c <_malloc_r+0xa0>
 800336e:	6822      	ldr	r2, [r4, #0]
 8003370:	1b52      	subs	r2, r2, r5
 8003372:	d41e      	bmi.n	80033b2 <_malloc_r+0xc6>
 8003374:	2a0b      	cmp	r2, #11
 8003376:	d916      	bls.n	80033a6 <_malloc_r+0xba>
 8003378:	1961      	adds	r1, r4, r5
 800337a:	42a3      	cmp	r3, r4
 800337c:	6025      	str	r5, [r4, #0]
 800337e:	bf18      	it	ne
 8003380:	6059      	strne	r1, [r3, #4]
 8003382:	6863      	ldr	r3, [r4, #4]
 8003384:	bf08      	it	eq
 8003386:	6031      	streq	r1, [r6, #0]
 8003388:	5162      	str	r2, [r4, r5]
 800338a:	604b      	str	r3, [r1, #4]
 800338c:	4638      	mov	r0, r7
 800338e:	f104 060b 	add.w	r6, r4, #11
 8003392:	f000 f865 	bl	8003460 <__malloc_unlock>
 8003396:	f026 0607 	bic.w	r6, r6, #7
 800339a:	1d23      	adds	r3, r4, #4
 800339c:	1af2      	subs	r2, r6, r3
 800339e:	d0b6      	beq.n	800330e <_malloc_r+0x22>
 80033a0:	1b9b      	subs	r3, r3, r6
 80033a2:	50a3      	str	r3, [r4, r2]
 80033a4:	e7b3      	b.n	800330e <_malloc_r+0x22>
 80033a6:	6862      	ldr	r2, [r4, #4]
 80033a8:	42a3      	cmp	r3, r4
 80033aa:	bf0c      	ite	eq
 80033ac:	6032      	streq	r2, [r6, #0]
 80033ae:	605a      	strne	r2, [r3, #4]
 80033b0:	e7ec      	b.n	800338c <_malloc_r+0xa0>
 80033b2:	4623      	mov	r3, r4
 80033b4:	6864      	ldr	r4, [r4, #4]
 80033b6:	e7b2      	b.n	800331e <_malloc_r+0x32>
 80033b8:	4634      	mov	r4, r6
 80033ba:	6876      	ldr	r6, [r6, #4]
 80033bc:	e7b9      	b.n	8003332 <_malloc_r+0x46>
 80033be:	230c      	movs	r3, #12
 80033c0:	603b      	str	r3, [r7, #0]
 80033c2:	4638      	mov	r0, r7
 80033c4:	f000 f84c 	bl	8003460 <__malloc_unlock>
 80033c8:	e7a1      	b.n	800330e <_malloc_r+0x22>
 80033ca:	6025      	str	r5, [r4, #0]
 80033cc:	e7de      	b.n	800338c <_malloc_r+0xa0>
 80033ce:	bf00      	nop
 80033d0:	200004dc 	.word	0x200004dc

080033d4 <_realloc_r>:
 80033d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033d8:	4680      	mov	r8, r0
 80033da:	4614      	mov	r4, r2
 80033dc:	460e      	mov	r6, r1
 80033de:	b921      	cbnz	r1, 80033ea <_realloc_r+0x16>
 80033e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033e4:	4611      	mov	r1, r2
 80033e6:	f7ff bf81 	b.w	80032ec <_malloc_r>
 80033ea:	b92a      	cbnz	r2, 80033f8 <_realloc_r+0x24>
 80033ec:	f7ff ff12 	bl	8003214 <_free_r>
 80033f0:	4625      	mov	r5, r4
 80033f2:	4628      	mov	r0, r5
 80033f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033f8:	f000 f838 	bl	800346c <_malloc_usable_size_r>
 80033fc:	4284      	cmp	r4, r0
 80033fe:	4607      	mov	r7, r0
 8003400:	d802      	bhi.n	8003408 <_realloc_r+0x34>
 8003402:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003406:	d812      	bhi.n	800342e <_realloc_r+0x5a>
 8003408:	4621      	mov	r1, r4
 800340a:	4640      	mov	r0, r8
 800340c:	f7ff ff6e 	bl	80032ec <_malloc_r>
 8003410:	4605      	mov	r5, r0
 8003412:	2800      	cmp	r0, #0
 8003414:	d0ed      	beq.n	80033f2 <_realloc_r+0x1e>
 8003416:	42bc      	cmp	r4, r7
 8003418:	4622      	mov	r2, r4
 800341a:	4631      	mov	r1, r6
 800341c:	bf28      	it	cs
 800341e:	463a      	movcs	r2, r7
 8003420:	f7ff fed0 	bl	80031c4 <memcpy>
 8003424:	4631      	mov	r1, r6
 8003426:	4640      	mov	r0, r8
 8003428:	f7ff fef4 	bl	8003214 <_free_r>
 800342c:	e7e1      	b.n	80033f2 <_realloc_r+0x1e>
 800342e:	4635      	mov	r5, r6
 8003430:	e7df      	b.n	80033f2 <_realloc_r+0x1e>
	...

08003434 <_sbrk_r>:
 8003434:	b538      	push	{r3, r4, r5, lr}
 8003436:	4d06      	ldr	r5, [pc, #24]	; (8003450 <_sbrk_r+0x1c>)
 8003438:	2300      	movs	r3, #0
 800343a:	4604      	mov	r4, r0
 800343c:	4608      	mov	r0, r1
 800343e:	602b      	str	r3, [r5, #0]
 8003440:	f7fd fb4c 	bl	8000adc <_sbrk>
 8003444:	1c43      	adds	r3, r0, #1
 8003446:	d102      	bne.n	800344e <_sbrk_r+0x1a>
 8003448:	682b      	ldr	r3, [r5, #0]
 800344a:	b103      	cbz	r3, 800344e <_sbrk_r+0x1a>
 800344c:	6023      	str	r3, [r4, #0]
 800344e:	bd38      	pop	{r3, r4, r5, pc}
 8003450:	200004e4 	.word	0x200004e4

08003454 <__malloc_lock>:
 8003454:	4801      	ldr	r0, [pc, #4]	; (800345c <__malloc_lock+0x8>)
 8003456:	f000 b811 	b.w	800347c <__retarget_lock_acquire_recursive>
 800345a:	bf00      	nop
 800345c:	200004e8 	.word	0x200004e8

08003460 <__malloc_unlock>:
 8003460:	4801      	ldr	r0, [pc, #4]	; (8003468 <__malloc_unlock+0x8>)
 8003462:	f000 b80c 	b.w	800347e <__retarget_lock_release_recursive>
 8003466:	bf00      	nop
 8003468:	200004e8 	.word	0x200004e8

0800346c <_malloc_usable_size_r>:
 800346c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003470:	1f18      	subs	r0, r3, #4
 8003472:	2b00      	cmp	r3, #0
 8003474:	bfbc      	itt	lt
 8003476:	580b      	ldrlt	r3, [r1, r0]
 8003478:	18c0      	addlt	r0, r0, r3
 800347a:	4770      	bx	lr

0800347c <__retarget_lock_acquire_recursive>:
 800347c:	4770      	bx	lr

0800347e <__retarget_lock_release_recursive>:
 800347e:	4770      	bx	lr

08003480 <_init>:
 8003480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003482:	bf00      	nop
 8003484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003486:	bc08      	pop	{r3}
 8003488:	469e      	mov	lr, r3
 800348a:	4770      	bx	lr

0800348c <_fini>:
 800348c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800348e:	bf00      	nop
 8003490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003492:	bc08      	pop	{r3}
 8003494:	469e      	mov	lr, r3
 8003496:	4770      	bx	lr
