<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Documents and Settings/ns/FPGAScoreBoard/FPGA_ScoreBoard_TOP_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="FPGA_ScoreBoard_TOP_test" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="8" />
   <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/CLK_50MHZ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK_50MHZ</obj_property>
      <obj_property name="ObjectShortName">CLK_50MHZ</obj_property>
   </wvobject>
   <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/RS232_DCE_RXD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RS232_DCE_RXD</obj_property>
      <obj_property name="ObjectShortName">RS232_DCE_RXD</obj_property>
   </wvobject>
   <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/RS232_DCE_TXD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RS232_DCE_TXD</obj_property>
      <obj_property name="ObjectShortName">RS232_DCE_TXD</obj_property>
   </wvobject>
   <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/NF_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">NF_A[7:0]</obj_property>
      <obj_property name="ObjectShortName">NF_A[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/NF_D" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">NF_D[7:0]</obj_property>
      <obj_property name="ObjectShortName">NF_D[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/NF_CE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">NF_CE</obj_property>
      <obj_property name="ObjectShortName">NF_CE</obj_property>
   </wvobject>
   <wvobject fp_name="group28" type="group">
      <obj_property name="label">flash</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_flash_fsm/fb_start" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">fb_start</obj_property>
         <obj_property name="ObjectShortName">fb_start</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_flash_fsm/fb_done" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">fb_done</obj_property>
         <obj_property name="ObjectShortName">fb_done</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_flash_fsm/fl_trg" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">fl_trg</obj_property>
         <obj_property name="ObjectShortName">fl_trg</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_flash_fsm/FL_DATA" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">FL_DATA[7:0]</obj_property>
         <obj_property name="ObjectShortName">FL_DATA[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_flash_fsm/czy_czytamy" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">czy_czytamy</obj_property>
         <obj_property name="ObjectShortName">czy_czytamy</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_flash_fsm/state_fl" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">state_fl[2:0]</obj_property>
         <obj_property name="ObjectShortName">state_fl[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_flash_fsm/tx_trig" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">tx_trig</obj_property>
         <obj_property name="ObjectShortName">tx_trig</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_flash_fsm/addr_tx" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">addr_tx[7:0]</obj_property>
         <obj_property name="ObjectShortName">addr_tx[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_flash_fsm/data_tx" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">data_tx[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_tx[7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group35" type="group">
      <obj_property name="label">tx</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_tx_fsm/tx_trig" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">tx_trig</obj_property>
         <obj_property name="ObjectShortName">tx_trig</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_tx_fsm/addr_tx" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">addr_tx[7:0]</obj_property>
         <obj_property name="ObjectShortName">addr_tx[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_tx_fsm/data_tx" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">data_tx[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_tx[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_tx_fsm/RS_DATAIN" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">RS_DATAIN[7:0]</obj_property>
         <obj_property name="ObjectShortName">RS_DATAIN[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_tx_fsm/RS_TRG_WRITE" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">RS_TRG_WRITE</obj_property>
         <obj_property name="ObjectShortName">RS_TRG_WRITE</obj_property>
      </wvobject>
      <wvobject fp_name="/FPGA_ScoreBoard_TOP_test/top/mgr/m_tx_fsm/state_tx" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">state_tx[2:0]</obj_property>
         <obj_property name="ObjectShortName">state_tx[2:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
