-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Mmap2Stream_Mmap2Stream_Pipeline_VITIS_LOOP_18_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_mmap_AWVALID : OUT STD_LOGIC;
    m_axi_mmap_AWREADY : IN STD_LOGIC;
    m_axi_mmap_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mmap_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mmap_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mmap_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mmap_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mmap_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mmap_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mmap_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mmap_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mmap_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mmap_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mmap_WVALID : OUT STD_LOGIC;
    m_axi_mmap_WREADY : IN STD_LOGIC;
    m_axi_mmap_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mmap_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mmap_WLAST : OUT STD_LOGIC;
    m_axi_mmap_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mmap_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mmap_ARVALID : OUT STD_LOGIC;
    m_axi_mmap_ARREADY : IN STD_LOGIC;
    m_axi_mmap_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mmap_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mmap_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mmap_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mmap_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mmap_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mmap_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mmap_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mmap_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mmap_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mmap_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mmap_RVALID : IN STD_LOGIC;
    m_axi_mmap_RREADY : OUT STD_LOGIC;
    m_axi_mmap_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mmap_RLAST : IN STD_LOGIC;
    m_axi_mmap_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mmap_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_mmap_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mmap_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mmap_BVALID : IN STD_LOGIC;
    m_axi_mmap_BREADY : OUT STD_LOGIC;
    m_axi_mmap_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mmap_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mmap_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_din : OUT STD_LOGIC_VECTOR (32 downto 0);
    stream_full_n : IN STD_LOGIC;
    stream_write : OUT STD_LOGIC;
    sext_ln18 : IN STD_LOGIC_VECTOR (61 downto 0);
    n : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of Mmap2Stream_Mmap2Stream_Pipeline_VITIS_LOOP_18_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln18_reg_141 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln18_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mmap_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal mmap_addr_read_reg_145 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal i_fu_54 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_2_fu_99_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Mmap2Stream_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Mmap2Stream_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_fu_54_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_54 <= ap_const_lv64_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln18_fu_94_p2 = ap_const_lv1_0))) then 
                    i_fu_54 <= i_2_fu_99_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln18_reg_141 <= icmp_ln18_fu_94_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_reg_141 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mmap_addr_read_reg_145 <= m_axi_mmap_RDATA;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, m_axi_mmap_RVALID, icmp_ln18_reg_141, stream_full_n)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln18_reg_141 = ap_const_lv1_0) and (m_axi_mmap_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, m_axi_mmap_RVALID, icmp_ln18_reg_141, stream_full_n)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln18_reg_141 = ap_const_lv1_0) and (m_axi_mmap_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, m_axi_mmap_RVALID, icmp_ln18_reg_141, stream_full_n)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln18_reg_141 = ap_const_lv1_0) and (m_axi_mmap_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(m_axi_mmap_RVALID, icmp_ln18_reg_141)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((icmp_ln18_reg_141 = ap_const_lv1_0) and (m_axi_mmap_RVALID = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(stream_full_n)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (stream_full_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln18_fu_94_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln18_fu_94_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln18_reg_141, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln18_reg_141 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    i_2_fu_99_p2 <= std_logic_vector(unsigned(i_fu_54) + unsigned(ap_const_lv64_1));
    icmp_ln18_fu_94_p2 <= "1" when (i_fu_54 = n) else "0";
    m_axi_mmap_ARADDR <= ap_const_lv64_0;
    m_axi_mmap_ARBURST <= ap_const_lv2_0;
    m_axi_mmap_ARCACHE <= ap_const_lv4_0;
    m_axi_mmap_ARID <= ap_const_lv1_0;
    m_axi_mmap_ARLEN <= ap_const_lv32_0;
    m_axi_mmap_ARLOCK <= ap_const_lv2_0;
    m_axi_mmap_ARPROT <= ap_const_lv3_0;
    m_axi_mmap_ARQOS <= ap_const_lv4_0;
    m_axi_mmap_ARREGION <= ap_const_lv4_0;
    m_axi_mmap_ARSIZE <= ap_const_lv3_0;
    m_axi_mmap_ARUSER <= ap_const_lv1_0;
    m_axi_mmap_ARVALID <= ap_const_logic_0;
    m_axi_mmap_AWADDR <= ap_const_lv64_0;
    m_axi_mmap_AWBURST <= ap_const_lv2_0;
    m_axi_mmap_AWCACHE <= ap_const_lv4_0;
    m_axi_mmap_AWID <= ap_const_lv1_0;
    m_axi_mmap_AWLEN <= ap_const_lv32_0;
    m_axi_mmap_AWLOCK <= ap_const_lv2_0;
    m_axi_mmap_AWPROT <= ap_const_lv3_0;
    m_axi_mmap_AWQOS <= ap_const_lv4_0;
    m_axi_mmap_AWREGION <= ap_const_lv4_0;
    m_axi_mmap_AWSIZE <= ap_const_lv3_0;
    m_axi_mmap_AWUSER <= ap_const_lv1_0;
    m_axi_mmap_AWVALID <= ap_const_logic_0;
    m_axi_mmap_BREADY <= ap_const_logic_0;

    m_axi_mmap_RREADY_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln18_reg_141, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln18_reg_141 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_mmap_RREADY <= ap_const_logic_1;
        else 
            m_axi_mmap_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mmap_WDATA <= ap_const_lv32_0;
    m_axi_mmap_WID <= ap_const_lv1_0;
    m_axi_mmap_WLAST <= ap_const_logic_0;
    m_axi_mmap_WSTRB <= ap_const_lv4_0;
    m_axi_mmap_WUSER <= ap_const_lv1_0;
    m_axi_mmap_WVALID <= ap_const_logic_0;

    mmap_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_mmap_RVALID, icmp_ln18_reg_141, ap_block_pp0_stage0)
    begin
        if (((icmp_ln18_reg_141 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mmap_blk_n_R <= m_axi_mmap_RVALID;
        else 
            mmap_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, stream_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            stream_blk_n <= stream_full_n;
        else 
            stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_din <= (ap_const_lv1_0 & mmap_addr_read_reg_145);

    stream_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            stream_write <= ap_const_logic_1;
        else 
            stream_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
