<stg><name>aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1408" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_round_key_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_round_key_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
newFuncRoot:2 %p_round_key_V_read = read i1408 @_ssdm_op_Read.ap_auto.i1408, i1408 %p_round_key_V

]]></Node>
<StgValue><ssdm name="p_round_key_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i1408 %p_round_key_V_read, i1408 %p_round_key_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i6 4, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:2 %icmp_ln144 = icmp_ult  i6 %i_2, i6 44

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln144 = br i1 %icmp_ln144, void %for.inc92.preheader.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc.split:2 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:3 %add_ln145 = add i11 %shl_ln, i11 2016

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:27 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_2, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:28 %add_ln149 = add i4 %trunc_ln, i4 15

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:29 %zext_ln186_4 = zext i4 %add_ln149

]]></Node>
<StgValue><ssdm name="zext_ln186_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:30 %crypto_aes_rcon_V_addr = getelementptr i8 %crypto_aes_rcon_V, i64 0, i64 %zext_ln186_4

]]></Node>
<StgValue><ssdm name="crypto_aes_rcon_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:31 %crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr

]]></Node>
<StgValue><ssdm name="crypto_aes_rcon_V_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1408" op_0_bw="1408" op_1_bw="0">
<![CDATA[
for.inc92.preheader.exitStub:0 %p_round_key_V_1_load_1 = load i1408 %p_round_key_V_1

]]></Node>
<StgValue><ssdm name="p_round_key_V_1_load_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="1408" op_2_bw="1408">
<![CDATA[
for.inc92.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1408P0A, i1408 %p_round_key_V_1_out, i1408 %p_round_key_V_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
for.inc92.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1408" op_0_bw="1408" op_1_bw="0">
<![CDATA[
for.inc.split:0 %p_round_key_V_1_load = load i1408 %p_round_key_V_1

]]></Node>
<StgValue><ssdm name="p_round_key_V_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1408" op_0_bw="11">
<![CDATA[
for.inc.split:4 %zext_ln145 = zext i11 %add_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:5 %lshr_ln145 = lshr i1408 %p_round_key_V_1_load, i1408 %zext_ln145

]]></Node>
<StgValue><ssdm name="lshr_ln145"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:31 %crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr

]]></Node>
<StgValue><ssdm name="crypto_aes_rcon_V_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:34 %add_ln151 = add i11 %shl_ln, i11 1920

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="1408" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:7 %r_p = partselect i8 @_ssdm_op_PartSelect.i8.i1408.i32.i32, i1408 %lshr_ln145, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="r_p"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc.split:8 %shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %r_p, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2048" op_0_bw="11">
<![CDATA[
for.inc.split:9 %zext_ln186 = zext i11 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
for.inc.split:10 %lshr_ln186 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186

]]></Node>
<StgValue><ssdm name="lshr_ln186"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="2048">
<![CDATA[
for.inc.split:11 %trunc_ln186 = trunc i2048 %lshr_ln186

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="1408">
<![CDATA[
for.inc.split:12 %trunc_ln186_1 = trunc i1408 %lshr_ln145

]]></Node>
<StgValue><ssdm name="trunc_ln186_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc.split:13 %shl_ln186_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln186_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln186_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2048" op_0_bw="11">
<![CDATA[
for.inc.split:14 %zext_ln186_1 = zext i11 %shl_ln186_4

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
for.inc.split:15 %lshr_ln186_1 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="lshr_ln186_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="2048">
<![CDATA[
for.inc.split:16 %trunc_ln186_2 = trunc i2048 %lshr_ln186_1

]]></Node>
<StgValue><ssdm name="trunc_ln186_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="1408" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:17 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i1408.i32.i32, i1408 %lshr_ln145, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc.split:18 %shl_ln186_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln186_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2048" op_0_bw="11">
<![CDATA[
for.inc.split:19 %zext_ln186_2 = zext i11 %shl_ln186_2

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
for.inc.split:20 %lshr_ln186_2 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="lshr_ln186_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="2048">
<![CDATA[
for.inc.split:21 %trunc_ln186_3 = trunc i2048 %lshr_ln186_2

]]></Node>
<StgValue><ssdm name="trunc_ln186_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="1408" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:22 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1408.i32.i32, i1408 %lshr_ln145, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc.split:23 %shl_ln186_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln186_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2048" op_0_bw="11">
<![CDATA[
for.inc.split:24 %zext_ln186_3 = zext i11 %shl_ln186_3

]]></Node>
<StgValue><ssdm name="zext_ln186_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
for.inc.split:25 %lshr_ln186_3 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_3

]]></Node>
<StgValue><ssdm name="lshr_ln186_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="2048">
<![CDATA[
for.inc.split:26 %trunc_ln186_4 = trunc i2048 %lshr_ln186_3

]]></Node>
<StgValue><ssdm name="trunc_ln186_4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:32 %xor_ln1499 = xor i8 %crypto_aes_rcon_V_load, i8 %trunc_ln186_4

]]></Node>
<StgValue><ssdm name="xor_ln1499"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
for.inc.split:33 %p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %xor_ln1499, i8 %trunc_ln186_3, i8 %trunc_ln186_2, i8 %trunc_ln186

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1408" op_0_bw="11">
<![CDATA[
for.inc.split:35 %zext_ln1499 = zext i11 %add_ln151

]]></Node>
<StgValue><ssdm name="zext_ln1499"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:36 %lshr_ln1499 = lshr i1408 %p_round_key_V_1_load, i1408 %zext_ln1499

]]></Node>
<StgValue><ssdm name="lshr_ln1499"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1408">
<![CDATA[
for.inc.split:37 %lhs_V = trunc i1408 %lshr_ln1499

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:38 %ret_V_4 = xor i32 %lhs_V, i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1408" op_0_bw="11">
<![CDATA[
for.inc.split:39 %zext_ln151 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:40 %shl_ln151 = shl i1408 4294967295, i1408 %zext_ln151

]]></Node>
<StgValue><ssdm name="shl_ln151"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:41 %xor_ln151 = xor i1408 %shl_ln151, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255

]]></Node>
<StgValue><ssdm name="xor_ln151"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:42 %and_ln151 = and i1408 %p_round_key_V_1_load, i1408 %xor_ln151

]]></Node>
<StgValue><ssdm name="and_ln151"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1408" op_0_bw="32">
<![CDATA[
for.inc.split:43 %zext_ln151_1 = zext i32 %ret_V_4

]]></Node>
<StgValue><ssdm name="zext_ln151_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:44 %shl_ln151_1 = shl i1408 %zext_ln151_1, i1408 %zext_ln151

]]></Node>
<StgValue><ssdm name="shl_ln151_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:45 %or_ln151 = or i1408 %and_ln151, i1408 %shl_ln151_1

]]></Node>
<StgValue><ssdm name="or_ln151"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:46 %add_ln152 = add i11 %shl_ln, i11 1952

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1408" op_0_bw="11">
<![CDATA[
for.inc.split:47 %zext_ln1499_1 = zext i11 %add_ln152

]]></Node>
<StgValue><ssdm name="zext_ln1499_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:48 %lshr_ln1499_1 = lshr i1408 %or_ln151, i1408 %zext_ln1499_1

]]></Node>
<StgValue><ssdm name="lshr_ln1499_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1408">
<![CDATA[
for.inc.split:49 %lhs_V_1 = trunc i1408 %lshr_ln1499_1

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:50 %ret_V_5 = xor i32 %lhs_V_1, i32 %ret_V_4

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:51 %or_ln152 = or i11 %shl_ln, i11 32

]]></Node>
<StgValue><ssdm name="or_ln152"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1408" op_0_bw="11">
<![CDATA[
for.inc.split:52 %zext_ln152 = zext i11 %or_ln152

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:53 %shl_ln152 = shl i1408 4294967295, i1408 %zext_ln152

]]></Node>
<StgValue><ssdm name="shl_ln152"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:54 %xor_ln152 = xor i1408 %shl_ln152, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255

]]></Node>
<StgValue><ssdm name="xor_ln152"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:55 %and_ln152 = and i1408 %or_ln151, i1408 %xor_ln152

]]></Node>
<StgValue><ssdm name="and_ln152"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1408" op_0_bw="32">
<![CDATA[
for.inc.split:56 %zext_ln152_1 = zext i32 %ret_V_5

]]></Node>
<StgValue><ssdm name="zext_ln152_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:57 %shl_ln152_1 = shl i1408 %zext_ln152_1, i1408 %zext_ln152

]]></Node>
<StgValue><ssdm name="shl_ln152_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:58 %or_ln152_1 = or i1408 %and_ln152, i1408 %shl_ln152_1

]]></Node>
<StgValue><ssdm name="or_ln152_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:59 %add_ln153 = add i11 %shl_ln, i11 1984

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1408" op_0_bw="11">
<![CDATA[
for.inc.split:60 %zext_ln1499_2 = zext i11 %add_ln153

]]></Node>
<StgValue><ssdm name="zext_ln1499_2"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:61 %lshr_ln1499_2 = lshr i1408 %or_ln152_1, i1408 %zext_ln1499_2

]]></Node>
<StgValue><ssdm name="lshr_ln1499_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1408">
<![CDATA[
for.inc.split:62 %lhs_V_2 = trunc i1408 %lshr_ln1499_2

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:63 %ret_V_6 = xor i32 %lhs_V_2, i32 %ret_V_5

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="86" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:64 %add_ln153_1 = add i11 %or_ln152, i11 32

]]></Node>
<StgValue><ssdm name="add_ln153_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1408" op_0_bw="11">
<![CDATA[
for.inc.split:65 %zext_ln153 = zext i11 %add_ln153_1

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:66 %shl_ln153 = shl i1408 4294967295, i1408 %zext_ln153

]]></Node>
<StgValue><ssdm name="shl_ln153"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:67 %xor_ln153 = xor i1408 %shl_ln153, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255

]]></Node>
<StgValue><ssdm name="xor_ln153"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:68 %and_ln153 = and i1408 %or_ln152_1, i1408 %xor_ln153

]]></Node>
<StgValue><ssdm name="and_ln153"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1408" op_0_bw="32">
<![CDATA[
for.inc.split:69 %zext_ln153_1 = zext i32 %ret_V_6

]]></Node>
<StgValue><ssdm name="zext_ln153_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:70 %shl_ln153_1 = shl i1408 %zext_ln153_1, i1408 %zext_ln153

]]></Node>
<StgValue><ssdm name="shl_ln153_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:71 %or_ln153 = or i1408 %and_ln153, i1408 %shl_ln153_1

]]></Node>
<StgValue><ssdm name="or_ln153"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:73 %or_ln154 = or i11 %shl_ln, i11 96

]]></Node>
<StgValue><ssdm name="or_ln154"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1408" op_0_bw="11">
<![CDATA[
for.inc.split:74 %zext_ln154 = zext i11 %or_ln154

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:75 %shl_ln154 = shl i1408 4294967295, i1408 %zext_ln154

]]></Node>
<StgValue><ssdm name="shl_ln154"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:76 %xor_ln154 = xor i1408 %shl_ln154, i1408 7083271603906078757501937199839970337237042072752024044272935252133021449487672037753077279976540494138725768234495819230178699615482523444525217326451885295083794903354995236859949814158861106339793498427520403285563504697437506153794873484561573759163876734171825622767620957924878367969185009358384129424236514293956457858505582263102570156257796764049361854053114869322098725721757629614488965634874516982012228724064255

]]></Node>
<StgValue><ssdm name="xor_ln154"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:77 %and_ln154 = and i1408 %or_ln153, i1408 %xor_ln154

]]></Node>
<StgValue><ssdm name="and_ln154"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:81 %add_ln144 = add i6 %i_2, i6 4

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:83 %store_ln144 = store i6 %add_ln144, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="1408">
<![CDATA[
for.inc.split:6 %temp_V = trunc i1408 %lshr_ln145

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:72 %ret_V = xor i32 %ret_V_6, i32 %temp_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1408" op_0_bw="32">
<![CDATA[
for.inc.split:78 %zext_ln154_1 = zext i32 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln154_1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:79 %shl_ln154_1 = shl i1408 %zext_ln154_1, i1408 %zext_ln154

]]></Node>
<StgValue><ssdm name="shl_ln154_1"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1408" op_0_bw="1408" op_1_bw="1408">
<![CDATA[
for.inc.split:80 %p_round_key_V_2 = or i1408 %and_ln154, i1408 %shl_ln154_1

]]></Node>
<StgValue><ssdm name="p_round_key_V_2"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1408" op_1_bw="1408" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:82 %store_ln144 = store i1408 %p_round_key_V_2, i1408 %p_round_key_V_1

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:84 %br_ln144 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
