Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\hex2sseg.vhd" into library work
Parsing entity <hex2sseg>.
Parsing architecture <Behavioral> of entity <hex2sseg>.
Parsing VHDL file "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\filtrwr.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\fifo_mem.vhd" into library work
Parsing entity <fifomem>.
Parsing architecture <Behavioral> of entity <fifomem>.
Parsing VHDL file "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\fifo_ctrl.vhd" into library work
Parsing entity <fifo_ctrl>.
Parsing architecture <Behavioral> of entity <fifo_ctrl>.
Parsing VHDL file "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\displ_7seg.vhd" into library work
Parsing entity <displ_7seg>.
Parsing architecture <Behavioral> of entity <displ_7seg>.
Parsing VHDL file "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce> (architecture <Behavioral>) from library <work>.

Elaborating entity <fifo_ctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <fifomem> (architecture <Behavioral>) from library <work>.

Elaborating entity <displ_7seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <hex2sseg> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\top.vhd".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\filtrwr.vhd".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <fifo_ctrl>.
    Related source file is "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\fifo_ctrl.vhd".
    Found 3-bit register for signal <wrincCount>.
    Found 3-bit register for signal <rdincCount>.
    Found 3-bit adder for signal <rdincCount[2]_GND_7_o_add_1_OUT> created at line 29.
    Found 3-bit adder for signal <wrincCount[2]_GND_7_o_add_2_OUT> created at line 32.
WARNING:Xst:737 - Found 1-bit latch for signal <full>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <empty>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator greater for signal <rdincCount[2]_wrincCount[2]_LessThan_1_o> created at line 28
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <fifo_ctrl> synthesized.

Synthesizing Unit <fifomem>.
    Related source file is "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\fifo_mem.vhd".
    Found 8-bit register for signal <reg0>.
    Found 8-bit register for signal <reg1>.
    Found 8-bit register for signal <reg2>.
    Found 8-bit register for signal <reg3>.
    Found 8-bit register for signal <reg4>.
    Found 8-bit register for signal <reg5>.
    Found 8-bit register for signal <reg6>.
    Found 8-bit register for signal <reg7>.
    Found 3-bit register for signal <rdptr>.
    Found 3-bit register for signal <wrptr>.
    Found 3-bit adder for signal <wrptr[2]_GND_10_o_add_0_OUT> created at line 34.
    Found 3-bit adder for signal <rdptr[2]_GND_10_o_add_4_OUT> created at line 46.
    Found 8x8-bit Read Only RAM for signal <dcd3to8>
    Found 8-bit 8-to-1 multiplexer for signal <muxOut> created at line 102.
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 115
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 115
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 115
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 115
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 115
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 115
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 115
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 115
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <fifomem> synthesized.

Synthesizing Unit <displ_7seg>.
    Related source file is "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\displ_7seg.vhd".
    Found 11-bit register for signal <cntdiv>.
    Found 11-bit adder for signal <cntdiv[10]_GND_19_o_add_0_OUT> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <segdata[3]_data[3]_MUX_69_o> created at line 42.
    Found 1-bit 4-to-1 multiplexer for signal <segdata[3]_data[2]_MUX_73_o> created at line 42.
    Found 1-bit 4-to-1 multiplexer for signal <segdata[3]_data[1]_MUX_77_o> created at line 42.
    Found 1-bit 4-to-1 multiplexer for signal <segdata[3]_data[0]_MUX_81_o> created at line 42.
WARNING:Xst:737 - Found 1-bit latch for signal <an<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <an<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <an<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <an<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   7 Multiplexer(s).
Unit <displ_7seg> synthesized.

Synthesizing Unit <hex2sseg>.
    Related source file is "C:\Users\student\Documents\30431\MariaB\Lab5\FIFO\hex2sseg.vhd".
    Found 16x7-bit Read Only RAM for signal <sseg>
    Summary:
	inferred   1 RAM(s).
Unit <hex2sseg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 11-bit adder                                          : 1
 3-bit adder                                           : 4
# Registers                                            : 19
 1-bit register                                        : 6
 11-bit register                                       : 1
 3-bit register                                        : 4
 8-bit register                                        : 8
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 4
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# Xors                                                 : 1
 3-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <displ_7seg>.
The following registers are absorbed into counter <cntdiv>: 1 register on signal <cntdiv>.
Unit <displ_7seg> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_ctrl>.
The following registers are absorbed into counter <wrincCount>: 1 register on signal <wrincCount>.
The following registers are absorbed into counter <rdincCount>: 1 register on signal <rdincCount>.
Unit <fifo_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <fifomem>.
The following registers are absorbed into counter <rdptr>: 1 register on signal <rdptr>.
The following registers are absorbed into counter <wrptr>: 1 register on signal <wrptr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dcd3to8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wrptr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dcd3to8>       |          |
    -----------------------------------------------------------------------
Unit <fifomem> synthesized (advanced).

Synthesizing (advanced) Unit <hex2sseg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sseg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sseg>          |          |
    -----------------------------------------------------------------------
Unit <hex2sseg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 5
 11-bit up counter                                     : 1
 3-bit up counter                                      : 4
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 4
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 3-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    an_1 in unit <displ_7seg>
    an_0 in unit <displ_7seg>
    an_2 in unit <displ_7seg>
    an_3 in unit <displ_7seg>
    empty in unit <fifo_ctrl>

WARNING:Xst:2042 - Unit fifomem: 8 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>.

Optimizing unit <top> ...

Optimizing unit <fifomem> ...

Optimizing unit <fifo_ctrl> ...

Optimizing unit <displ_7seg> ...
INFO:Xst:2261 - The FF/Latch <fifo_mem/rdptr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <fifo_mem/wrptr_0> 
INFO:Xst:2261 - The FF/Latch <fifo_mem/rdptr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <fifo_mem/wrptr_1> 
INFO:Xst:2261 - The FF/Latch <fifo_mem/rdptr_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <fifo_mem/wrptr_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
FlipFlop fifo_mem/rdptr_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 169
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 10
#      LUT2                        : 6
#      LUT3                        : 13
#      LUT4                        : 10
#      LUT5                        : 66
#      LUT6                        : 29
#      MUXCY                       : 10
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 97
#      FDC                         : 11
#      FDCE                        : 70
#      FDR                         : 6
#      FDRE                        : 4
#      LD                          : 5
#      LDCE_1                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 11
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              91  out of  18224     0%  
 Number of Slice LUTs:                  137  out of   9112     1%  
    Number used as Logic:               137  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    142
   Number with an unused Flip Flop:      51  out of    142    35%  
   Number with an unused LUT:             5  out of    142     3%  
   Number of fully used LUT-FF pairs:    86  out of    142    60%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    232    10%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                              | Clock buffer(FF name)  | Load  |
------------------------------------------------------------------------------------------+------------------------+-------+
clk                                                                                       | BUFGP                  | 91    |
fifoCtrl/wrincCount[2]_GND_7_o_equal_12_o(fifoCtrl/wrincCount[2]_GND_7_o_equal_12_o<2>1:O)| NONE(*)(fifoCtrl/full) | 1     |
fifoCtrl/empty_G(fifoCtrl/empty_G:O)                                                      | NONE(*)(fifoCtrl/empty)| 1     |
N1                                                                                        | NONE(diplay/an_1)      | 4     |
------------------------------------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.163ns (Maximum Frequency: 240.211MHz)
   Minimum input arrival time before clock: 3.925ns
   Maximum output required time after clock: 9.877ns
   Maximum combinational path delay: 8.631ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.163ns (frequency: 240.211MHz)
  Total number of paths / destination ports: 594 / 159
-------------------------------------------------------------------------
Delay:               4.163ns (Levels of Logic = 3)
  Source:            fifoCtrl/rdincCount_0 (FF)
  Destination:       fifoCtrl/wrincCount_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: fifoCtrl/rdincCount_0 to fifoCtrl/wrincCount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.525   1.438  fifoCtrl/rdincCount_0 (fifoCtrl/rdincCount_0)
     LUT5:I0->O            1   0.254   0.682  fifoCtrl/wrincCount_1_dpot_SW0 (N20)
     LUT6:I5->O            1   0.254   0.682  fifoCtrl/wrincCount_1_dpot (fifoCtrl/wrincCount_1_dpot)
     LUT4:I3->O            1   0.254   0.000  fifoCtrl/wrincCount_1_dpot1 (fifoCtrl/wrincCount_1_dpot1)
     FDCE:D                    0.074          fifoCtrl/wrincCount_1
    ----------------------------------------
    Total                      4.163ns (1.361ns logic, 2.802ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 157 / 157
-------------------------------------------------------------------------
Offset:              3.925ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       filtrwr/Q3 (FF)
  Destination Clock: clk rising

  Data Path: rst to filtrwr/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            91   1.328   2.138  rst_IBUF (rst_IBUF)
     FDR:R                     0.459          filtrwr/Q1
    ----------------------------------------
    Total                      3.925ns (1.787ns logic, 2.138ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 896 / 7
-------------------------------------------------------------------------
Offset:              9.877ns (Levels of Logic = 5)
  Source:            fifo_mem/rdptr_1 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      clk rising

  Data Path: fifo_mem/rdptr_1 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            82   0.525   2.524  fifo_mem/rdptr_1 (fifo_mem/rdptr_1)
     LUT6:I0->O            1   0.254   0.000  fifo_mem/Mmux_muxOut_3 (fifo_mem/Mmux_muxOut_3)
     MUXF7:I1->O           1   0.175   1.112  fifo_mem/Mmux_muxOut_2_f7 (fifo_mem/muxOut<0>)
     LUT6:I1->O            7   0.254   1.186  diplay/Mmux_segdata[3]_data[0]_MUX_81_o1 (diplay/segdata[3]_data[0]_MUX_81_o)
     LUT4:I0->O            1   0.254   0.681  diplay/hex2sseg_u/Mram_sseg21 (sseg_2_OBUF)
     OBUF:I->O                 2.912          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                      9.877ns (4.374ns logic, 5.503ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fifoCtrl/empty_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            fifoCtrl/empty (LATCH)
  Destination:       empty (PAD)
  Source Clock:      fifoCtrl/empty_G falling

  Data Path: fifoCtrl/empty to empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  fifoCtrl/empty (fifoCtrl/empty)
     OBUF:I->O                 2.912          empty_OBUF (empty)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fifoCtrl/wrincCount[2]_GND_7_o_equal_12_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            fifoCtrl/full (LATCH)
  Destination:       full (PAD)
  Source Clock:      fifoCtrl/wrincCount[2]_GND_7_o_equal_12_o rising

  Data Path: fifoCtrl/full to full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           1   0.581   0.681  fifoCtrl/full (fifoCtrl/full)
     OBUF:I->O                 2.912          full_OBUF (full)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Delay:               8.631ns (Levels of Logic = 5)
  Source:            dataIn<1> (PAD)
  Destination:       sseg<6> (PAD)

  Data Path: dataIn<1> to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   1.084  dataIn_1_IBUF (dataIn_1_IBUF)
     LUT3:I1->O            1   0.250   0.682  diplay/Mmux_segdata[3]_data[1]_MUX_77_o1_SW0 (N8)
     LUT6:I5->O            7   0.254   1.186  diplay/Mmux_segdata[3]_data[1]_MUX_77_o1 (diplay/segdata[3]_data[1]_MUX_77_o)
     LUT4:I0->O            1   0.254   0.681  diplay/hex2sseg_u/Mram_sseg31 (sseg_3_OBUF)
     OBUF:I->O                 2.912          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                      8.631ns (4.998ns logic, 3.633ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.163|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fifoCtrl/empty_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.503|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fifoCtrl/wrincCount[2]_GND_7_o_equal_12_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.527|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.40 secs
 
--> 

Total memory usage is 183956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    6 (   0 filtered)

