Determining the location of the ModelSim executable...

Using: /opt/intelFPGA/16.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off normips -c normips --vector_source="/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/Waveform85.vwf" --testbench_file="/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/simulation/qsim/Waveform85.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Mon Jun 26 17:11:17 2017Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off normips -c normips --vector_source=/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/Waveform85.vwf --testbench_file=/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/simulation/qsim/Waveform85.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
NSTRUCAO_TEST[11]" in vector source file when writing test bench files
" in vector source file when writing test bench files
Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
sed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/simulation/qsim/" normips -c normips

Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel MegaCore Function License Agreement, or other     Info: applicable license agreement, including, without limitation,     Info: that your use is for the sole purpose of programming logic     Info: devices manufactured by Intel and sold by Intel or its     Info: authorized distributors.  Please refer to the applicable     Info: agreement for further details.    Info: Processing started: Mon Jun 26 17:11:19 2017Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/simulation/qsim/ normips -c normipsWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file normips.vo in folder "/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1057 megabytes    Info: Processing ended: Mon Jun 26 17:11:20 2017    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/simulation/qsim/normips.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA/16.1/modelsim_ase/linuxaloem/vsim -c -do normips.do

Reading pref.tcl
# 10.5b
# do normips.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:22 on Jun 26,2017# vlog -work work normips.vo 
# -- Compiling module normips
# -- Compiling module hard_block
# # Top level modules:# 	normips
# End time: 17:11:23 on Jun 26,2017, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:23 on Jun 26,2017# vlog -work work Waveform85.vwf.vt 
# -- Compiling module normips_vlg_vec_tst
# 
# Top level modules:# 	normips_vlg_vec_tst
# End time: 17:11:23 on Jun 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.normips_vlg_vec_tst # Start time: 17:11:23 on Jun 26,2017# Loading work.normips_vlg_vec_tst# Loading work.normips# Loading work.hard_block# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_clkctrl# Loading cycloneive_ver.cycloneive_mux41# Loading cycloneive_ver.cycloneive_ena_reg# Loading cycloneive_ver.cycloneive_lcell_comb# Loading altera_ver.dffeas# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Waveform85.vwf.vt(67)#    Time: 1 us  Iteration: 0  Instance: /normips_vlg_vec_tst
# End time: 17:11:24 on Jun 26,2017, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/Waveform85.vwf...

Reading /home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/simulation/qsim/normips.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home-local/aluno/aoc/projeto_bruno2307/projeto_bruno/simulation/qsim/normips_20170626171125.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.