<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › mm › c-r4k.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>c-r4k.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996 David S. Miller (davem@davemloft.net)</span>
<span class="cm"> * Copyright (C) 1997, 1998, 1999, 2000, 2001, 2002 Ralf Baechle (ralf@gnu.org)</span>
<span class="cm"> * Copyright (C) 1999, 2000 Silicon Graphics, Inc.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/hardirq.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/highmem.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/linkage.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/bcache.h&gt;</span>
<span class="cp">#include &lt;asm/bootinfo.h&gt;</span>
<span class="cp">#include &lt;asm/cache.h&gt;</span>
<span class="cp">#include &lt;asm/cacheops.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/cpu-features.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/r4kcache.h&gt;</span>
<span class="cp">#include &lt;asm/sections.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/war.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt; </span><span class="cm">/* for run_uncached() */</span><span class="cp"></span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Special Variant of smp_call_function for use by cache functions:</span>
<span class="cm"> *</span>
<span class="cm"> *  o No return value</span>
<span class="cm"> *  o collapses to normal function call on UP kernels</span>
<span class="cm"> *  o collapses to normal function call on systems with a single shared</span>
<span class="cm"> *    primary cache.</span>
<span class="cm"> *  o doesn&#39;t disable interrupts on the local CPU</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">r4k_on_each_cpu</span><span class="p">(</span><span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">func</span><span class="p">)</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">preempt_disable</span><span class="p">();</span>

<span class="cp">#if !defined(CONFIG_MIPS_MT_SMP) &amp;&amp; !defined(CONFIG_MIPS_MT_SMTC)</span>
	<span class="n">smp_call_function</span><span class="p">(</span><span class="n">func</span><span class="p">,</span> <span class="n">info</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">func</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="n">preempt_enable</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_MIPS_CMP)</span>
<span class="cp">#define cpu_has_safe_index_cacheops 0</span>
<span class="cp">#else</span>
<span class="cp">#define cpu_has_safe_index_cacheops 1</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Must die.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icache_size</span> <span class="n">__read_mostly</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dcache_size</span> <span class="n">__read_mostly</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">scache_size</span> <span class="n">__read_mostly</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Dummy cache handling routines for machines without boardcaches</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">cache_noop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">bcache_ops</span> <span class="n">no_sc_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bc_enable</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bc_disable</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bc_wback_inv</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bc_inv</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">bcache_ops</span> <span class="o">*</span><span class="n">bcops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">no_sc_ops</span><span class="p">;</span>

<span class="cp">#define cpu_is_r4600_v1_x()	((read_c0_prid() &amp; 0xfffffff0) == 0x00002010)</span>
<span class="cp">#define cpu_is_r4600_v2_x()	((read_c0_prid() &amp; 0xfffffff0) == 0x00002020)</span>

<span class="cp">#define R4600_HIT_CACHEOP_WAR_IMPL					\</span>
<span class="cp">do {									\</span>
<span class="cp">	if (R4600_V2_HIT_CACHEOP_WAR &amp;&amp; cpu_is_r4600_v2_x())		\</span>
<span class="cp">		*(volatile unsigned long *)CKSEG1;			\</span>
<span class="cp">	if (R4600_V1_HIT_CACHEOP_WAR)					\</span>
<span class="cp">		__asm__ __volatile__(&quot;nop;nop;nop;nop&quot;);		\</span>
<span class="cp">} while (0)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">r4k_blast_dcache_page</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">r4k_blast_dcache_page_dc32</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">R4600_HIT_CACHEOP_WAR_IMPL</span><span class="p">;</span>
	<span class="n">blast_dcache32_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">r4k_blast_dcache_page_dc64</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">R4600_HIT_CACHEOP_WAR_IMPL</span><span class="p">;</span>
	<span class="n">blast_dcache64_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_blast_dcache_page_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>  <span class="n">dc_lsize</span> <span class="o">=</span> <span class="n">cpu_dcache_line_size</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache_page</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache_page</span> <span class="o">=</span> <span class="n">blast_dcache16_page</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache_page</span> <span class="o">=</span> <span class="n">r4k_blast_dcache_page_dc32</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache_page</span> <span class="o">=</span> <span class="n">r4k_blast_dcache_page_dc64</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span> <span class="n">r4k_blast_dcache_page_indexed</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_blast_dcache_page_indexed_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dc_lsize</span> <span class="o">=</span> <span class="n">cpu_dcache_line_size</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache_page_indexed</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache_page_indexed</span> <span class="o">=</span> <span class="n">blast_dcache16_page_indexed</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache_page_indexed</span> <span class="o">=</span> <span class="n">blast_dcache32_page_indexed</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache_page_indexed</span> <span class="o">=</span> <span class="n">blast_dcache64_page_indexed</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span> <span class="n">r4k_blast_dcache</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_blast_dcache_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dc_lsize</span> <span class="o">=</span> <span class="n">cpu_dcache_line_size</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache</span> <span class="o">=</span> <span class="n">blast_dcache16</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache</span> <span class="o">=</span> <span class="n">blast_dcache32</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache</span> <span class="o">=</span> <span class="n">blast_dcache64</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* force code alignment (used for TX49XX_ICACHE_INDEX_INV_WAR) */</span>
<span class="cp">#define JUMP_TO_ALIGN(order) \</span>
<span class="cp">	__asm__ __volatile__( \</span>
<span class="cp">		&quot;b\t1f\n\t&quot; \</span>
<span class="cp">		&quot;.align\t&quot; #order &quot;\n\t&quot; \</span>
<span class="cp">		&quot;1:\n\t&quot; \</span>
<span class="cp">		)</span>
<span class="cp">#define CACHE32_UNROLL32_ALIGN	JUMP_TO_ALIGN(10) </span><span class="cm">/* 32 * 32 = 1024 */</span><span class="cp"></span>
<span class="cp">#define CACHE32_UNROLL32_ALIGN2	JUMP_TO_ALIGN(11)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">blast_r4600_v1_icache32</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">blast_icache32</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx49_blast_icache32</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span> <span class="o">=</span> <span class="n">INDEX_BASE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">waysize</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ws_inc</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ws_end</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">&lt;&lt;</span>
	                       <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ws</span><span class="p">,</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">CACHE32_UNROLL32_ALIGN2</span><span class="p">;</span>
	<span class="cm">/* I&#39;m in even chunk.  blast odd chunks */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ws</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ws</span> <span class="o">&lt;</span> <span class="n">ws_end</span><span class="p">;</span> <span class="n">ws</span> <span class="o">+=</span> <span class="n">ws_inc</span><span class="p">)</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="mh">0x400</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x400</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">cache32_unroll32</span><span class="p">(</span><span class="n">addr</span><span class="o">|</span><span class="n">ws</span><span class="p">,</span> <span class="n">Index_Invalidate_I</span><span class="p">);</span>
	<span class="n">CACHE32_UNROLL32_ALIGN</span><span class="p">;</span>
	<span class="cm">/* I&#39;m in odd chunk.  blast even chunks */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ws</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ws</span> <span class="o">&lt;</span> <span class="n">ws_end</span><span class="p">;</span> <span class="n">ws</span> <span class="o">+=</span> <span class="n">ws_inc</span><span class="p">)</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x400</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">cache32_unroll32</span><span class="p">(</span><span class="n">addr</span><span class="o">|</span><span class="n">ws</span><span class="p">,</span> <span class="n">Index_Invalidate_I</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">blast_icache32_r4600_v1_page_indexed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">blast_icache32_page_indexed</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tx49_blast_icache32_page_indexed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">indexmask</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span> <span class="o">=</span> <span class="n">INDEX_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">page</span> <span class="o">&amp;</span> <span class="n">indexmask</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ws_inc</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ws_end</span> <span class="o">=</span> <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">&lt;&lt;</span>
	                       <span class="n">current_cpu_data</span><span class="p">.</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ws</span><span class="p">,</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">CACHE32_UNROLL32_ALIGN2</span><span class="p">;</span>
	<span class="cm">/* I&#39;m in even chunk.  blast odd chunks */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ws</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ws</span> <span class="o">&lt;</span> <span class="n">ws_end</span><span class="p">;</span> <span class="n">ws</span> <span class="o">+=</span> <span class="n">ws_inc</span><span class="p">)</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="mh">0x400</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x400</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">cache32_unroll32</span><span class="p">(</span><span class="n">addr</span><span class="o">|</span><span class="n">ws</span><span class="p">,</span> <span class="n">Index_Invalidate_I</span><span class="p">);</span>
	<span class="n">CACHE32_UNROLL32_ALIGN</span><span class="p">;</span>
	<span class="cm">/* I&#39;m in odd chunk.  blast even chunks */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ws</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ws</span> <span class="o">&lt;</span> <span class="n">ws_end</span><span class="p">;</span> <span class="n">ws</span> <span class="o">+=</span> <span class="n">ws_inc</span><span class="p">)</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x400</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">cache32_unroll32</span><span class="p">(</span><span class="n">addr</span><span class="o">|</span><span class="n">ws</span><span class="p">,</span> <span class="n">Index_Invalidate_I</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span> <span class="n">r4k_blast_icache_page</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_blast_icache_page_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ic_lsize</span> <span class="o">=</span> <span class="n">cpu_icache_line_size</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">r4k_blast_icache_page</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">r4k_blast_icache_page</span> <span class="o">=</span> <span class="n">blast_icache16_page</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">r4k_blast_icache_page</span> <span class="o">=</span> <span class="n">blast_icache32_page</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">r4k_blast_icache_page</span> <span class="o">=</span> <span class="n">blast_icache64_page</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span> <span class="n">r4k_blast_icache_page_indexed</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_blast_icache_page_indexed_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ic_lsize</span> <span class="o">=</span> <span class="n">cpu_icache_line_size</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">r4k_blast_icache_page_indexed</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">r4k_blast_icache_page_indexed</span> <span class="o">=</span> <span class="n">blast_icache16_page_indexed</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">R4600_V1_INDEX_ICACHEOP_WAR</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_is_r4600_v1_x</span><span class="p">())</span>
			<span class="n">r4k_blast_icache_page_indexed</span> <span class="o">=</span>
				<span class="n">blast_icache32_r4600_v1_page_indexed</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">TX49XX_ICACHE_INDEX_INV_WAR</span><span class="p">)</span>
			<span class="n">r4k_blast_icache_page_indexed</span> <span class="o">=</span>
				<span class="n">tx49_blast_icache32_page_indexed</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">r4k_blast_icache_page_indexed</span> <span class="o">=</span>
				<span class="n">blast_icache32_page_indexed</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">r4k_blast_icache_page_indexed</span> <span class="o">=</span> <span class="n">blast_icache64_page_indexed</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span> <span class="n">r4k_blast_icache</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_blast_icache_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ic_lsize</span> <span class="o">=</span> <span class="n">cpu_icache_line_size</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">r4k_blast_icache</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">r4k_blast_icache</span> <span class="o">=</span> <span class="n">blast_icache16</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">R4600_V1_INDEX_ICACHEOP_WAR</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_is_r4600_v1_x</span><span class="p">())</span>
			<span class="n">r4k_blast_icache</span> <span class="o">=</span> <span class="n">blast_r4600_v1_icache32</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">TX49XX_ICACHE_INDEX_INV_WAR</span><span class="p">)</span>
			<span class="n">r4k_blast_icache</span> <span class="o">=</span> <span class="n">tx49_blast_icache32</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">r4k_blast_icache</span> <span class="o">=</span> <span class="n">blast_icache32</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">r4k_blast_icache</span> <span class="o">=</span> <span class="n">blast_icache64</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span> <span class="n">r4k_blast_scache_page</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_blast_scache_page_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sc_lsize</span> <span class="o">=</span> <span class="n">cpu_scache_line_size</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">scache_size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page</span> <span class="o">=</span> <span class="n">blast_scache16_page</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page</span> <span class="o">=</span> <span class="n">blast_scache32_page</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page</span> <span class="o">=</span> <span class="n">blast_scache64_page</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">128</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page</span> <span class="o">=</span> <span class="n">blast_scache128_page</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span> <span class="n">r4k_blast_scache_page_indexed</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_blast_scache_page_indexed_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sc_lsize</span> <span class="o">=</span> <span class="n">cpu_scache_line_size</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">scache_size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page_indexed</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page_indexed</span> <span class="o">=</span> <span class="n">blast_scache16_page_indexed</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page_indexed</span> <span class="o">=</span> <span class="n">blast_scache32_page_indexed</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page_indexed</span> <span class="o">=</span> <span class="n">blast_scache64_page_indexed</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">128</span><span class="p">)</span>
		<span class="n">r4k_blast_scache_page_indexed</span> <span class="o">=</span> <span class="n">blast_scache128_page_indexed</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span> <span class="n">r4k_blast_scache</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_blast_scache_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sc_lsize</span> <span class="o">=</span> <span class="n">cpu_scache_line_size</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">scache_size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">r4k_blast_scache</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">r4k_blast_scache</span> <span class="o">=</span> <span class="n">blast_scache16</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">r4k_blast_scache</span> <span class="o">=</span> <span class="n">blast_scache32</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">r4k_blast_scache</span> <span class="o">=</span> <span class="n">blast_scache64</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sc_lsize</span> <span class="o">==</span> <span class="mi">128</span><span class="p">)</span>
		<span class="n">r4k_blast_scache</span> <span class="o">=</span> <span class="n">blast_scache128</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">local_r4k___flush_cache_all</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span> <span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_CPU_LOONGSON2)</span>
	<span class="n">r4k_blast_scache</span><span class="p">();</span>
	<span class="k">return</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">r4k_blast_dcache</span><span class="p">();</span>
	<span class="n">r4k_blast_icache</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_R4000SC</span>:
	<span class="k">case</span> <span class="n">CPU_R4000MC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400SC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400MC</span>:
	<span class="k">case</span> <span class="n">CPU_R10000</span>:
	<span class="k">case</span> <span class="n">CPU_R12000</span>:
	<span class="k">case</span> <span class="n">CPU_R14000</span>:
		<span class="n">r4k_blast_scache</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k___flush_cache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r4k_on_each_cpu</span><span class="p">(</span><span class="n">local_r4k___flush_cache_all</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">has_valid_asid</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_MIPS_MT_SMP) || defined(CONFIG_MIPS_MT_SMTC)</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">i</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">mm</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="n">cpu_context</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">mm</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k__flush_cache_vmap</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r4k_blast_dcache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k__flush_cache_vunmap</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r4k_blast_dcache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">local_r4k_flush_cache_range</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span> <span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">exec</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">has_valid_asid</span><span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">r4k_blast_dcache</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">exec</span><span class="p">)</span>
		<span class="n">r4k_blast_icache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_flush_cache_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">exec</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_dc_aliases</span> <span class="o">||</span> <span class="p">(</span><span class="n">exec</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">cpu_has_ic_fills_f_dc</span><span class="p">))</span>
		<span class="n">r4k_on_each_cpu</span><span class="p">(</span><span class="n">local_r4k_flush_cache_range</span><span class="p">,</span> <span class="n">vma</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">local_r4k_flush_cache_mm</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span> <span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">has_valid_asid</span><span class="p">(</span><span class="n">mm</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Kludge alert.  For obscure reasons R4000SC and R4400SC go nuts if we</span>
<span class="cm">	 * only flush the primary caches but R10000 and R12000 behave sane ...</span>
<span class="cm">	 * R4000SC and R4400SC indexed S-cache ops also invalidate primary</span>
<span class="cm">	 * caches, so we can bail out early.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_R4000SC</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_R4000MC</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_R4400SC</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_R4400MC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r4k_blast_scache</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r4k_blast_dcache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_flush_cache_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_dc_aliases</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">r4k_on_each_cpu</span><span class="p">(</span><span class="n">local_r4k_flush_cache_mm</span><span class="p">,</span> <span class="n">mm</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">flush_cache_page_args</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">local_r4k_flush_cache_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flush_cache_page_args</span> <span class="o">*</span><span class="n">fcp_args</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span> <span class="o">=</span> <span class="n">fcp_args</span><span class="o">-&gt;</span><span class="n">vma</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">fcp_args</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span> <span class="o">=</span> <span class="n">pfn_to_page</span><span class="p">(</span><span class="n">fcp_args</span><span class="o">-&gt;</span><span class="n">pfn</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">exec</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">map_coherent</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pgd_t</span> <span class="o">*</span><span class="n">pgdp</span><span class="p">;</span>
	<span class="n">pud_t</span> <span class="o">*</span><span class="n">pudp</span><span class="p">;</span>
	<span class="n">pmd_t</span> <span class="o">*</span><span class="n">pmdp</span><span class="p">;</span>
	<span class="n">pte_t</span> <span class="o">*</span><span class="n">ptep</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">vaddr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If ownes no valid ASID yet, cannot possibly have gotten</span>
<span class="cm">	 * this page into the cache.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">has_valid_asid</span><span class="p">(</span><span class="n">mm</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>
	<span class="n">pgdp</span> <span class="o">=</span> <span class="n">pgd_offset</span><span class="p">(</span><span class="n">mm</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">pudp</span> <span class="o">=</span> <span class="n">pud_offset</span><span class="p">(</span><span class="n">pgdp</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">pmdp</span> <span class="o">=</span> <span class="n">pmd_offset</span><span class="p">(</span><span class="n">pudp</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">ptep</span> <span class="o">=</span> <span class="n">pte_offset</span><span class="p">(</span><span class="n">pmdp</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the page isn&#39;t marked valid, the page cannot possibly be</span>
<span class="cm">	 * in the cache.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pte_present</span><span class="p">(</span><span class="o">*</span><span class="n">ptep</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">mm</span> <span class="o">==</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">active_mm</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">pte_val</span><span class="p">(</span><span class="o">*</span><span class="n">ptep</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">_PAGE_VALID</span><span class="p">))</span>
		<span class="n">vaddr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Use kmap_coherent or kmap_atomic to do flushes for</span>
<span class="cm">		 * another ASID than the current one.</span>
<span class="cm">		 */</span>
		<span class="n">map_coherent</span> <span class="o">=</span> <span class="p">(</span><span class="n">cpu_has_dc_aliases</span> <span class="o">&amp;&amp;</span>
				<span class="n">page_mapped</span><span class="p">(</span><span class="n">page</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">Page_dcache_dirty</span><span class="p">(</span><span class="n">page</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">map_coherent</span><span class="p">)</span>
			<span class="n">vaddr</span> <span class="o">=</span> <span class="n">kmap_coherent</span><span class="p">(</span><span class="n">page</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">vaddr</span> <span class="o">=</span> <span class="n">kmap_atomic</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">vaddr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_dc_aliases</span> <span class="o">||</span> <span class="p">(</span><span class="n">exec</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">cpu_has_ic_fills_f_dc</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">r4k_blast_dcache_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exec</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">cpu_icache_snoops_remote_store</span><span class="p">)</span>
			<span class="n">r4k_blast_scache_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">exec</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vaddr</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_has_vtag_icache</span> <span class="o">&amp;&amp;</span> <span class="n">mm</span> <span class="o">==</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">active_mm</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">cpu_context</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">drop_mmu_context</span><span class="p">(</span><span class="n">mm</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">r4k_blast_icache_page</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vaddr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">map_coherent</span><span class="p">)</span>
			<span class="n">kunmap_coherent</span><span class="p">();</span>
		<span class="k">else</span>
			<span class="n">kunmap_atomic</span><span class="p">(</span><span class="n">vaddr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_flush_cache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flush_cache_page_args</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">args</span><span class="p">.</span><span class="n">vma</span> <span class="o">=</span> <span class="n">vma</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">pfn</span> <span class="o">=</span> <span class="n">pfn</span><span class="p">;</span>

	<span class="n">r4k_on_each_cpu</span><span class="p">(</span><span class="n">local_r4k_flush_cache_page</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">local_r4k_flush_data_cache_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r4k_blast_dcache_page</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_flush_data_cache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">in_atomic</span><span class="p">())</span>
		<span class="n">local_r4k_flush_data_cache_page</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">r4k_on_each_cpu</span><span class="p">(</span><span class="n">local_r4k_flush_data_cache_page</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">flush_icache_range_args</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">local_r4k_flush_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_ic_fills_f_dc</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span> <span class="o">&gt;=</span> <span class="n">dcache_size</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">r4k_blast_dcache</span><span class="p">();</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">R4600_HIT_CACHEOP_WAR_IMPL</span><span class="p">;</span>
			<span class="n">protected_blast_dcache_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span> <span class="o">&gt;</span> <span class="n">icache_size</span><span class="p">)</span>
		<span class="n">r4k_blast_icache</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">protected_blast_icache_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">local_r4k_flush_icache_range_ipi</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flush_icache_range_args</span> <span class="o">*</span><span class="n">fir_args</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span> <span class="o">=</span> <span class="n">fir_args</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span> <span class="o">=</span> <span class="n">fir_args</span><span class="o">-&gt;</span><span class="n">end</span><span class="p">;</span>

	<span class="n">local_r4k_flush_icache_range</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_flush_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flush_icache_range_args</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">args</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">end</span><span class="p">;</span>

	<span class="n">r4k_on_each_cpu</span><span class="p">(</span><span class="n">local_r4k_flush_icache_range_ipi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
	<span class="n">instruction_hazard</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_DMA_NONCOHERENT</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_dma_cache_wback_inv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Catch bad driver code */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_inclusive_pcaches</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;=</span> <span class="n">scache_size</span><span class="p">)</span>
			<span class="n">r4k_blast_scache</span><span class="p">();</span>
		<span class="k">else</span>
			<span class="n">blast_scache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
		<span class="n">__sync</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Either no secondary cache or the available caches don&#39;t have the</span>
<span class="cm">	 * subset property so we have to flush the primary caches</span>
<span class="cm">	 * explicitly</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_safe_index_cacheops</span> <span class="o">&amp;&amp;</span> <span class="n">size</span> <span class="o">&gt;=</span> <span class="n">dcache_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r4k_blast_dcache</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">R4600_HIT_CACHEOP_WAR_IMPL</span><span class="p">;</span>
		<span class="n">blast_dcache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">bc_wback_inv</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">__sync</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_dma_cache_inv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Catch bad driver code */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_inclusive_pcaches</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;=</span> <span class="n">scache_size</span><span class="p">)</span>
			<span class="n">r4k_blast_scache</span><span class="p">();</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lsize</span> <span class="o">=</span> <span class="n">cpu_scache_line_size</span><span class="p">();</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">almask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">lsize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

			<span class="cm">/*</span>
<span class="cm">			 * There is no clearly documented alignment requirement</span>
<span class="cm">			 * for the cache instruction on MIPS processors and</span>
<span class="cm">			 * some processors, among them the RM5200 and RM7000</span>
<span class="cm">			 * QED processors will throw an address error for cache</span>
<span class="cm">			 * hit ops with insufficient alignment.  Solved by</span>
<span class="cm">			 * aligning the address to cache line size.</span>
<span class="cm">			 */</span>
			<span class="n">cache_op</span><span class="p">(</span><span class="n">Hit_Writeback_Inv_SD</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="n">almask</span><span class="p">);</span>
			<span class="n">cache_op</span><span class="p">(</span><span class="n">Hit_Writeback_Inv_SD</span><span class="p">,</span>
				 <span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">almask</span><span class="p">);</span>
			<span class="n">blast_inv_scache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">__sync</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_safe_index_cacheops</span> <span class="o">&amp;&amp;</span> <span class="n">size</span> <span class="o">&gt;=</span> <span class="n">dcache_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r4k_blast_dcache</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lsize</span> <span class="o">=</span> <span class="n">cpu_dcache_line_size</span><span class="p">();</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">almask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">lsize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">R4600_HIT_CACHEOP_WAR_IMPL</span><span class="p">;</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Hit_Writeback_Inv_D</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="n">almask</span><span class="p">);</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Hit_Writeback_Inv_D</span><span class="p">,</span> <span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>  <span class="o">&amp;</span> <span class="n">almask</span><span class="p">);</span>
		<span class="n">blast_inv_dcache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">bc_inv</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">__sync</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_DMA_NONCOHERENT */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * While we&#39;re protected against bad userland addresses we don&#39;t care</span>
<span class="cm"> * very much about what happens in that case.  Usually a segmentation</span>
<span class="cm"> * fault will dump the process later on anyway ...</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">local_r4k_flush_cache_sigtramp</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ic_lsize</span> <span class="o">=</span> <span class="n">cpu_icache_line_size</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dc_lsize</span> <span class="o">=</span> <span class="n">cpu_dcache_line_size</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sc_lsize</span> <span class="o">=</span> <span class="n">cpu_scache_line_size</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">arg</span><span class="p">;</span>

	<span class="n">R4600_HIT_CACHEOP_WAR_IMPL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dc_lsize</span><span class="p">)</span>
		<span class="n">protected_writeback_dcache_line</span><span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">dc_lsize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_icache_snoops_remote_store</span> <span class="o">&amp;&amp;</span> <span class="n">scache_size</span><span class="p">)</span>
		<span class="n">protected_writeback_scache_line</span><span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">sc_lsize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ic_lsize</span><span class="p">)</span>
		<span class="n">protected_flush_icache_line</span><span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">ic_lsize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">MIPS4K_ICACHE_REFILL_WAR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span>
			<span class="s">&quot;.set push</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;.set noat</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;.set mips3</span><span class="se">\n\t</span><span class="s">&quot;</span>
<span class="cp">#ifdef CONFIG_32BIT</span>
			<span class="s">&quot;la	$at,1f</span><span class="se">\n\t</span><span class="s">&quot;</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_64BIT</span>
			<span class="s">&quot;dla	$at,1f</span><span class="se">\n\t</span><span class="s">&quot;</span>
<span class="cp">#endif</span>
			<span class="s">&quot;cache	%0,($at)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;nop; nop; nop</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="s">&quot;1:</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;.set pop&quot;</span>
			<span class="o">:</span>
			<span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">Hit_Invalidate_I</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">MIPS_CACHE_SYNC_WAR</span><span class="p">)</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;sync&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_flush_cache_sigtramp</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r4k_on_each_cpu</span><span class="p">(</span><span class="n">local_r4k_flush_cache_sigtramp</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_flush_icache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_vtag_icache</span><span class="p">)</span>
		<span class="n">r4k_blast_icache</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">flush_kernel_vmap_range_args</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">vaddr</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">local_r4k_flush_kernel_vmap_range</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flush_kernel_vmap_range_args</span> <span class="o">*</span><span class="n">vmra</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span> <span class="o">=</span> <span class="n">vmra</span><span class="o">-&gt;</span><span class="n">vaddr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">size</span> <span class="o">=</span> <span class="n">vmra</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Aliases only affect the primary caches so don&#39;t bother with</span>
<span class="cm">	 * S-caches or T-caches.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_safe_index_cacheops</span> <span class="o">&amp;&amp;</span> <span class="n">size</span> <span class="o">&gt;=</span> <span class="n">dcache_size</span><span class="p">)</span>
		<span class="n">r4k_blast_dcache</span><span class="p">();</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">R4600_HIT_CACHEOP_WAR_IMPL</span><span class="p">;</span>
		<span class="n">blast_dcache_range</span><span class="p">(</span><span class="n">vaddr</span><span class="p">,</span> <span class="n">vaddr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r4k_flush_kernel_vmap_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flush_kernel_vmap_range_args</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">args</span><span class="p">.</span><span class="n">vaddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">vaddr</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">r4k_on_each_cpu</span><span class="p">(</span><span class="n">local_r4k_flush_kernel_vmap_range</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">rm7k_erratum31</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ic_lsize</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

	<span class="cm">/* RM7000 erratum #31. The icache is screwed at startup. */</span>
	<span class="n">write_c0_taglo</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">write_c0_taghi</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">INDEX_BASE</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;=</span> <span class="n">INDEX_BASE</span> <span class="o">+</span> <span class="mi">4096</span><span class="p">;</span> <span class="n">addr</span> <span class="o">+=</span> <span class="n">ic_lsize</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span>
			<span class="s">&quot;.set push</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;.set noreorder</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;.set mips3</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%1, 0(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%1, 0x1000(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%1, 0x2000(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%1, 0x3000(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%2, 0(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%2, 0x1000(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%2, 0x2000(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%2, 0x3000(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%1, 0(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%1, 0x1000(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%1, 0x2000(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;cache</span><span class="se">\t</span><span class="s">%1, 0x3000(%0)</span><span class="se">\n\t</span><span class="s">&quot;</span>
			<span class="s">&quot;.set pop</span><span class="se">\n</span><span class="s">&quot;</span>
			<span class="o">:</span>
			<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">Index_Store_Tag_I</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">Fill</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">way_string</span><span class="p">[]</span> <span class="n">__cpuinitdata</span> <span class="o">=</span> <span class="p">{</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;direct mapped&quot;</span><span class="p">,</span> <span class="s">&quot;2-way&quot;</span><span class="p">,</span>
	<span class="s">&quot;3-way&quot;</span><span class="p">,</span> <span class="s">&quot;4-way&quot;</span><span class="p">,</span> <span class="s">&quot;5-way&quot;</span><span class="p">,</span> <span class="s">&quot;6-way&quot;</span><span class="p">,</span> <span class="s">&quot;7-way&quot;</span><span class="p">,</span> <span class="s">&quot;8-way&quot;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">probe_pcache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_config</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">prid</span> <span class="o">=</span> <span class="n">read_c0_prid</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">config1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lsize</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cputype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_R4600</span>:			<span class="cm">/* QED style two way caches? */</span>
	<span class="k">case</span> <span class="n">CPU_R4700</span>:
	<span class="k">case</span> <span class="n">CPU_R5000</span>:
	<span class="k">case</span> <span class="n">CPU_NEVADA</span>:
		<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">icache_size</span><span class="o">/</span><span class="mi">2</span><span class="p">);</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span><span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dcache_size</span><span class="o">/</span><span class="mi">2</span><span class="p">);</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_CACHE_CDEX_P</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_R5432</span>:
	<span class="k">case</span> <span class="n">CPU_R5500</span>:
		<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span><span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_CACHE_CDEX_P</span> <span class="o">|</span> <span class="n">MIPS_CPU_PREFETCH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_TX49XX</span>:
		<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span><span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_CACHE_CDEX_P</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_PREFETCH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_R4000PC</span>:
	<span class="k">case</span> <span class="n">CPU_R4000SC</span>:
	<span class="k">case</span> <span class="n">CPU_R4000MC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400PC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400SC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400MC</span>:
	<span class="k">case</span> <span class="n">CPU_R4300</span>:
		<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> 	<span class="cm">/* doesn&#39;t matter */</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* does not matter */</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_CACHE_CDEX_P</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_R10000</span>:
	<span class="k">case</span> <span class="n">CPU_R12000</span>:
	<span class="k">case</span> <span class="n">CPU_R14000</span>:
		<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">R10K_CONF_IC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">29</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">R10K_CONF_DC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">26</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_PREFETCH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_VR4133</span>:
		<span class="n">write_c0_config</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">VR41_CONF_P4K</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">CPU_VR4131</span>:
		<span class="cm">/* Workaround for cache instruction bug of VR4131 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">processor_id</span> <span class="o">==</span> <span class="mh">0x0c80U</span> <span class="o">||</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">processor_id</span> <span class="o">==</span> <span class="mh">0x0c81U</span> <span class="o">||</span>
		    <span class="n">c</span><span class="o">-&gt;</span><span class="n">processor_id</span> <span class="o">==</span> <span class="mh">0x0c82U</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">config</span> <span class="o">|=</span> <span class="mh">0x00400000U</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">processor_id</span> <span class="o">==</span> <span class="mh">0x0c80U</span><span class="p">)</span>
				<span class="n">config</span> <span class="o">|=</span> <span class="n">VR41_CONF_BP</span><span class="p">;</span>
			<span class="n">write_c0_config</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_CACHE_CDEX_P</span><span class="p">;</span>

		<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">10</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">icache_size</span><span class="o">/</span><span class="mi">2</span><span class="p">);</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">10</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dcache_size</span><span class="o">/</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_VR41XX</span>:
	<span class="k">case</span> <span class="n">CPU_VR4111</span>:
	<span class="k">case</span> <span class="n">CPU_VR4121</span>:
	<span class="k">case</span> <span class="n">CPU_VR4122</span>:
	<span class="k">case</span> <span class="n">CPU_VR4181</span>:
	<span class="k">case</span> <span class="n">CPU_VR4181A</span>:
		<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">10</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> 	<span class="cm">/* doesn&#39;t matter */</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">10</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* does not matter */</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_CACHE_CDEX_P</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_RM7000</span>:
		<span class="n">rm7k_erratum31</span><span class="p">();</span>

	<span class="k">case</span> <span class="n">CPU_RM9000</span>:
		<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">icache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dcache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>

<span class="cp">#if !defined(CONFIG_SMP) || !defined(RM9000_CDEX_SMP_WAR)</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_CACHE_CDEX_P</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_PREFETCH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_LOONGSON2</span>:
		<span class="n">icache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_IB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">prid</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">12</span> <span class="o">+</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_DB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">prid</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">MIPS_CONF_M</span><span class="p">))</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Don&#39;t know how to probe P-caches on this cpu.&quot;</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * So we seem to be a MIPS32 or MIPS64 CPU</span>
<span class="cm">		 * So let&#39;s probe the I-cache ...</span>
<span class="cm">		 */</span>
		<span class="n">config1</span> <span class="o">=</span> <span class="n">read_c0_config1</span><span class="p">();</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">lsize</span> <span class="o">=</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">19</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)))</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="n">lsize</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="n">lsize</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>

		<span class="n">icache_size</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span>
		              <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">*</span>
		              <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">icache_size</span><span class="o">/</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="mh">0x8</span><span class="p">)</span>		<span class="cm">/* VI bit */</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_VTAG</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Now probe the MIPS32 / MIPS64 data cache.</span>
<span class="cm">		 */</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">lsize</span> <span class="o">=</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)))</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="n">lsize</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="o">=</span> <span class="n">lsize</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">+</span> <span class="p">((</span><span class="n">config1</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">);</span>

		<span class="n">dcache_size</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span>
		              <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span> <span class="o">*</span>
		              <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dcache_size</span><span class="o">/</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_PREFETCH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Processor configuration sanity check for the R4000SC erratum</span>
<span class="cm">	 * #5.  With page sizes larger than 32kB there is no possibility</span>
<span class="cm">	 * to get a VCE exception anymore so we don&#39;t care about this</span>
<span class="cm">	 * misconfiguration.  The case is rather theoretical anyway;</span>
<span class="cm">	 * presumably no vendor is shipping his hardware in the &quot;bad&quot;</span>
<span class="cm">	 * configuration.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">prid</span> <span class="o">&amp;</span> <span class="mh">0xff00</span><span class="p">)</span> <span class="o">==</span> <span class="n">PRID_IMP_R4000</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">prid</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x40</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_SC</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">!=</span> <span class="mi">16</span> <span class="o">&amp;&amp;</span>
	    <span class="n">PAGE_SIZE</span> <span class="o">&lt;=</span> <span class="mh">0x8000</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Improper R4000SC processor configuration detected&quot;</span><span class="p">);</span>

	<span class="cm">/* compute a couple of other cache variables */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">icache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">dcache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">?</span>
		<span class="n">icache_size</span> <span class="o">/</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">?</span>
		<span class="n">dcache_size</span> <span class="o">/</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * R10000 and R12000 P-caches are odd in a positive way.  They&#39;re 32kB</span>
<span class="cm">	 * 2-way virtually indexed so normally would suffer from aliases.  So</span>
<span class="cm">	 * normally they&#39;d suffer from aliases but magic in the hardware deals</span>
<span class="cm">	 * with that for us so we don&#39;t need to take care ourselves.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cputype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_20KC</span>:
	<span class="k">case</span> <span class="n">CPU_25KF</span>:
	<span class="k">case</span> <span class="n">CPU_SB1</span>:
	<span class="k">case</span> <span class="n">CPU_SB1A</span>:
	<span class="k">case</span> <span class="n">CPU_XLR</span>:
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_PINDEX</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_R10000</span>:
	<span class="k">case</span> <span class="n">CPU_R12000</span>:
	<span class="k">case</span> <span class="n">CPU_R14000</span>:
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_24K</span>:
	<span class="k">case</span> <span class="n">CPU_34K</span>:
	<span class="k">case</span> <span class="n">CPU_74K</span>:
	<span class="k">case</span> <span class="n">CPU_1004K</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">read_c0_config7</span><span class="p">()</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)))</span> <span class="p">{</span>
			<span class="cm">/* effectively physically indexed dcache,</span>
<span class="cm">			   thus no virtual aliases. */</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_PINDEX</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="nl">default:</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">&gt;</span> <span class="n">PAGE_SIZE</span><span class="p">)</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_ALIASES</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cputype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_20KC</span>:
		<span class="cm">/*</span>
<span class="cm">		 * Some older 20Kc chips doesn&#39;t have the &#39;VI&#39; bit in</span>
<span class="cm">		 * the config register.</span>
<span class="cm">		 */</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_VTAG</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_ALCHEMY</span>:
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_IC_F_DC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef  CONFIG_CPU_LOONGSON2</span>
	<span class="cm">/*</span>
<span class="cm">	 * LOONGSON2 has 4 way icache, but when using indexed cache op,</span>
<span class="cm">	 * one op will act on all 4 ways</span>
<span class="cm">	 */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Primary instruction cache %ldkB, %s, %s, linesize %d bytes.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">icache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">,</span>
	       <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MIPS_CACHE_VTAG</span> <span class="o">?</span> <span class="s">&quot;VIVT&quot;</span> <span class="o">:</span> <span class="s">&quot;VIPT&quot;</span><span class="p">,</span>
	       <span class="n">way_string</span><span class="p">[</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">ways</span><span class="p">],</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">icache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Primary data cache %ldkB, %s, %s, %s, linesize %d bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">dcache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">,</span> <span class="n">way_string</span><span class="p">[</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">ways</span><span class="p">],</span>
	       <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MIPS_CACHE_PINDEX</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;PIPT&quot;</span> <span class="o">:</span> <span class="s">&quot;VIPT&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MIPS_CACHE_ALIASES</span><span class="p">)</span> <span class="o">?</span>
			<span class="s">&quot;cache aliases&quot;</span> <span class="o">:</span> <span class="s">&quot;no aliases&quot;</span><span class="p">,</span>
	       <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * If you even _breathe_ on this function, look at the gcc output and make sure</span>
<span class="cm"> * it does not pop things on and off the stack for the cache sizing loop that</span>
<span class="cm"> * executes in KSEG1 space or else you will crash and burn badly.  You have</span>
<span class="cm"> * been warned.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">probe_scache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">begin</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="n">pow2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_config</span><span class="p">();</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">CONF_SC</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">begin</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">_stext</span><span class="p">;</span>
	<span class="n">begin</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">end</span> <span class="o">=</span> <span class="n">begin</span> <span class="o">+</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is such a bitch, you&#39;d think they would make it easy to do</span>
<span class="cm">	 * this.  Away you daemons of stupidity!</span>
<span class="cm">	 */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Fill each size-multiple cache line with a valid tag. */</span>
	<span class="n">pow2</span> <span class="o">=</span> <span class="p">(</span><span class="mi">64</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">begin</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">begin</span> <span class="o">+</span> <span class="n">pow2</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="n">addr</span><span class="p">;</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;nop&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">*</span><span class="n">p</span><span class="p">));</span> <span class="cm">/* whee... */</span>
		<span class="n">pow2</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Load first line with zero (therefore invalid) tag. */</span>
	<span class="n">write_c0_taglo</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">write_c0_taghi</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;nop; nop; nop; nop;&quot;</span><span class="p">);</span> <span class="cm">/* avoid the hazard */</span>
	<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Store_Tag_I</span><span class="p">,</span> <span class="n">begin</span><span class="p">);</span>
	<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Store_Tag_D</span><span class="p">,</span> <span class="n">begin</span><span class="p">);</span>
	<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Store_Tag_SD</span><span class="p">,</span> <span class="n">begin</span><span class="p">);</span>

	<span class="cm">/* Now search for the wrap around point. */</span>
	<span class="n">pow2</span> <span class="o">=</span> <span class="p">(</span><span class="mi">128</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="n">begin</span> <span class="o">+</span> <span class="p">(</span><span class="mi">128</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">end</span><span class="p">;</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">begin</span> <span class="o">+</span> <span class="n">pow2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cache_op</span><span class="p">(</span><span class="n">Index_Load_Tag_SD</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;nop; nop; nop; nop;&quot;</span><span class="p">);</span> <span class="cm">/* hazard... */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">read_c0_taglo</span><span class="p">())</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">pow2</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">addr</span> <span class="o">-=</span> <span class="n">begin</span><span class="p">;</span>

	<span class="n">scache_size</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">R4K_CONF_SB</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* does not matter */</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_CPU_LOONGSON2)</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">loongson2_sc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>

	<span class="n">scache_size</span> <span class="o">=</span> <span class="mi">512</span><span class="o">*</span><span class="mi">1024</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">scache_size</span> <span class="o">/</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="n">scache_size</span> <span class="o">/</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Unified secondary cache %ldkB %s, linesize %d bytes.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">scache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">,</span> <span class="n">way_string</span><span class="p">[</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">],</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_INCLUSIVE_CACHES</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">r5k_sc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">rm7k_sc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mips_sc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">setup_scache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">config</span> <span class="o">=</span> <span class="n">read_c0_config</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">sc_present</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Do the probing thing on R4000SC and R4400SC processors.  Other</span>
<span class="cm">	 * processors don&#39;t have a S-cache that would be relevant to the</span>
<span class="cm">	 * Linux memory management.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cputype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_R4000SC</span>:
	<span class="k">case</span> <span class="n">CPU_R4000MC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400SC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400MC</span>:
		<span class="n">sc_present</span> <span class="o">=</span> <span class="n">run_uncached</span><span class="p">(</span><span class="n">probe_scache</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sc_present</span><span class="p">)</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_CACHE_CDEX_S</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_R10000</span>:
	<span class="k">case</span> <span class="n">CPU_R12000</span>:
	<span class="k">case</span> <span class="n">CPU_R14000</span>:
		<span class="n">scache_size</span> <span class="o">=</span> <span class="mh">0x80000</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">R10K_CONF_SS</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">config</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">waybit</span><span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">sc_present</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_R5000</span>:
	<span class="k">case</span> <span class="n">CPU_NEVADA</span>:
<span class="cp">#ifdef CONFIG_R5000_CPU_SCACHE</span>
		<span class="n">r5k_sc_init</span><span class="p">();</span>
<span class="cp">#endif</span>
                <span class="k">return</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">CPU_RM7000</span>:
	<span class="k">case</span> <span class="n">CPU_RM9000</span>:
<span class="cp">#ifdef CONFIG_RM7000_CPU_SCACHE</span>
		<span class="n">rm7k_sc_init</span><span class="p">();</span>
<span class="cp">#endif</span>
		<span class="k">return</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_CPU_LOONGSON2)</span>
	<span class="k">case</span> <span class="n">CPU_LOONGSON2</span>:
		<span class="n">loongson2_sc_init</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">case</span> <span class="n">CPU_XLP</span>:
		<span class="cm">/* don&#39;t need to worry about L2, fully coherent */</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">isa_level</span> <span class="o">==</span> <span class="n">MIPS_CPU_ISA_M32R1</span> <span class="o">||</span>
		    <span class="n">c</span><span class="o">-&gt;</span><span class="n">isa_level</span> <span class="o">==</span> <span class="n">MIPS_CPU_ISA_M32R2</span> <span class="o">||</span>
		    <span class="n">c</span><span class="o">-&gt;</span><span class="n">isa_level</span> <span class="o">==</span> <span class="n">MIPS_CPU_ISA_M64R1</span> <span class="o">||</span>
		    <span class="n">c</span><span class="o">-&gt;</span><span class="n">isa_level</span> <span class="o">==</span> <span class="n">MIPS_CPU_ISA_M64R2</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_MIPS_CPU_SCACHE</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mips_sc_init</span> <span class="p">())</span> <span class="p">{</span>
				<span class="n">scache_size</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
				<span class="n">printk</span><span class="p">(</span><span class="s">&quot;MIPS secondary cache %ldkB, %s, linesize %d bytes.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				       <span class="n">scache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">,</span>
				       <span class="n">way_string</span><span class="p">[</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">],</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>
			<span class="p">}</span>
<span class="cp">#else</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">MIPS_CACHE_NOT_PRESENT</span><span class="p">))</span>
				<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Dunno how to handle MIPS32 / MIPS64 second level cache&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">sc_present</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sc_present</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* compute a couple of other cache variables */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">scache_size</span> <span class="o">/</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="n">scache_size</span> <span class="o">/</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Unified secondary cache %ldkB %s, linesize %d bytes.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">scache_size</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">,</span> <span class="n">way_string</span><span class="p">[</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span><span class="p">],</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span><span class="p">);</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">MIPS_CPU_INCLUSIVE_CACHES</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">au1x00_fixup_config_od</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * c0_config.od (bit 19) was write only (and read as 0)</span>
<span class="cm">	 * on the early revisions of Alchemy SOCs.  It disables the bus</span>
<span class="cm">	 * transaction overlapping and needs to be set to fix various errata.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">read_c0_prid</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x00030100</span>: <span class="cm">/* Au1000 DA */</span>
	<span class="k">case</span> <span class="mh">0x00030201</span>: <span class="cm">/* Au1000 HA */</span>
	<span class="k">case</span> <span class="mh">0x00030202</span>: <span class="cm">/* Au1000 HB */</span>
	<span class="k">case</span> <span class="mh">0x01030200</span>: <span class="cm">/* Au1500 AB */</span>
	<span class="cm">/*</span>
<span class="cm">	 * Au1100 errata actually keeps silence about this bit, so we set it</span>
<span class="cm">	 * just in case for those revisions that require it to be set according</span>
<span class="cm">	 * to the (now gone) cpu table.</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="mh">0x02030200</span>: <span class="cm">/* Au1100 AB */</span>
	<span class="k">case</span> <span class="mh">0x02030201</span>: <span class="cm">/* Au1100 BA */</span>
	<span class="k">case</span> <span class="mh">0x02030202</span>: <span class="cm">/* Au1100 BC */</span>
		<span class="n">set_c0_config</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* CP0 hazard avoidance. */</span>
<span class="cp">#define NXP_BARRIER()							\</span>
<span class="cp">	 __asm__ __volatile__(						\</span>
<span class="cp">	&quot;.set noreorder\n\t&quot;						\</span>
<span class="cp">	&quot;nop; nop; nop; nop; nop; nop;\n\t&quot;				\</span>
<span class="cp">	&quot;.set reorder\n\t&quot;)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nxp_pr4450_fixup_config</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">config0</span><span class="p">;</span>

	<span class="n">config0</span> <span class="o">=</span> <span class="n">read_c0_config</span><span class="p">();</span>

	<span class="cm">/* clear all three cache coherency fields */</span>
	<span class="n">config0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">|</span> <span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">));</span>
	<span class="n">config0</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">_page_cachable_default</span> <span class="o">&gt;&gt;</span> <span class="n">_CACHE_SHIFT</span><span class="p">)</span> <span class="o">&lt;&lt;</span>  <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">((</span><span class="n">_page_cachable_default</span> <span class="o">&gt;&gt;</span> <span class="n">_CACHE_SHIFT</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">((</span><span class="n">_page_cachable_default</span> <span class="o">&gt;&gt;</span> <span class="n">_CACHE_SHIFT</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">));</span>
	<span class="n">write_c0_config</span><span class="p">(</span><span class="n">config0</span><span class="p">);</span>
	<span class="n">NXP_BARRIER</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinitdata</span> <span class="n">cca</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">cca_setup</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">get_option</span><span class="p">(</span><span class="o">&amp;</span><span class="n">str</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cca</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">__setup</span><span class="p">(</span><span class="s">&quot;cca=&quot;</span><span class="p">,</span> <span class="n">cca_setup</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">coherency_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cca</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">cca</span> <span class="o">&gt;</span> <span class="mi">7</span><span class="p">)</span>
		<span class="n">cca</span> <span class="o">=</span> <span class="n">read_c0_config</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">CONF_CM_CMASK</span><span class="p">;</span>
	<span class="n">_page_cachable_default</span> <span class="o">=</span> <span class="n">cca</span> <span class="o">&lt;&lt;</span> <span class="n">_CACHE_SHIFT</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Using cache attribute %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cca</span><span class="p">);</span>
	<span class="n">change_c0_config</span><span class="p">(</span><span class="n">CONF_CM_CMASK</span><span class="p">,</span> <span class="n">cca</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * c0_status.cu=0 specifies that updates by the sc instruction use</span>
<span class="cm">	 * the coherency mode specified by the TLB; 1 means cachable</span>
<span class="cm">	 * coherent update on write will be used.  Not all processors have</span>
<span class="cm">	 * this bit and; some wire it to zero, others like Toshiba had the</span>
<span class="cm">	 * silly idea of putting something else there ...</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_R4000PC</span>:
	<span class="k">case</span> <span class="n">CPU_R4000SC</span>:
	<span class="k">case</span> <span class="n">CPU_R4000MC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400PC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400SC</span>:
	<span class="k">case</span> <span class="n">CPU_R4400MC</span>:
		<span class="n">clear_c0_config</span><span class="p">(</span><span class="n">CONF_CU</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * We need to catch the early Alchemy SOCs with</span>
<span class="cm">	 * the write-only co_config.od bit and set it back to one on:</span>
<span class="cm">	 * Au1000 rev DA, HA, HB;  Au1100 AB, BA, BC, Au1500 AB</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="n">CPU_ALCHEMY</span>:
		<span class="n">au1x00_fixup_config_od</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PRID_IMP_PR4450</span>:
		<span class="n">nxp_pr4450_fixup_config</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_DMA_NONCOHERENT)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinitdata</span> <span class="n">coherentio</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">setcoherentio</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">coherentio</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">__setup</span><span class="p">(</span><span class="s">&quot;coherentio&quot;</span><span class="p">,</span> <span class="n">setcoherentio</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_cache_error_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">char</span> <span class="n">__weak</span> <span class="n">except_vec2_generic</span><span class="p">;</span>
	<span class="k">extern</span> <span class="kt">char</span> <span class="n">__weak</span> <span class="n">except_vec2_sb1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cputype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_SB1</span>:
	<span class="k">case</span> <span class="n">CPU_SB1A</span>:
		<span class="n">set_uncached_handler</span><span class="p">(</span><span class="mh">0x100</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">except_vec2_sb1</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">set_uncached_handler</span><span class="p">(</span><span class="mh">0x100</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">except_vec2_generic</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">r4k_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">void</span> <span class="n">build_clear_page</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
	<span class="k">extern</span> <span class="kt">void</span> <span class="n">build_copy_page</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>

	<span class="n">probe_pcache</span><span class="p">();</span>
	<span class="n">setup_scache</span><span class="p">();</span>

	<span class="n">r4k_blast_dcache_page_setup</span><span class="p">();</span>
	<span class="n">r4k_blast_dcache_page_indexed_setup</span><span class="p">();</span>
	<span class="n">r4k_blast_dcache_setup</span><span class="p">();</span>
	<span class="n">r4k_blast_icache_page_setup</span><span class="p">();</span>
	<span class="n">r4k_blast_icache_page_indexed_setup</span><span class="p">();</span>
	<span class="n">r4k_blast_icache_setup</span><span class="p">();</span>
	<span class="n">r4k_blast_scache_page_setup</span><span class="p">();</span>
	<span class="n">r4k_blast_scache_page_indexed_setup</span><span class="p">();</span>
	<span class="n">r4k_blast_scache_setup</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Some MIPS32 and MIPS64 processors have physically indexed caches.</span>
<span class="cm">	 * This code supports virtually indexed processors and will be</span>
<span class="cm">	 * unnecessarily inefficient on physically indexed processors.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span><span class="p">)</span>
		<span class="n">shm_align_mask</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span>
					<span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">dcache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
					<span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">shm_align_mask</span> <span class="o">=</span> <span class="n">PAGE_SIZE</span><span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">__flush_cache_vmap</span>	<span class="o">=</span> <span class="n">r4k__flush_cache_vmap</span><span class="p">;</span>
	<span class="n">__flush_cache_vunmap</span>	<span class="o">=</span> <span class="n">r4k__flush_cache_vunmap</span><span class="p">;</span>

	<span class="n">flush_cache_all</span>		<span class="o">=</span> <span class="n">cache_noop</span><span class="p">;</span>
	<span class="n">__flush_cache_all</span>	<span class="o">=</span> <span class="n">r4k___flush_cache_all</span><span class="p">;</span>
	<span class="n">flush_cache_mm</span>		<span class="o">=</span> <span class="n">r4k_flush_cache_mm</span><span class="p">;</span>
	<span class="n">flush_cache_page</span>	<span class="o">=</span> <span class="n">r4k_flush_cache_page</span><span class="p">;</span>
	<span class="n">flush_cache_range</span>	<span class="o">=</span> <span class="n">r4k_flush_cache_range</span><span class="p">;</span>

	<span class="n">__flush_kernel_vmap_range</span> <span class="o">=</span> <span class="n">r4k_flush_kernel_vmap_range</span><span class="p">;</span>

	<span class="n">flush_cache_sigtramp</span>	<span class="o">=</span> <span class="n">r4k_flush_cache_sigtramp</span><span class="p">;</span>
	<span class="n">flush_icache_all</span>	<span class="o">=</span> <span class="n">r4k_flush_icache_all</span><span class="p">;</span>
	<span class="n">local_flush_data_cache_page</span>	<span class="o">=</span> <span class="n">local_r4k_flush_data_cache_page</span><span class="p">;</span>
	<span class="n">flush_data_cache_page</span>	<span class="o">=</span> <span class="n">r4k_flush_data_cache_page</span><span class="p">;</span>
	<span class="n">flush_icache_range</span>	<span class="o">=</span> <span class="n">r4k_flush_icache_range</span><span class="p">;</span>
	<span class="n">local_flush_icache_range</span>	<span class="o">=</span> <span class="n">local_r4k_flush_icache_range</span><span class="p">;</span>

<span class="cp">#if defined(CONFIG_DMA_NONCOHERENT)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">coherentio</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_dma_cache_wback_inv</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
		<span class="n">_dma_cache_wback</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
		<span class="n">_dma_cache_inv</span>		<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">cache_noop</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">_dma_cache_wback_inv</span>	<span class="o">=</span> <span class="n">r4k_dma_cache_wback_inv</span><span class="p">;</span>
		<span class="n">_dma_cache_wback</span>	<span class="o">=</span> <span class="n">r4k_dma_cache_wback_inv</span><span class="p">;</span>
		<span class="n">_dma_cache_inv</span>		<span class="o">=</span> <span class="n">r4k_dma_cache_inv</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="n">build_clear_page</span><span class="p">();</span>
	<span class="n">build_copy_page</span><span class="p">();</span>
<span class="cp">#if !defined(CONFIG_MIPS_CMP)</span>
	<span class="n">local_r4k___flush_cache_all</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">coherency_setup</span><span class="p">();</span>
	<span class="n">board_cache_error_setup</span> <span class="o">=</span> <span class="n">r4k_cache_error_setup</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
