#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 25 15:20:56 2022
# Process ID: 22944
# Current directory: D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/AXI_SPI_DC_Master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21516 D:\Vivado\project\SPI_Signal_bit_DC\SPI_Signal_bit_DC_IP\AXI_SPI_DC_Master\edit_AXI_SPI_DC_Master_v1_0.xpr
# Log file: D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/AXI_SPI_DC_Master/vivado.log
# Journal file: D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/AXI_SPI_DC_Master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/AXI_SPI_DC_Master/edit_AXI_SPI_DC_Master_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/AXI_SPI_DC_Master/AXI_SPI_DC_Master_1.0/hdl/AXI_SPI_DC_Master_v1_0_S0_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/AXI_SPI_DC_Master/AXI_SPI_DC_Master_1.0/hdl/AXI_SPI_DC_Master_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/project/SPI_Signal_bit_DC/SPI_Signal_bit_DC_IP/AXI_SPI_DC_Master/AXI_SPI_DC_Master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 751.547 ; gain = 120.816
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 25 15:22:01 2022...
