library IEEE;

entity DISPLAY is
	Port ( Reg : in STD_LOGIC;
		   EN : in STD_LOGIC;
		   CLK : in STD_LOGIC;
		   Result : out STD_LOGIC_VECTOR (3 downto 0);
		  
end DISPLAY;

architecture Behavioral of DISPLAY is 

begin

end Behavioral;