wb_dma_ch_pri_enc/wire_pri27_out 0.330223 -0.238389 -1.160704 2.272724 2.138930 0.312004 -0.717184 -2.118037 -2.252196 0.619265 -2.463850 1.313901 -1.077632 -0.811500 0.482686 0.808992 0.860941 0.216725 0.271571 1.464083
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.267207 -0.497047 -1.846896 -1.591885 -0.858554 1.192127 0.638478 -0.592455 -3.755708 -0.330942 -2.396800 -0.689489 -2.669042 -1.656455 -2.996911 0.638563 3.497458 1.958633 -0.582710 1.281829
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.319979 0.371479 -0.504637 1.048716 0.826212 -0.147093 -2.802927 -0.415576 -0.210392 1.009547 -1.841603 0.439398 0.521359 0.482017 1.194789 0.499829 -1.540484 -2.428773 -0.337558 0.728465
wb_dma_ch_sel/always_5/stmt_1/expr_1 -3.920965 -0.057164 -1.191039 -0.202460 -0.242713 -0.522669 -1.358520 2.090036 -2.435264 -4.540037 -3.375461 0.701670 -1.855643 -0.304344 -2.273436 0.467433 -0.939244 -1.497420 -2.522043 0.734559
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.874759 1.120191 1.972870 -0.203439 -0.853303 -0.450719 -0.532787 -1.501711 1.479275 0.104803 -0.079969 1.074467 1.775747 -1.527139 1.412029 -3.119751 0.030621 -3.964784 -1.430820 2.827463
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.459646 -0.770523 -0.148063 1.556726 -0.364851 -0.132645 -3.489396 -3.609036 -2.560497 2.961290 0.475291 2.207753 0.198960 -0.884890 1.409159 -1.050716 0.707919 -0.215435 2.076651 2.506745
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.450927 -0.535363 1.128305 0.769754 0.516075 0.151764 0.536587 -2.738164 -2.396857 1.566834 0.813400 0.600595 -1.781015 -2.048528 0.648804 -0.354073 1.835941 2.201560 0.525396 0.776693
wb_dma_ch_rf/assign_1_ch_adr0 -2.253191 0.349404 5.557540 -0.038266 1.475867 -3.056702 1.982298 -0.035441 -1.865921 1.264789 2.853396 -2.056502 1.069557 1.978851 2.066688 -2.692825 -1.657019 0.296226 -2.657312 -0.317440
wb_dma_ch_rf/reg_ch_busy -2.558968 1.217665 1.714866 -1.424019 -1.869721 -1.436061 -1.026744 -0.491612 2.804601 0.395410 -0.512264 1.307110 2.242781 -1.565726 0.743011 -4.437217 -1.281991 -4.573816 -3.033450 3.328607
wb_dma_wb_slv/always_5 5.841176 0.551089 0.892603 1.500634 -1.773597 2.283323 2.513669 3.143851 0.080364 -4.543033 0.315738 -0.110260 -0.719572 -1.240797 2.883455 0.575915 -0.229107 0.747718 -2.789663 -3.033741
wb_dma_wb_slv/always_4 6.267532 0.359128 1.017266 -3.306596 -2.850893 -5.067478 -0.739039 5.799118 -4.103965 -0.616792 -0.543286 -4.846293 0.543747 2.316809 0.901648 -4.465002 -1.182636 0.717895 -4.374619 0.186069
wb_dma_wb_slv/always_3 0.088381 -0.349733 4.356588 -1.238116 -4.206343 -1.644782 -1.753800 -1.497272 -2.191320 4.381403 -1.587630 -1.969325 4.221811 2.345714 1.100461 -1.715002 3.137404 -1.082964 -2.309734 -0.487485
wb_dma_wb_slv/always_1 2.192833 1.621891 1.392861 -2.929945 0.113603 -2.487254 -2.217602 3.128715 -4.496154 1.135261 -1.095362 -1.777204 2.835493 2.712874 1.392272 -3.758229 -2.086327 -5.288871 -5.490543 0.956388
wb_dma_ch_sel/always_44/case_1/cond 0.246376 -0.306110 5.801189 0.758249 1.103034 -2.557405 2.772343 -0.482233 -3.252800 1.078662 3.222609 -3.085982 0.079414 0.812839 2.103359 -3.473711 -0.307760 0.655791 -1.919344 0.104275
wb_dma_rf/wire_ch0_csr -0.987402 3.608694 2.578025 -2.982531 0.792627 -1.736086 0.465317 1.857220 -0.002962 0.447984 -0.369862 -1.649909 3.194041 0.894575 -0.515801 -2.012705 -1.001241 -5.762942 -3.340099 0.440502
wb_dma_de/wire_done -0.924915 3.040523 -2.141906 -3.036996 0.164612 -0.388726 -1.385707 -0.879768 0.424950 -0.023986 -3.633991 1.783986 0.134876 -0.535749 -1.467584 2.064448 -0.491748 0.746694 -1.698395 0.540529
wb_dma_ch_pri_enc/wire_pri11_out 0.269970 -0.203929 -1.178226 2.260520 2.139694 0.362737 -0.773874 -2.161533 -2.167484 0.578478 -2.484668 1.371440 -1.037621 -0.793841 0.468570 0.831982 0.793406 0.150114 0.299198 1.433198
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -1.608660 2.628384 -3.291030 -3.672045 -2.137602 0.027472 -3.754754 -1.735217 2.700202 0.613267 -1.183846 3.888570 2.302507 0.084023 -1.693682 1.682163 -0.720269 -0.002736 1.540141 1.503556
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.038853 -0.773891 -1.876968 0.287467 -1.021170 0.904149 -0.289653 -2.321366 0.563672 0.112047 1.659166 2.986818 0.645377 -0.704688 -0.919752 0.061845 1.886299 1.710242 3.518548 1.524356
wb_dma_de/always_13/stmt_1 -4.398457 0.489276 0.040432 0.012337 1.045808 -0.110081 1.143579 -0.283743 -1.574188 -2.376744 -3.715908 1.074492 -0.708247 -0.933313 -2.508487 -0.204640 1.089795 -0.878446 -2.899104 0.315779
wb_dma_de/always_4/if_1 -1.215057 2.718946 -1.163086 -0.765323 0.794349 -0.827210 -0.746415 -1.345430 0.711584 -1.219822 -2.779998 4.160831 1.371190 -0.466226 0.313678 0.945936 -1.401606 0.718417 -2.199419 0.599527
wb_dma_ch_arb/input_req 2.498022 3.095973 3.281703 -1.256322 0.151928 -0.246157 -2.022107 -5.271051 -1.408908 0.945232 0.982932 -0.699226 1.100572 -1.618188 0.971531 -1.043559 3.173926 -3.441484 3.427258 0.815462
wb_dma_ch_pri_enc/wire_pri20_out 0.248584 -0.119460 -1.123766 2.117442 2.025140 0.275897 -0.838856 -2.061715 -2.122362 0.567153 -2.477043 1.297004 -0.966216 -0.720129 0.480352 0.781319 0.720243 0.077609 0.181018 1.388456
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.965996 2.135622 2.801556 0.245494 0.270175 0.218383 2.916964 -0.012889 -0.049066 -3.575285 0.913883 0.962601 0.559473 -0.224807 1.494789 0.776177 0.218801 1.807794 -1.451994 -2.013590
wb_dma_ch_rf/always_26/if_1/if_1 -3.746959 -0.652229 1.027258 -0.309168 -1.844357 0.178240 -2.187024 -0.112773 -2.037591 -0.757247 -3.595676 0.386891 -0.433110 -1.102390 -1.823232 -1.319913 1.600881 -2.690070 -3.233788 -1.940905
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -3.000134 -0.451995 -0.783786 -2.415625 0.970887 -3.423255 -2.180043 -0.686082 -0.086929 2.315815 0.481060 -0.789694 -1.187861 -0.374783 -2.218755 -2.686651 -1.093084 -0.133477 0.691151 1.484574
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.399059 0.942455 1.254978 0.042907 -1.724228 0.225785 2.294940 0.497453 0.131741 -3.422864 -0.083717 1.652748 -0.438101 -1.862173 0.454148 -1.025039 0.378627 2.578858 -2.567862 -1.593374
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.224280 0.030356 -1.053262 0.356087 0.468971 1.050271 1.182089 -1.694121 0.587809 -0.554265 0.315378 1.864766 -0.730903 -1.314626 -0.508987 1.347804 1.468516 1.975637 1.551428 0.301459
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.406458 -0.348410 -1.152168 -0.295601 0.608706 -2.090569 -1.742911 1.410049 0.304095 -1.538345 -0.873363 -1.199117 -1.126443 0.290815 -0.733122 -1.173501 -1.453622 -1.607288 0.372790 0.693296
wb_dma_ch_sel/wire_ch_sel -2.594551 1.770041 3.663599 -0.753726 -0.514064 -0.597775 0.496257 -1.186022 -1.265037 -0.063998 0.880256 1.548427 3.923992 0.445410 0.506794 -3.660216 -0.407196 -4.228942 -2.843524 2.197055
wb_dma_rf/inst_u19 1.252038 1.834903 1.567102 2.467824 2.363266 0.604056 2.160583 -2.096306 -2.066078 -2.942916 -1.440128 2.314642 -0.451738 -1.012728 1.977071 1.617306 1.012128 1.917893 -1.048593 -0.578653
wb_dma_rf/inst_u18 1.139459 1.892902 1.575565 2.302525 2.310730 0.456673 2.097896 -2.154065 -2.119782 -2.924155 -1.537652 2.251759 -0.464694 -1.000773 1.790074 1.519611 1.057358 1.972516 -1.089919 -0.530725
wb_dma_rf/inst_u17 1.024150 1.974333 1.596049 2.176344 2.236121 0.391765 1.809489 -2.128544 -2.058580 -2.775729 -1.542277 2.270743 -0.299509 -0.891024 1.844901 1.477678 0.904888 1.744228 -1.121200 -0.509956
wb_dma_rf/inst_u16 1.118206 1.896489 1.744726 2.316742 2.330867 0.420421 2.053075 -2.186812 -2.229729 -2.845134 -1.533930 2.176581 -0.413378 -0.986257 1.842812 1.410430 1.039892 1.899964 -1.108804 -0.512329
wb_dma_rf/inst_u15 1.236857 1.794631 1.399809 2.460861 2.306101 0.624548 2.093687 -2.073379 -2.037783 -2.872184 -1.508508 2.353178 -0.509980 -1.081381 1.959598 1.640081 0.972872 1.881376 -1.022888 -0.470407
wb_dma_rf/inst_u14 1.276727 1.872513 1.597400 2.407766 2.352083 0.486518 2.098269 -2.056151 -2.162494 -2.862016 -1.539561 2.132286 -0.436852 -0.980017 1.962292 1.507217 0.989575 1.826143 -1.142841 -0.544196
wb_dma_rf/inst_u13 1.256579 1.831107 1.549975 2.459460 2.333643 0.539641 2.082760 -2.089886 -2.161365 -2.867872 -1.498789 2.198429 -0.495214 -0.976108 1.987091 1.606190 0.986656 1.902936 -1.061974 -0.536809
wb_dma_rf/inst_u12 1.246336 1.942638 1.570372 2.339560 2.325137 0.506169 2.018648 -2.089817 -2.126519 -2.936208 -1.565981 2.276174 -0.428374 -1.002629 1.950511 1.570189 0.987868 1.828411 -1.177611 -0.560856
wb_dma_rf/inst_u11 1.161800 1.937555 1.484413 2.370765 2.338239 0.518236 1.957003 -2.215096 -2.029279 -2.865856 -1.524962 2.396657 -0.364940 -0.971760 1.915396 1.658782 0.969369 1.852742 -0.992517 -0.480442
wb_dma_rf/inst_u10 1.286272 1.848226 1.590511 2.461530 2.327189 0.572684 2.133372 -1.995441 -2.078168 -2.960887 -1.481518 2.248137 -0.495653 -0.962096 2.012208 1.646589 0.893762 1.888693 -1.115055 -0.582341
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 3.129308 3.853773 -2.743630 -1.783326 0.592657 -1.087011 0.642008 0.584596 1.499773 -0.801069 -0.704398 4.829922 6.103238 4.333881 0.545889 1.697953 -2.511990 2.591494 -1.223429 -1.682668
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.424863 -1.170542 2.454462 2.090391 0.913268 -2.734989 2.818914 -1.869947 -0.167684 -1.021990 -1.074205 -3.793957 -4.222038 -2.160612 -1.375900 -3.326920 3.074234 4.961546 1.707606 -0.163040
wb_dma/input_wb1_ack_i -0.222895 3.067399 2.004707 -1.433245 0.139541 -2.444881 -5.359169 -3.411758 -0.213814 1.585775 -2.736476 -0.207850 -0.099071 -0.250035 1.089665 -2.650469 -0.261829 -2.577985 -0.995301 0.393438
wb_dma/wire_slv0_we -0.744444 -0.147712 4.259227 -1.991679 -4.880114 -2.095206 -1.569569 -1.105153 -1.310989 4.316191 -1.729176 -1.652690 4.601597 2.117825 0.527658 -2.675225 2.574745 -1.099882 -3.266101 -0.068207
wb_dma_ch_rf/reg_ch_sz_inf -2.280123 -0.373517 -1.044243 -1.311681 -0.849535 -1.095056 -0.892887 1.574209 2.383198 0.774340 -0.451950 0.270484 0.277580 -0.069209 -0.637480 -1.372681 -2.161577 -1.071460 -1.838273 0.717491
wb_dma_ch_rf -1.975913 1.215866 3.320730 -3.737737 -2.539728 -4.091087 -2.997715 0.141938 -0.887852 2.850842 0.295875 -2.500987 2.276673 0.912434 -1.312748 -4.306458 -0.977462 -2.363448 -1.808122 0.906993
wb_dma_ch_sel/wire_gnt_p1_d -0.272772 0.458076 -0.417572 1.021033 0.810602 -0.187152 -2.747688 -0.413275 -0.293644 0.967570 -1.804434 0.473352 0.528249 0.537948 1.242423 0.503008 -1.495551 -2.392925 -0.350771 0.701689
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.300939 0.373628 -0.540599 1.050662 0.862847 -0.176560 -2.802907 -0.398685 -0.215922 1.030999 -1.860166 0.492255 0.484240 0.468415 1.204244 0.536895 -1.546613 -2.443833 -0.340783 0.706252
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -0.532246 1.272102 -2.681744 -3.860200 -3.290023 0.244133 -0.382502 -0.489904 -1.225549 -1.557542 -1.225398 3.151538 0.744590 -0.830931 -3.275470 -0.328248 1.998389 2.496119 -0.824287 1.665798
wb_dma_ch_sel/input_ch1_txsz 0.593027 0.123992 -1.224989 -0.534485 0.931078 -0.210866 -2.366360 -0.098571 -3.004917 2.263218 -3.628507 -2.669129 -1.600027 0.288487 -0.998107 0.729853 0.434891 -1.435580 -0.699043 1.091571
wb_dma/wire_ch3_txsz 0.607242 -0.553196 -0.683013 1.194694 1.292846 0.532668 2.056193 -1.714597 -1.974764 -0.424997 -0.655983 0.913507 -1.515233 -1.291920 -0.740759 0.320958 2.323364 2.608850 0.597545 0.725124
wb_dma_ch_sel/assign_7_pri2 -0.226370 0.015366 -1.120157 0.318418 0.478385 1.093002 1.205006 -1.752268 0.629215 -0.520104 0.325024 1.895258 -0.757725 -1.343075 -0.539471 1.377648 1.515633 1.995684 1.639462 0.334262
wb_dma_ch_pri_enc/inst_u30 0.271924 -0.110049 -1.064016 2.170207 2.037060 0.342432 -0.705196 -2.118602 -2.171145 0.529821 -2.371732 1.349201 -0.994959 -0.769846 0.475659 0.786294 0.809772 0.209815 0.247705 1.362930
wb_dma/assign_3_dma_nd 0.658418 3.519003 0.142266 -1.353196 0.060950 0.987487 2.153173 -2.650750 0.990967 -3.291911 0.376288 4.542212 1.506416 -0.841370 0.001087 2.875634 1.523392 3.672986 0.847822 -1.306678
wb_dma_ch_rf/assign_6_pointer -2.879625 -1.300475 -1.986610 -1.040722 2.528816 -4.217897 -0.888991 -3.629117 0.153259 3.103547 0.929748 0.701904 -0.900133 -1.217894 -3.359238 -4.885667 1.349146 0.767584 3.640040 3.483579
wb_dma_ch_rf/wire_ch_adr0_dewe 0.199657 -1.336125 1.637169 1.915798 0.646392 0.254827 2.000633 1.017445 -0.388017 -0.922477 0.864396 -1.706435 -1.591519 -0.608807 1.036333 -0.748597 0.104298 0.047194 -0.778801 -0.432716
wb_dma_ch_pri_enc/always_2/if_1/cond 0.272424 -0.156544 -1.154468 2.182537 2.051930 0.369483 -0.713160 -2.157731 -2.163938 0.561969 -2.420058 1.417923 -1.007972 -0.789559 0.503917 0.834806 0.788882 0.195907 0.275817 1.439088
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.074266 -0.220768 -0.193810 1.136827 3.310957 -1.478590 2.664090 -3.129710 -0.525967 0.732475 -1.303026 -0.006959 -1.188721 -1.567002 -1.284762 -1.932260 2.900324 1.315871 0.986796 1.129435
wb_dma_ch_sel/input_ch0_txsz -0.729289 2.374745 -1.770670 -4.264097 -1.960214 0.236001 0.816778 0.157423 -1.284838 -2.208099 -2.712570 1.991414 -0.412674 -1.322715 -2.969814 0.836977 1.471418 2.539939 -2.984765 0.388526
wb_dma_ch_sel/always_2 0.698747 3.481736 0.104619 -1.338043 0.069237 1.031950 2.072446 -2.581416 1.048132 -3.258993 0.467298 4.471744 1.507901 -0.822382 0.059827 2.901396 1.461594 3.591499 0.861755 -1.337816
wb_dma_ch_sel/always_3 1.695558 2.120272 -1.488455 -2.675292 -1.202350 0.766499 0.595245 -2.796499 -1.862531 -0.967947 -0.123311 2.137551 0.648659 -0.320351 -2.385077 1.689201 3.588912 3.688285 2.478527 0.487299
wb_dma_rf/input_de_txsz_we 1.237420 2.073080 -3.987024 -3.878698 -1.225030 1.707779 1.619443 1.953627 3.510902 -1.668179 -1.523269 1.520317 -0.907144 -1.675479 -1.571141 3.128294 -0.299471 2.038334 -1.770932 -0.551303
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.435020 -0.537855 1.189788 0.781847 0.468648 0.159983 0.561390 -2.771407 -2.442295 1.568978 0.888830 0.597524 -1.772567 -2.006528 0.622340 -0.353367 1.845516 2.226062 0.531043 0.774965
wb_dma_ch_sel/assign_145_req_p0 1.314572 0.915140 1.391424 0.117748 -1.679659 0.218755 2.367359 0.471216 0.172296 -3.500865 -0.032623 1.667386 -0.486419 -1.915471 0.476836 -1.093806 0.388597 2.590723 -2.507250 -1.593764
wb_dma_de/always_3/if_1/if_1/cond 2.228687 -0.152108 0.324218 -0.043007 -2.566821 0.645807 -1.621184 0.738015 -0.275500 -0.515094 0.132749 -0.363648 0.200211 -0.369318 0.395764 -0.814237 0.054624 -0.623726 -0.077776 -1.160971
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.381084 -0.568981 1.260138 0.778441 0.506911 0.140759 0.497443 -2.817373 -2.469504 1.695640 0.908955 0.523890 -1.743439 -2.035300 0.641568 -0.417448 1.814932 2.169707 0.570917 0.815888
wb_dma_rf/always_1/case_1 -2.787246 1.404052 1.628872 -4.590167 -1.210281 -7.552609 -4.935361 2.601322 0.144153 1.463951 -0.672112 -0.530248 3.234622 3.708357 2.284905 -4.425850 -2.198063 -4.888762 -4.237269 1.762605
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.350463 -1.159662 -0.130048 0.225768 -0.676042 -2.968801 -1.465914 1.320754 0.109349 -1.052788 -1.897787 -0.187962 -0.441667 -0.790344 1.365864 -2.611727 -0.152593 -2.190186 -2.540345 0.651557
wb_dma_ch_sel/assign_99_valid/expr_1 -2.018185 0.582957 4.999867 -1.186548 -4.758575 -1.546991 -0.021239 0.661234 -3.463409 -2.733897 3.036488 0.134069 2.159581 2.265515 -0.986107 -2.576793 -0.087155 3.725822 -0.717887 -1.162182
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.952364 2.281310 2.779934 0.115719 0.302309 0.190271 2.925494 -0.176041 -0.083414 -3.634611 0.786785 1.120550 0.640902 -0.220500 1.414458 0.886416 0.271360 1.907346 -1.433986 -2.014079
wb_dma_wb_slv/reg_slv_adr 1.812764 1.461357 1.231437 -3.039490 0.325549 -2.921277 -2.372654 3.157073 -4.320927 1.418056 -0.943998 -1.737828 2.823144 2.900464 1.402792 -3.915836 -2.183021 -5.290408 -5.401523 1.089475
wb_dma_ch_sel/assign_8_pri2 -0.247206 0.025785 -1.066955 0.306716 0.463622 1.039218 1.162090 -1.719165 0.619389 -0.509986 0.343799 1.819963 -0.723998 -1.309094 -0.556297 1.322555 1.457049 1.969358 1.549249 0.327125
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -2.227547 -0.365189 -1.103715 -1.260561 -0.819865 -1.027862 -0.816126 1.546502 2.343857 0.746563 -0.460869 0.308457 0.275567 -0.135028 -0.624664 -1.265522 -2.128855 -1.019630 -1.754979 0.751122
wb_dma_wb_mast/wire_wb_cyc_o -0.271853 0.372684 -0.477070 1.017953 0.816816 -0.148297 -2.780924 -0.400111 -0.196944 0.981642 -1.806980 0.444922 0.531405 0.504299 1.206144 0.466146 -1.512133 -2.428185 -0.308838 0.709994
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.599875 -0.690903 1.660514 -1.146459 -1.690829 -1.589992 -1.512617 -0.769330 -0.169669 2.542957 0.250067 -1.686315 0.577540 0.129642 -0.422750 -1.573066 0.265238 -0.215512 -0.234065 -0.198016
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.270560 -0.152617 -1.145613 2.248517 2.109813 0.300191 -0.789515 -2.084298 -2.184661 0.563878 -2.445275 1.362427 -1.006583 -0.773679 0.481883 0.793040 0.794155 0.167378 0.248963 1.404725
wb_dma/wire_paused -0.361816 -0.306891 -1.041176 -0.308018 0.588976 -2.034088 -1.700251 1.348963 0.245079 -1.480944 -0.719334 -1.272518 -1.055913 0.399727 -0.722277 -1.129570 -1.432788 -1.560561 0.503719 0.640192
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.654365 1.291789 1.520768 -1.362941 -1.771821 -1.369971 -0.877498 -0.472454 3.038532 0.198798 -0.635962 1.606155 2.329275 -1.652751 0.848421 -4.397301 -1.479889 -4.668833 -3.208190 3.469336
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.246907 0.354873 -0.475261 1.025727 0.765517 -0.161186 -2.704633 -0.379209 -0.246736 0.944811 -1.786771 0.411424 0.461219 0.472329 1.157045 0.486396 -1.471701 -2.333226 -0.303930 0.654383
wb_dma/wire_ch1_adr1 0.190933 -0.892327 -0.932088 0.064096 -1.468752 -0.033702 -1.498263 -0.821612 -0.063261 0.737315 1.493697 1.242628 1.374296 0.565032 -0.438128 -1.236167 0.568181 -0.193875 2.280719 1.308932
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -1.010898 2.705034 2.178288 -1.680317 -0.362205 -2.143232 -0.917850 -0.028100 -0.450232 -2.459501 0.056577 -3.085998 1.361145 2.526745 -3.059594 -2.889035 -1.649525 -0.905409 2.060112 1.369046
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.652004 -1.325007 0.199041 0.681380 -1.045771 0.014277 -0.900361 -3.298947 -2.415991 2.130372 2.126732 1.701721 -0.385791 -1.361981 0.151401 -1.642810 2.258791 1.996987 2.475545 2.010294
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.118894 3.468176 3.203250 -1.110900 -1.457907 2.187596 1.597782 0.813024 -0.854853 -3.489569 1.677675 -0.268174 1.934413 0.244571 1.392256 1.771614 0.260511 -0.237157 -0.553105 -3.343837
wb_dma_ch_arb/always_2/block_1/case_1/if_1 4.610287 1.947878 3.374080 -0.283047 -2.297470 2.158312 0.669436 -2.365314 -3.085154 -1.128044 3.881154 1.421538 1.487835 -1.150183 1.739397 0.033351 2.307100 1.453123 1.811563 -1.222925
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.347797 -0.574722 1.216365 0.759000 0.442201 0.191783 0.559303 -2.812300 -2.339717 1.661882 0.992755 0.558157 -1.735715 -2.075115 0.651618 -0.349495 1.813031 2.225595 0.673858 0.755054
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.169118 0.008492 -1.052767 0.343689 0.515113 1.066598 1.232349 -1.719953 0.602200 -0.552388 0.310658 1.882206 -0.724291 -1.303236 -0.506681 1.357579 1.478348 1.968349 1.569691 0.316864
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.283240 -0.159798 -1.142471 2.179049 2.081692 0.285450 -0.741909 -2.087902 -2.179878 0.563688 -2.453659 1.335973 -1.025268 -0.802008 0.481757 0.768917 0.793872 0.177789 0.280252 1.457792
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 4.076612 3.461159 3.308509 -1.088556 -1.453355 2.159412 1.709622 0.814382 -0.830367 -3.546851 1.800678 -0.174671 1.968190 0.220596 1.514311 1.704045 0.206675 -0.204069 -0.673133 -3.371736
wb_dma_ch_pri_enc/wire_pri14_out 0.283335 -0.089903 -1.159717 2.163890 2.089957 0.377794 -0.660573 -2.137245 -2.176034 0.502094 -2.465962 1.436755 -1.004536 -0.819376 0.450302 0.871491 0.852080 0.306874 0.257021 1.358698
wb_dma_ch_sel/always_39/case_1/stmt_1 0.785968 3.443881 0.067759 -1.202122 0.165559 1.063281 2.173178 -2.578026 0.958017 -3.358248 0.371748 4.520171 1.423095 -0.891876 0.084996 2.948951 1.500418 3.635176 0.836125 -1.287218
wb_dma_rf/wire_ch6_csr -2.278015 1.607224 3.003791 -3.010368 -1.498148 -2.221773 -1.834103 -0.455303 -1.236368 2.315254 0.243377 -2.655853 1.101939 1.159382 -2.629960 -2.490541 -0.996513 0.418814 -0.675897 -1.683900
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.734329 2.086863 -0.961405 -0.277137 -0.026867 1.571784 2.222485 1.611645 0.768595 -3.318351 -0.534775 1.952510 0.654849 -0.306073 1.576971 2.265707 -0.451004 1.295419 -1.946245 -1.645849
wb_dma_wb_if/input_wb_we_i 8.283154 1.305205 -1.515997 1.767982 0.517250 2.419605 0.811986 3.091379 -0.467523 -2.285347 -2.761597 -1.098041 0.038728 0.430648 3.262288 2.325921 -0.972897 -1.202362 -2.722540 -2.869740
wb_dma_ch_sel/assign_141_req_p0 1.200269 0.738533 1.156054 0.108452 -1.683293 0.142778 2.158016 0.577966 0.236197 -3.222270 -0.134731 1.493769 -0.628595 -1.918695 0.429727 -1.165067 0.318021 2.398848 -2.546073 -1.427238
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.132452 3.671783 3.026031 -0.935827 1.072843 1.687730 3.321902 0.153592 -0.627254 -3.201603 1.698256 0.166262 1.747962 0.619729 1.147498 2.739253 0.187862 0.431999 -0.457839 -2.397686
wb_dma_ch_sel_checker 0.844563 -0.614423 0.293714 1.001604 0.917923 -0.463651 0.927834 -0.087560 -2.593052 0.069125 -1.028332 -0.866903 -0.872881 -0.056096 -0.172491 -0.916263 0.900849 0.729976 -0.920675 0.450073
wb_dma_ch_rf/reg_ch_dis -2.180620 0.409494 0.281628 0.117031 -1.099041 0.467898 -0.208604 0.080544 -1.725545 -2.858190 -3.594729 0.904623 -0.529460 -1.413532 -2.019478 -0.950499 1.243018 -1.310730 -2.818033 -0.676055
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.098515 -0.984619 -1.030674 1.078445 1.791871 -1.513698 1.264919 -3.738005 -0.668550 1.336533 0.089971 1.127141 0.128116 -0.969593 -1.731344 -3.080674 3.343522 1.188049 3.015443 2.329721
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.056924 3.588341 3.273013 -1.177312 -1.404079 2.175258 1.639237 0.715967 -0.917660 -3.524468 1.724693 -0.095737 2.057589 0.262490 1.377223 1.829541 0.264539 -0.235400 -0.579351 -3.372644
wb_dma_ch_rf/wire_pointer_we -0.547213 -0.814780 1.515851 -1.002077 -1.587016 -1.536336 -1.466580 -0.790938 -0.030650 2.595637 0.257745 -1.658568 0.439184 0.077181 -0.392103 -1.449203 0.272097 -0.180380 -0.112772 -0.144214
wb_dma_wb_slv/always_3/stmt_1 -0.137154 -0.165848 4.605338 -1.528275 -4.475197 -1.714570 -1.942521 -1.576149 -2.117115 4.414276 -1.428868 -1.987209 4.470098 2.481426 1.032536 -1.911434 2.982831 -1.220466 -2.391458 -0.497310
wb_dma_ch_rf/always_2/if_1/if_1 0.128157 -0.986988 -1.087679 1.088704 1.677491 -1.386876 1.114808 -3.737300 -0.612279 1.248181 0.012186 1.330665 0.172208 -0.998141 -1.659653 -2.980931 3.323506 1.068403 2.965599 2.369957
wb_dma_pri_enc_sub/assign_1_pri_out 0.295871 -0.151118 -1.142204 2.148724 2.038274 0.331371 -0.635227 -2.127831 -2.128328 0.534644 -2.340066 1.344018 -1.013310 -0.809641 0.409569 0.793374 0.882284 0.314101 0.310920 1.382020
wb_dma_ch_sel/input_ch0_adr0 2.264570 -1.035166 3.153193 1.773680 1.612930 -0.785448 5.406718 2.744306 -3.494143 -0.591718 1.751000 -3.245234 -0.205101 1.945126 0.817610 -1.719835 -0.645024 3.395900 -3.019444 -1.531453
wb_dma_ch_sel/input_ch0_adr1 2.110915 -0.186643 0.269986 -0.018528 -2.460221 0.622770 -1.587600 0.654958 -0.249530 -0.453144 0.079363 -0.355827 0.214847 -0.393041 0.378338 -0.792914 0.043917 -0.649174 -0.054899 -1.105021
wb_dma_wb_slv/assign_4 0.929594 4.606577 2.590058 -3.989257 -1.145635 -2.021365 -3.872910 -0.078317 2.846500 1.299931 1.772691 -2.574397 1.322652 1.120914 1.708216 -2.091990 -0.888185 -4.927188 0.981241 1.778103
wb_dma_wb_mast/input_wb_data_i -0.755256 0.842523 1.857232 -3.481219 -0.022330 -3.712606 -1.951357 -0.796157 0.384587 2.464561 -1.218996 -3.446784 0.146450 0.574576 -1.625641 -4.156756 0.571409 -1.995065 -1.436963 -2.027182
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.619902 -1.368643 0.255817 0.712932 -1.093338 0.021127 -0.993744 -3.361063 -2.403903 2.192800 2.163244 1.739349 -0.275823 -1.319513 0.187321 -1.652649 2.246425 1.854960 2.603106 2.042343
wb_dma_de/wire_adr1_cnt_next1 -1.255996 -0.003194 0.000641 0.244137 -1.062642 2.695384 -0.167903 -0.228904 -1.954437 -1.122970 2.452861 1.953554 3.094312 1.956423 -1.678808 1.814068 0.930601 -1.378040 2.995388 -0.049569
wb_dma_ch_sel/inst_u2 -0.280123 0.440338 -0.466415 0.997060 0.780954 -0.187767 -2.743948 -0.400077 -0.223920 0.966884 -1.829815 0.504031 0.525047 0.488594 1.187630 0.495573 -1.482742 -2.355565 -0.355575 0.698789
wb_dma_ch_sel/inst_u1 1.308755 2.029554 4.602314 -1.199196 -0.637864 1.307874 2.024354 -3.892200 -4.574385 -0.888704 3.517362 -0.832752 2.100242 -0.274827 -2.130119 -1.064751 4.533573 -0.545053 3.538199 -0.979492
wb_dma_ch_sel/inst_u0 0.258905 -0.164196 -1.168313 2.145386 1.994071 0.336059 -0.664231 -2.070788 -2.107943 0.516029 -2.336305 1.348983 -1.010415 -0.814139 0.431570 0.798097 0.811011 0.223684 0.304047 1.392927
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.191014 -0.132279 -1.108422 2.120345 2.024534 0.329898 -0.628520 -2.215118 -2.112741 0.568255 -2.331223 1.398841 -1.028545 -0.858458 0.340146 0.815013 0.906144 0.323500 0.374622 1.433876
wb_dma/wire_adr0 0.278718 -0.318778 6.182806 0.771872 0.882161 -2.555592 2.765195 -0.445844 -3.297792 1.093529 3.489204 -3.208066 0.132966 0.846264 2.209909 -3.603668 -0.319080 0.683672 -1.906575 -0.033334
wb_dma/wire_adr1 2.235467 -1.037971 -0.629882 0.046291 -3.869446 0.545850 -2.948279 -0.061038 -0.307254 0.162111 1.437368 0.878450 1.497337 0.166170 -0.039921 -2.041550 0.580654 -0.743756 1.972606 0.168384
wb_dma_ch_sel/assign_131_req_p0/expr_1 2.696405 1.458910 2.221385 -1.176507 -2.778510 1.353781 0.302124 -0.932766 -0.985480 -0.450565 3.389167 1.622841 1.469113 -1.331548 1.079759 -0.985500 0.461035 0.878914 0.259057 -0.630037
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.342710 -0.527133 1.241451 0.716439 0.433809 0.082794 0.424282 -2.680104 -2.342521 1.695781 0.900706 0.480695 -1.693936 -1.974829 0.669203 -0.443423 1.707935 2.072021 0.505866 0.800969
wb_dma_ch_rf/assign_18_pointer_we -0.688303 -0.652509 1.559736 -1.217824 -1.641762 -1.716826 -1.604852 -0.769437 0.035002 2.611858 0.241769 -1.730077 0.503197 0.074313 -0.469570 -1.597374 0.161436 -0.265453 -0.228423 -0.140463
wb_dma_ch_sel/wire_req_p0 2.651206 2.760495 3.748272 -2.548551 -0.763054 -0.367908 -0.123385 -4.971203 -1.135898 0.613362 2.626152 -1.337116 0.745523 -1.966081 -0.146170 -1.779609 4.401355 -1.733840 3.733470 0.334238
wb_dma_ch_sel/wire_req_p1 -0.292415 0.370417 -0.511012 1.035464 0.797189 -0.142851 -2.755336 -0.393996 -0.231010 1.007941 -1.808192 0.413893 0.470389 0.458614 1.174261 0.473376 -1.465324 -2.384872 -0.294057 0.699471
wb_dma/wire_ndnr 1.780638 2.176239 -1.535668 -2.601137 -1.189483 0.813473 0.701028 -2.769003 -1.732346 -1.162555 -0.052694 2.450035 0.763288 -0.383362 -2.277165 1.703228 3.571660 3.799734 2.422235 0.468401
wb_dma_de/reg_mast0_drdy_r 0.789997 -1.448679 -0.095398 0.475743 1.200286 1.079698 3.117547 -0.272291 -2.492239 0.035551 -0.782352 -3.133075 -4.228245 -1.926094 -1.649901 0.719728 3.201725 2.515442 0.306215 0.269654
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.328181 -0.135548 -1.098739 2.213833 2.069579 0.377760 -0.589306 -2.130861 -2.153054 0.493846 -2.389972 1.399213 -1.026951 -0.824276 0.454709 0.844955 0.878024 0.324575 0.286849 1.381260
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.130801 0.409963 5.696042 0.014650 1.456682 -3.053654 2.087670 0.036411 -1.891171 1.271846 3.068763 -1.972059 1.135561 2.111238 2.260972 -2.591026 -1.781272 0.453010 -2.760402 -0.437842
wb_dma_ch_sel/assign_137_req_p0 1.282082 0.899770 1.213017 -0.009485 -1.868243 0.241699 2.128865 0.516732 0.250975 -3.345851 0.003402 1.726941 -0.368699 -1.822456 0.461719 -1.043200 0.323454 2.458914 -2.423938 -1.539239
wb_dma_rf/wire_pointer2 0.803243 -0.622793 0.249536 0.974307 0.903810 -0.401609 0.890908 -0.103587 -2.501209 0.088944 -0.963743 -0.818473 -0.900468 -0.063047 -0.187905 -0.844471 0.878422 0.739168 -0.852179 0.435410
wb_dma_rf/wire_pointer3 -0.062231 -0.252960 -0.162002 1.123807 3.208483 -1.404534 2.675005 -3.073465 -0.621456 0.734207 -1.277673 -0.033121 -1.234255 -1.570395 -1.280571 -1.891442 2.913688 1.376056 0.974441 1.102610
wb_dma_rf/wire_pointer0 -2.323876 -1.757948 -2.421404 -1.049972 1.023444 -2.779025 -1.448690 -2.408698 -1.204890 2.294104 1.507867 1.124953 -1.319477 -0.887978 -3.005669 -3.199741 0.903715 1.870852 3.318970 3.295367
wb_dma_rf/wire_pointer1 0.565357 -0.587898 -0.693406 1.241268 1.340936 0.534756 2.098259 -1.857898 -1.999932 -0.405584 -0.678550 0.977957 -1.583674 -1.360662 -0.793230 0.384370 2.438373 2.675488 0.691378 0.761163
wb_dma_rf/wire_sw_pointer0 -1.836085 -0.711375 0.934027 -0.508712 -0.769390 -0.398382 -2.139103 -0.465642 -0.821409 1.667865 -0.810214 -0.187810 0.134473 0.001145 0.090598 -0.623675 0.510951 -1.736557 -1.108285 -1.065928
wb_dma_de/always_21/stmt_1 0.750340 -1.448521 -0.146055 0.521357 1.259114 1.116387 3.200307 -0.357265 -2.455696 -0.005902 -0.751801 -3.021090 -4.267522 -1.976407 -1.694125 0.779725 3.275627 2.651952 0.416763 0.331125
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.465769 1.730543 -1.662183 -2.967802 -2.653061 1.124838 0.137827 -2.010256 -3.457803 -2.214677 -0.798607 2.894659 0.699130 -0.644329 -2.743365 0.796916 3.965290 3.186465 0.857762 1.048286
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.278180 1.095992 -1.725548 -0.705389 -0.016261 -0.084140 2.144595 3.074002 0.566323 -2.342670 -1.978784 1.266637 0.060518 -0.393229 0.685073 -0.086400 -1.675397 0.937218 -4.627346 -0.448941
wb_dma_ch_arb/input_advance 0.671596 3.451590 0.062635 -1.255644 0.113013 1.060824 2.127419 -2.628932 1.054991 -3.257420 0.448977 4.570199 1.465293 -0.904590 0.035549 2.926035 1.472402 3.642129 0.904743 -1.280963
wb_dma_de/always_7/stmt_1 -1.510013 3.344496 -1.921920 -4.950505 -1.418748 0.162377 0.481700 -0.613344 2.995898 -1.074387 -1.000294 2.282593 0.539148 -1.015566 -2.531008 2.458744 0.209020 2.466631 -0.505450 -0.503626
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.210405 1.969532 1.540146 2.393996 2.356664 0.533765 2.075822 -2.214205 -2.261885 -2.957577 -1.687349 2.307131 -0.498469 -1.055225 1.864590 1.645145 1.096983 1.998813 -1.077842 -0.535700
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.330260 -0.596732 1.229409 0.775238 0.518262 0.058640 0.464387 -2.838765 -2.529289 1.764622 0.893141 0.498796 -1.777488 -2.020011 0.600751 -0.499141 1.888417 2.162344 0.577020 0.872170
wb_dma_de/always_3/if_1/cond 2.166754 -0.171006 0.258919 -0.058227 -2.520613 0.700629 -1.586363 0.707563 -0.231189 -0.528009 0.124152 -0.353090 0.226774 -0.367584 0.419764 -0.782627 0.070118 -0.624342 -0.037015 -1.106994
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.129034 3.768222 3.028630 -1.107845 0.938161 1.663207 3.272248 0.215377 -0.601043 -3.273160 1.716730 0.230444 1.834792 0.610984 1.088951 2.662597 0.148767 0.398899 -0.557406 -2.421875
wb_dma_ch_sel/assign_101_valid -2.211181 0.607271 4.691350 -1.340068 -4.847372 -1.621636 -0.318348 0.471764 -3.362802 -2.612730 2.750143 0.344701 2.108287 2.186120 -1.127182 -2.556319 -0.083696 3.741222 -0.651295 -1.001831
wb_dma_ch_sel/assign_98_valid -1.858300 0.609737 4.835358 -1.229861 -4.821294 -1.467727 0.076058 0.651777 -3.478571 -2.743855 3.047427 0.282258 2.302848 2.348310 -1.101359 -2.544109 -0.042341 3.917286 -0.663100 -1.143508
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.106648 2.139081 2.713590 0.235092 0.320495 0.228666 2.924353 0.030308 -0.001484 -3.598016 0.821646 0.958002 0.533172 -0.201356 1.526773 0.880773 0.193760 1.783679 -1.475580 -2.000563
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.994150 3.618551 3.396436 -1.185277 -1.468823 2.148367 1.595729 0.671587 -0.902701 -3.527850 1.792787 -0.121500 2.115055 0.288278 1.385349 1.756182 0.266583 -0.247044 -0.528552 -3.378996
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.257145 -0.161026 -1.104543 2.127035 1.984748 0.309155 -0.687378 -2.081966 -2.109673 0.539049 -2.369984 1.324281 -0.981015 -0.793651 0.419415 0.771941 0.827373 0.222208 0.281711 1.400999
wb_dma_rf/wire_ch7_csr -2.074398 1.631343 2.986451 -2.865393 -1.456791 -2.253854 -1.814654 -0.352902 -1.192640 2.232884 0.071810 -2.708339 1.026136 1.100248 -2.520126 -2.472796 -1.135164 0.505419 -0.828569 -1.730823
wb_dma_ch_sel/reg_csr -0.925507 3.360225 0.768980 -3.363416 4.565024 -2.175169 1.854171 0.292357 1.357678 3.843296 -1.218850 -2.217210 1.171244 0.683208 -1.161453 -0.388522 -2.472108 -1.403146 -3.346908 -1.674514
wb_dma_de/reg_next_state -0.406253 2.062116 0.792395 -0.866027 -0.148479 -3.091140 0.171175 0.127734 1.194856 -3.390728 -1.864948 -1.273670 2.682366 2.331629 -1.998897 -3.181073 0.282179 -2.114585 0.773200 1.646704
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.145656 3.364751 -1.242796 -1.122292 4.983882 -2.883017 5.984898 -1.784342 -0.737747 -0.599902 -0.239166 2.839600 4.749148 4.085771 -1.030803 0.159525 1.614713 5.095644 -0.044191 -1.042202
wb_dma_de/always_11/stmt_1/expr_1 2.095435 -0.157435 0.275275 -0.077968 -2.435328 0.589170 -1.577322 0.688341 -0.242535 -0.426738 0.092878 -0.342910 0.156967 -0.363154 0.377597 -0.787696 0.064742 -0.607338 -0.084770 -1.062293
wb_dma_ch_rf/input_ptr_set 0.551315 -0.561529 -0.674207 1.220968 1.295694 0.503425 2.042399 -1.737416 -1.916303 -0.416744 -0.674127 0.931356 -1.586715 -1.310336 -0.709369 0.328324 2.330883 2.584322 0.600435 0.753986
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 2.327413 -1.077695 -0.679128 0.081083 -3.923604 0.583171 -3.007129 -0.110041 -0.306340 0.209622 1.492348 0.976927 1.570444 0.149645 -0.014750 -2.057269 0.620604 -0.815282 2.134042 0.225174
wb_dma_ch_sel/assign_12_pri3 0.602042 -0.641575 -0.690471 1.277698 1.366506 0.516028 2.024017 -1.759400 -2.017946 -0.400670 -0.695649 0.889326 -1.593299 -1.327894 -0.745319 0.325444 2.374585 2.580296 0.573811 0.767896
wb_dma_de/assign_65_done/expr_1/expr_1 -1.130610 2.732693 -1.129766 -0.676077 0.881720 -0.756733 -0.806555 -1.523181 0.477353 -1.117424 -2.832940 4.114612 1.349180 -0.420238 0.299109 0.996484 -1.236750 0.770694 -2.018439 0.620592
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.559934 -0.580600 -0.693754 1.254972 1.291601 0.522347 2.039731 -1.749079 -1.946893 -0.417902 -0.668710 0.953571 -1.540619 -1.321247 -0.721815 0.366292 2.359436 2.631238 0.625439 0.762584
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.254294 0.438431 -0.455319 1.064686 0.802688 -0.146639 -2.731525 -0.413298 -0.248685 0.943518 -1.836790 0.477156 0.528568 0.511253 1.198774 0.540133 -1.511055 -2.346709 -0.339910 0.661799
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.094667 3.665301 3.136025 -0.996638 1.011559 1.650249 3.331303 0.193612 -0.646423 -3.174125 1.754177 0.110102 1.752186 0.600684 1.121023 2.680628 0.151382 0.386979 -0.541948 -2.389809
assert_wb_dma_ch_sel/input_valid -0.192014 0.002069 -1.073442 0.310823 0.458733 1.081431 1.215940 -1.703246 0.668490 -0.569458 0.312191 1.879181 -0.703833 -1.341016 -0.497039 1.368112 1.431426 1.939301 1.549583 0.317124
wb_dma/input_wb0_stb_i 5.829481 0.598217 0.827396 1.399198 -1.836386 2.303634 2.351338 3.097778 0.088327 -4.381586 0.288424 -0.087226 -0.645105 -1.236133 2.819164 0.592604 -0.229798 0.675610 -2.653196 -2.964107
wb_dma/wire_ch1_csr -1.947511 1.443696 1.891332 -2.606824 -0.744358 -1.128600 -0.688744 1.731763 -1.190126 1.691750 -1.686907 -3.603769 0.177240 1.311384 -3.540106 -1.137833 -1.743713 1.214544 -2.404904 -3.336179
wb_dma_rf/assign_5_pause_req -1.669173 2.091555 1.558827 0.762015 2.566138 -3.442875 -0.118900 -1.966714 2.329528 -1.782711 -2.661934 0.879561 0.476700 -2.133052 1.159554 -4.577876 -1.095398 -4.472754 -2.064895 3.300254
wb_dma_de/always_12/stmt_1 -1.108049 2.827161 -1.112556 -0.623484 0.899900 -0.696898 -0.631965 -1.569450 0.529359 -1.357640 -2.814401 4.291842 1.335783 -0.501409 0.318217 1.108530 -1.189073 0.953611 -2.083051 0.547413
wb_dma_wb_if/wire_wb_ack_o 0.068903 1.465003 0.906904 -2.006162 -1.023866 -1.298702 -3.090439 -1.527709 1.206154 1.060273 -1.100999 -1.192746 -1.323918 -1.057183 -0.063851 -2.628898 0.400778 -1.432786 -0.724618 0.027022
wb_dma_ch_rf/always_5/if_1/block_1 -0.700192 -0.728469 1.490416 -1.163708 -1.596441 -1.668931 -1.578289 -0.688984 0.090108 2.626946 0.286984 -1.774825 0.395186 0.058012 -0.503083 -1.581527 0.124299 -0.186333 -0.130544 -0.146787
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.184847 1.911273 1.591677 2.393615 2.333240 0.511221 2.106190 -2.145659 -2.178275 -2.955405 -1.542394 2.295019 -0.477842 -1.038926 1.878830 1.578479 1.066142 1.969145 -1.095958 -0.510871
wb_dma_ch_arb/assign_1_gnt 1.423526 2.398587 4.177948 0.005485 0.028366 1.186042 -0.330325 -4.472173 -5.142329 -0.228982 1.717924 -0.157615 2.350702 -0.056736 -0.861105 -0.609615 3.386327 -2.172168 3.121060 -0.340725
wb_dma_rf/input_dma_err 1.170136 1.960669 1.506831 2.312951 2.255811 0.502687 1.970632 -2.067686 -1.993877 -2.909740 -1.544391 2.298512 -0.382139 -0.988142 1.921239 1.641780 0.896739 1.843617 -1.109955 -0.534018
wb_dma/wire_wb0_addr_o 2.106797 -0.206791 0.252201 -0.071835 -2.483804 0.598207 -1.619916 0.687105 -0.245357 -0.448125 0.103990 -0.399781 0.162283 -0.356416 0.410207 -0.823469 0.054364 -0.690467 -0.091616 -1.051056
wb_dma_de/assign_73_dma_busy/expr_1 -2.657327 1.074398 0.530339 -1.057278 -1.453830 -0.298208 0.095446 -1.757905 3.518341 0.014163 -0.095183 2.923917 1.650606 -2.637569 0.322272 -3.155601 -0.250994 -2.900034 -1.624854 3.701731
wb_dma/input_dma_nd_i 0.664826 3.477806 0.077559 -1.300738 0.102360 1.008397 2.103500 -2.606020 0.967859 -3.250384 0.393111 4.479880 1.477655 -0.867669 0.021684 2.884241 1.452186 3.574538 0.878234 -1.295292
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -2.106558 -1.635561 0.529216 0.524242 -0.169024 -0.850305 1.082916 2.499038 2.015937 -0.054284 0.290126 -1.386811 -1.336410 -0.715793 0.357711 -2.043885 -2.014833 -0.970624 -2.529831 0.328094
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -2.043036 -1.716731 0.533623 0.611214 -0.170223 -0.776611 1.213559 2.530891 1.955500 -0.127088 0.374636 -1.418378 -1.375086 -0.727502 0.359436 -2.046125 -2.016412 -0.894480 -2.562913 0.258773
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.306049 0.403285 -0.510359 1.042615 0.826733 -0.139872 -2.788994 -0.440821 -0.260156 1.020683 -1.853908 0.421051 0.493558 0.510572 1.190245 0.501080 -1.515243 -2.411002 -0.288291 0.705214
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.149208 1.952028 1.620265 2.397483 2.352094 0.521643 2.093369 -2.199886 -2.094538 -2.882039 -1.493559 2.309343 -0.430810 -0.994345 1.905689 1.612999 1.037477 1.955805 -1.014194 -0.521288
wb_dma_ch_sel/assign_3_pri0 0.601514 3.489131 0.134790 -1.328057 0.058581 0.979200 2.083178 -2.712923 0.991183 -3.227716 0.428830 4.523111 1.486688 -0.856852 -0.043532 2.873945 1.521255 3.638021 0.895571 -1.273158
wb_dma_de/always_23/block_1/stmt_8 2.149888 -0.189195 0.285859 0.008710 -2.494768 0.657851 -1.565296 0.720986 -0.228175 -0.480259 0.156446 -0.367210 0.187419 -0.370287 0.456759 -0.785395 0.018187 -0.661328 -0.021895 -1.104409
wb_dma_ch_arb/always_2/block_1/stmt_1 1.547452 2.564520 4.055446 -0.160013 0.057629 1.270364 -0.190254 -4.183299 -4.857263 -0.385309 1.858085 -0.125436 2.593764 0.197683 -0.913412 -0.337427 3.161118 -2.124210 3.148737 -0.526305
wb_dma_de/always_23/block_1/stmt_1 -0.326880 2.101894 0.664337 -1.089219 -0.249572 -3.249456 0.069317 0.039111 1.098745 -3.383782 -2.097180 -1.140476 2.703435 2.292327 -2.132963 -3.071615 0.476957 -2.009285 0.704259 1.511438
wb_dma_de/always_23/block_1/stmt_2 -0.710255 2.767995 -1.450895 -4.053367 -0.582786 -0.319250 1.173862 -0.607690 0.512422 -0.921296 -1.861060 1.314943 -0.188431 -0.907604 -2.611559 1.544648 0.988718 2.921470 -1.357581 -0.107958
wb_dma_de/always_23/block_1/stmt_4 -1.399975 1.262908 0.108402 -2.589325 0.494185 -1.388546 3.060293 -0.208455 -0.313027 -1.741452 -2.488551 -0.575914 -1.645252 -2.093242 -2.649962 -1.943167 2.087532 1.376304 -3.153472 0.435387
wb_dma_de/always_23/block_1/stmt_5 4.151785 3.154800 -1.496588 -1.020448 2.536625 0.714970 3.872585 -2.215903 -1.785822 -1.813061 -1.938634 2.067220 0.902033 0.405504 -0.862302 3.161364 2.947325 4.530864 0.191283 -1.459815
wb_dma_de/always_23/block_1/stmt_6 3.833701 2.082269 -1.023932 -0.276930 -0.024737 1.585423 2.219744 1.626833 0.801190 -3.340189 -0.555213 1.968966 0.671774 -0.309772 1.589239 2.300621 -0.445955 1.326107 -1.978686 -1.656889
wb_dma_rf/inst_u25 1.242906 1.933414 1.532683 2.279377 2.260899 0.533571 2.082987 -2.065386 -2.046233 -2.933223 -1.528172 2.312436 -0.390461 -0.996381 1.874919 1.608255 0.963646 1.946636 -1.085345 -0.544873
wb_dma_wb_mast/input_mast_go -0.251770 0.403039 -0.539810 1.058859 0.845396 -0.121200 -2.670599 -0.472294 -0.237044 0.923797 -1.839231 0.507739 0.514465 0.453898 1.191152 0.551745 -1.453424 -2.331546 -0.326289 0.702652
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.421192 0.673554 -1.762344 -1.440157 -0.777311 -0.124944 0.220014 2.469978 3.157818 -0.996329 -0.677380 1.538657 0.545758 -0.438247 0.385069 -0.034381 -2.518938 -0.720102 -2.944876 -0.135678
wb_dma_ch_sel/assign_125_de_start/expr_1 -2.110202 -0.221751 -0.919119 -0.280673 -2.501773 0.170020 -2.658403 2.574494 -2.450472 -4.925520 -3.176572 0.496623 -1.591569 -0.704660 -1.995267 -0.152108 -0.733312 -2.086638 -2.447923 -0.303357
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.211522 1.229167 1.436359 -0.626693 -0.485540 -2.135787 -1.782839 -0.602612 1.111357 -1.683946 -0.891204 0.121753 1.046359 -1.092831 0.462526 -3.911551 -0.874104 -4.996071 -1.030001 3.143806
wb_dma_ch_sel/assign_151_req_p0 1.363943 0.827570 1.217514 0.048603 -1.693441 0.132829 2.140431 0.547498 0.118231 -3.277985 -0.185514 1.489567 -0.542399 -1.882143 0.431557 -1.168825 0.368791 2.351885 -2.565435 -1.475086
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.199078 2.142182 0.595424 -0.132088 1.552079 0.785025 1.237173 -1.572750 -2.245576 -1.471944 -2.304763 -0.194021 -1.577664 -1.022165 0.021908 2.566784 1.766680 1.735327 -0.627104 -0.521908
wb_dma_wb_mast/reg_mast_dout -0.652796 0.762809 1.692466 -3.520191 0.124706 -3.757547 -1.697295 -0.830572 0.441053 2.528824 -1.290220 -3.549703 0.130799 0.613905 -1.694410 -4.123386 0.697120 -1.861201 -1.405354 -2.054886
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.288387 0.341273 5.696642 0.034353 1.461542 -3.102093 1.889551 -0.099797 -1.834287 1.314727 3.080142 -2.030893 1.140139 2.056418 2.202300 -2.696459 -1.740508 0.109335 -2.543110 -0.223786
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.285765 0.418088 -0.548709 1.059322 0.865374 -0.167076 -2.830990 -0.428696 -0.267046 1.007165 -1.899299 0.471336 0.486694 0.498990 1.240195 0.555706 -1.524906 -2.463327 -0.345918 0.727320
wb_dma_ch_sel/assign_100_valid -1.767654 0.726404 5.057731 -1.395969 -4.972660 -1.601642 -0.008155 0.782427 -3.301245 -2.817467 3.111203 0.050272 2.232351 2.321888 -0.999566 -2.556020 -0.174836 4.040399 -0.719348 -1.307927
wb_dma_ch_sel/assign_131_req_p0 2.614884 1.663775 2.318011 -1.391207 -2.967645 1.385238 0.072943 -1.042500 -0.970532 -0.445381 3.519475 1.752534 1.634604 -1.313087 1.062276 -0.803599 0.454859 0.824093 0.376777 -0.718767
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.261771 0.802631 1.232952 0.129474 -1.714144 0.219452 2.282192 0.448860 0.202776 -3.363245 -0.025400 1.645045 -0.566516 -1.924178 0.435290 -1.032191 0.389997 2.542171 -2.441258 -1.533089
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.032067 2.009438 2.739569 0.375925 0.364768 0.254300 3.001613 0.036885 -0.021184 -3.598058 0.887523 0.912998 0.478826 -0.290823 1.551697 0.807186 0.200060 1.815528 -1.460051 -2.007394
wb_dma_ch_rf/input_dma_done_all -0.734324 2.691030 -1.712397 -4.046485 -0.528580 -0.196186 1.302452 -0.704785 0.536521 -0.912296 -1.929775 1.447501 -0.380289 -1.081712 -2.784892 1.678082 1.093874 3.193084 -1.313191 -0.082798
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.317649 3.581978 -1.935701 -3.349368 3.726318 -0.872730 3.478802 -3.193605 -0.541783 0.840442 -3.350579 -1.224155 0.017821 -0.007996 -3.163115 1.818307 4.242202 2.862401 1.117166 -0.869500
wb_dma_pri_enc_sub/wire_pri_out 0.264584 -0.197742 -1.143329 2.129503 2.036969 0.244206 -0.794853 -2.050260 -2.170954 0.615379 -2.432947 1.270270 -0.984812 -0.759859 0.462280 0.676638 0.752663 0.119475 0.216806 1.464286
wb_dma_ch_rf/input_wb_rf_din 5.483859 0.984233 1.088930 -4.232854 -3.560889 -3.103730 0.340361 6.225703 -3.659336 0.606589 0.488037 -5.219161 1.034377 3.054822 -0.516577 -3.639605 -2.094225 2.483524 -4.339207 -0.348705
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -0.938209 2.987293 -2.045927 -2.932510 0.171995 -0.374350 -1.346898 -1.042127 0.284592 -0.008010 -3.567050 1.768567 0.091743 -0.581010 -1.530792 2.019039 -0.326351 0.821255 -1.531445 0.577825
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.120675 0.961552 1.278974 -0.099302 -1.808587 0.120508 2.093146 0.468935 0.343889 -3.306576 -0.026850 1.656297 -0.375723 -1.829132 0.429451 -1.045189 0.281253 2.441806 -2.446403 -1.551699
wb_dma_ch_sel/assign_139_req_p0 1.240806 0.747674 1.192807 0.211582 -1.628828 0.235765 2.171576 0.365008 0.223717 -3.209786 -0.024773 1.645490 -0.562229 -1.933987 0.481725 -1.087434 0.416053 2.454625 -2.346723 -1.478572
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.270390 0.484854 -0.431404 0.939488 0.751976 -0.211414 -2.838325 -0.386448 -0.244188 1.017848 -1.822391 0.381673 0.573642 0.567604 1.179498 0.436871 -1.555233 -2.479891 -0.375843 0.677625
wb_dma_ch_sel/always_38/case_1 -2.068150 -0.235804 -1.119028 -0.127432 -2.319187 0.214435 -2.661919 2.523683 -2.653916 -5.028826 -3.364480 0.612094 -1.685592 -0.735802 -2.043524 -0.111790 -0.701012 -1.980220 -2.462992 -0.232823
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.005912 2.798459 3.867748 -0.778398 -0.770805 -2.160361 -1.829469 -0.984523 -1.511618 -3.549527 0.988644 -2.349185 1.084616 2.066949 -2.174730 -2.953007 -1.236643 -0.952102 2.870782 1.625287
wb_dma/constraint_wb0_cyc_o -0.282488 0.429368 -0.503834 1.040183 0.799286 -0.129568 -2.749755 -0.401255 -0.214597 0.944003 -1.837747 0.504864 0.497551 0.471512 1.216359 0.514097 -1.505354 -2.367745 -0.327263 0.691521
wb_dma/input_wb0_addr_i 1.785497 2.153662 1.490163 -3.621212 -0.546465 -2.513669 -3.815088 1.638340 -2.045967 1.602911 -0.850589 -1.790692 1.774161 2.036651 1.177930 -4.811324 -1.784864 -4.998544 -4.543277 0.437418
wb_dma_de/input_mast1_drdy -0.480080 2.229477 1.404740 0.288013 1.246233 -1.279307 -1.988740 -2.130394 -2.316616 -0.054526 -2.223889 1.476754 1.500624 0.823016 0.901412 0.168158 -0.403284 -0.895194 -1.001137 0.206445
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -2.229049 -0.367520 -1.125957 -1.281937 -0.784716 -1.047170 -0.863819 1.539827 2.389337 0.744269 -0.493985 0.315561 0.243342 -0.118785 -0.618434 -1.267680 -2.162364 -1.063895 -1.778067 0.718510
wb_dma_wb_if/input_wb_ack_i -0.041813 2.423977 2.467166 -4.381104 -1.809415 -4.492893 -5.272706 -2.258200 1.630311 2.056144 -3.038697 -4.162331 -1.158248 -0.022374 -1.339181 -5.316077 1.099534 -1.458406 -1.084665 -1.891486
wb_dma_ch_sel/wire_pri_out 0.290113 -0.153217 -1.151257 2.234026 2.084168 0.356183 -0.795132 -2.160598 -2.134282 0.619806 -2.436131 1.395242 -1.004941 -0.797022 0.485750 0.844413 0.812458 0.145409 0.308002 1.413946
wb_dma_de/input_nd 0.694540 3.545120 0.090099 -1.295372 0.085822 1.038630 2.189028 -2.690621 0.948632 -3.380839 0.378375 4.598225 1.507965 -0.884604 0.001984 2.940587 1.500285 3.720142 0.852280 -1.292213
wb_dma_rf/input_ch_sel -2.097591 -0.240532 1.242125 -0.407859 1.455807 -1.544441 2.981233 -1.424629 2.522959 1.449688 -1.495802 -1.982673 -1.350701 -3.307721 -0.683875 -4.783477 1.854092 -3.165489 -2.160353 3.846115
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -4.080709 0.080134 5.053837 -0.037742 1.361124 -3.871949 0.539378 -0.433932 0.587012 1.283769 2.136203 -1.324418 0.363107 1.331392 3.100798 -2.344817 -1.961249 -0.908763 -2.619411 0.365666
wb_dma_de/always_23/block_1/case_1 -0.174797 1.970232 0.695513 -0.947060 -0.241405 -3.196369 0.055225 0.077658 1.021358 -3.205399 -2.121984 -1.162592 2.727736 2.207488 -1.897129 -3.180279 0.463298 -2.219771 0.527601 1.633138
wb_dma/wire_pause_req -1.818165 2.244078 1.596480 0.503104 2.508536 -3.591461 -0.142045 -1.880432 2.449983 -1.702203 -2.834507 0.985930 0.764737 -2.043412 1.082201 -4.721158 -1.214832 -4.690530 -2.409012 3.363736
wb_dma_wb_if/input_mast_go -0.316274 0.396184 -0.441328 0.973141 0.778594 -0.208951 -2.804212 -0.395770 -0.225148 1.044646 -1.805085 0.427017 0.567784 0.502468 1.176275 0.441241 -1.505578 -2.461773 -0.350774 0.730428
wb_dma_ch_rf/input_de_csr 0.015050 0.142769 -1.210557 -1.375482 2.518749 -1.056971 1.898798 -2.643287 -0.821282 1.999226 -2.243628 -2.346138 -2.372430 -1.611042 -3.237016 -0.750932 3.729803 1.330532 1.489889 1.111988
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.228989 -0.100560 -1.066800 2.080945 1.993344 0.328334 -0.717900 -2.153195 -2.161927 0.531746 -2.409471 1.360472 -0.937646 -0.758383 0.449650 0.781632 0.795820 0.190736 0.285790 1.361977
wb_dma_de/input_mast0_din 2.771776 -0.569385 -1.519721 -0.252799 4.658525 -0.575249 4.727128 -1.227156 -1.396569 2.194848 -2.878905 -5.080431 -3.354601 -0.846073 -2.782885 -0.101406 4.253109 1.660373 0.729414 0.054804
wb_dma_pri_enc_sub/always_3 0.258019 -0.212120 -1.221481 2.213366 2.077975 0.339110 -0.772381 -2.154040 -2.094413 0.629377 -2.446547 1.401042 -1.021657 -0.854656 0.473897 0.821843 0.802825 0.176831 0.343913 1.472588
wb_dma_pri_enc_sub/always_1 0.289762 -0.102770 -1.102878 2.160174 2.039488 0.328941 -0.762293 -2.119303 -2.132930 0.528837 -2.478733 1.355698 -0.940795 -0.760361 0.500334 0.813044 0.736354 0.123158 0.214814 1.379872
wb_dma_ch_sel/reg_adr0 0.285273 -0.381695 6.128708 0.841000 0.988207 -2.559363 2.898844 -0.394141 -3.267080 1.087945 3.477071 -3.265443 0.129821 0.850873 2.203038 -3.693084 -0.340708 0.656044 -1.941055 -0.036677
wb_dma_ch_sel/reg_adr1 2.271418 -0.999323 -0.664344 0.048095 -3.860680 0.613070 -2.890991 -0.149867 -0.329851 0.140367 1.460290 0.925801 1.529655 0.150703 -0.037260 -1.998029 0.621994 -0.732746 2.075147 0.180017
wb_dma_ch_sel/assign_1_pri0 0.613541 3.517389 0.090396 -1.288709 0.100031 1.076094 2.239204 -2.797602 0.992809 -3.378912 0.435943 4.724669 1.465829 -0.986668 -0.058197 2.976062 1.613916 3.845273 0.919129 -1.261647
wb_dma_ch_pri_enc/wire_pri26_out 0.251654 -0.199939 -1.186296 2.183725 2.066164 0.329165 -0.708433 -2.154105 -2.130322 0.591759 -2.368122 1.401701 -1.032082 -0.815291 0.435767 0.834472 0.844748 0.215475 0.354319 1.436623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.078486 2.201497 2.711379 0.183771 0.300326 0.261950 2.947849 -0.008621 0.010980 -3.669678 0.868652 1.039685 0.614597 -0.216195 1.505930 0.922107 0.186855 1.852474 -1.433101 -2.053154
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -1.176207 2.722995 -1.090533 -0.747863 0.766570 -0.874612 -0.794944 -1.361056 0.637136 -1.120531 -2.737731 4.036339 1.383034 -0.421382 0.268422 0.869116 -1.382854 0.667572 -2.157184 0.630477
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 9.656137 2.413536 -0.475663 -0.688761 2.379816 0.806941 7.396238 5.615272 -3.028434 -2.453361 -1.026056 -2.961023 1.727112 2.680583 0.969818 0.819328 -0.891920 2.199901 -5.733768 -3.390803
wb_dma/wire_ptr_set 0.572164 -0.551898 -0.731661 1.217737 1.360583 0.571768 2.064166 -1.836142 -1.989265 -0.419118 -0.686852 1.008852 -1.571223 -1.387930 -0.762109 0.394953 2.409000 2.657172 0.691012 0.759770
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.313736 -0.170111 -1.180470 2.247008 2.125627 0.338226 -0.843307 -2.139924 -2.203399 0.582862 -2.532332 1.384006 -0.985991 -0.798271 0.518460 0.854618 0.774347 0.116403 0.251195 1.475782
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -1.116271 3.056901 -2.088746 -3.150595 0.117547 -0.479347 -1.605886 -1.071424 0.445695 0.210500 -3.644452 1.797092 0.252191 -0.476660 -1.547628 1.982026 -0.492774 0.604735 -1.598365 0.631577
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.991674 1.993425 2.731981 0.348177 0.371435 0.251228 3.004034 0.013318 -0.065477 -3.608562 0.849420 0.904507 0.378371 -0.313230 1.525725 0.809087 0.273738 1.824140 -1.446244 -1.983706
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.940504 3.454907 1.080811 -1.556453 -0.337085 0.058473 1.012061 -0.913790 0.396479 -2.774608 0.078484 2.716594 2.169817 0.390985 0.531759 1.634252 0.038134 1.755191 -0.651999 -1.628366
wb_dma_de/reg_ptr_set -4.458433 -2.980408 -0.754731 0.335352 -1.300724 1.729206 2.183705 2.091994 -3.293565 -2.052814 -1.673825 -0.742100 -3.172096 -1.425839 -3.662896 -0.119597 1.935953 0.876678 -2.689171 0.757042
wb_dma/wire_dma_nd 0.699627 3.390673 0.038225 -1.244672 0.110563 1.031187 2.133528 -2.569472 0.950455 -3.267176 0.356162 4.472835 1.396808 -0.910500 0.013078 2.902024 1.519144 3.629461 0.838056 -1.277294
wb_dma_rf/assign_3_csr -0.368894 -0.322347 -1.138825 -0.210184 0.607083 -1.970886 -1.577305 1.371446 0.257201 -1.623790 -0.877393 -1.056291 -1.147814 0.242686 -0.710029 -1.010191 -1.376804 -1.456733 0.338765 0.604581
wb_dma_rf/assign_4_dma_abort 1.272848 1.829822 1.634189 2.543273 2.386446 0.541746 2.073216 -1.989562 -2.161363 -2.946403 -1.576791 2.161319 -0.487884 -0.986729 2.073583 1.554708 0.921681 1.760642 -1.250722 -0.562117
wb_dma_ch_sel/assign_123_valid -0.726588 1.101314 0.948549 0.172972 0.747250 -0.343563 3.887393 -0.118955 0.444748 -3.104273 -0.210155 2.071371 -0.749373 -1.590866 0.158437 -0.183502 0.314674 3.166232 -2.559533 -0.526820
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.087729 4.964747 1.421301 -2.764129 0.376049 1.528167 1.457508 -0.689011 -0.194273 -2.452037 0.988555 1.873916 3.360031 1.167925 0.229335 3.453002 0.009958 0.310660 0.219751 -2.002053
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -2.277570 -0.351085 -1.060741 -1.369131 -0.912231 -1.108453 -0.901446 1.619623 2.367542 0.808560 -0.445606 0.254769 0.316351 -0.048918 -0.653548 -1.396001 -2.209809 -1.071170 -1.821142 0.734329
wb_dma_rf/wire_ch4_csr -2.154128 1.532296 3.123760 -3.015553 -1.602247 -2.387543 -2.028096 -0.503620 -1.241235 2.469419 0.230268 -2.773650 0.946117 0.976003 -2.497437 -2.789882 -1.037353 0.318031 -0.748437 -1.531688
wb_dma_ch_rf/always_1/stmt_1/expr_1 -2.042630 -1.676294 0.593244 0.627644 -0.096740 -0.805574 1.222109 2.544052 1.983980 -0.176697 0.316429 -1.414964 -1.367099 -0.732335 0.393596 -2.004184 -2.003876 -0.891547 -2.574285 0.288902
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.195534 0.452114 5.671675 0.052085 1.523419 -3.005192 2.068847 -0.208793 -1.866882 1.179579 3.162711 -1.801779 1.316483 2.133817 2.243483 -2.509531 -1.585313 0.278927 -2.376001 -0.307204
wb_dma_ch_pri_enc/wire_pri0_out 0.287863 -0.155244 -1.114310 2.175631 2.057478 0.347266 -0.648319 -2.166184 -2.164453 0.550876 -2.367732 1.363636 -1.026266 -0.845402 0.432938 0.844591 0.858937 0.247524 0.356363 1.409254
wb_dma_ch_rf/assign_10_ch_enable -1.900401 2.972084 3.891645 -0.872640 -0.595026 -2.019944 -1.760424 -0.864175 -1.540840 -3.340604 0.893482 -2.419635 1.107752 2.090289 -1.945793 -2.723131 -1.368757 -1.140305 2.585384 1.568256
wb_dma_wb_slv/reg_slv_we -0.052431 -0.138067 4.465410 -1.462776 -4.266535 -1.715279 -1.655395 -1.591950 -2.079870 4.287000 -1.598912 -1.842822 4.301679 2.266495 1.159364 -1.856485 3.149326 -1.189493 -2.566619 -0.328274
wb_dma_de/input_txsz -0.851517 1.656542 -3.256912 -3.036447 -2.687745 0.086323 -3.189199 -0.857522 -1.429319 -0.636269 -3.014469 3.508955 1.232313 -0.330493 -2.209391 0.112630 0.572088 0.178612 -1.102351 2.368213
wb_dma_wb_if/wire_mast_dout -0.787780 0.719520 1.646331 -3.454952 0.087554 -3.714990 -1.706249 -0.783969 0.527001 2.445254 -1.344641 -3.479948 0.039446 0.502429 -1.661862 -4.098501 0.645989 -1.910296 -1.478269 -1.991745
wb_dma_ch_rf/wire_ch_enable -2.109082 2.852135 3.986377 -0.790186 -0.673685 -1.994376 -1.885020 -1.154756 -1.642302 -3.346718 1.333929 -2.308885 1.206366 2.060950 -2.159834 -2.955269 -1.340681 -1.203595 3.105723 1.778698
wb_dma_rf/wire_csr_we -0.551236 0.505670 1.483117 1.659691 2.023506 -3.095539 1.793373 -1.649789 1.516662 -0.102696 -3.485195 2.295749 0.506785 -2.341525 2.825837 -3.053327 0.708455 -0.983156 -4.921901 0.455929
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.264696 0.392777 -0.435339 0.971173 0.789146 -0.184753 -2.729754 -0.377894 -0.210669 0.959674 -1.771205 0.415829 0.537283 0.491428 1.177560 0.444563 -1.511127 -2.372672 -0.309048 0.677338
wb_dma_ch_sel_checker/input_dma_busy 0.790475 -0.593896 0.291333 0.944919 0.843558 -0.426792 0.857290 -0.090499 -2.505043 0.104553 -0.968100 -0.840258 -0.846522 -0.027494 -0.210312 -0.894669 0.873514 0.730153 -0.909636 0.429240
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.210787 0.388778 -0.557955 1.154115 0.868276 -0.068291 -2.710094 -0.473482 -0.280132 0.957667 -1.852720 0.516995 0.464668 0.460589 1.206709 0.592380 -1.450628 -2.306509 -0.293242 0.727836
wb_dma_ch_rf/assign_9_ch_txsz -0.828703 -0.352092 -3.642403 -2.952421 -4.562471 0.076413 -4.977511 -0.730344 -1.619318 0.646113 -3.442254 3.069250 1.047750 -0.290128 -2.057697 -1.447915 0.526717 -0.178070 -1.595468 2.620482
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.378173 -0.546174 1.232354 0.700049 0.440934 0.028199 0.461287 -2.662574 -2.442929 1.648720 0.872745 0.442750 -1.691171 -1.937355 0.627491 -0.509270 1.736047 2.113275 0.461927 0.783144
wb_dma_de/assign_65_done -0.944632 3.012086 -2.020900 -3.064213 0.179946 -0.469042 -1.407361 -0.991686 0.359961 0.086456 -3.549809 1.647282 0.140805 -0.474942 -1.496358 2.000130 -0.431888 0.681327 -1.617352 0.581560
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -0.318868 0.824606 1.381008 1.091069 -0.542416 1.319985 0.321959 -1.273256 -3.916384 -3.598558 -3.184733 0.703594 -0.601344 -1.209129 -1.462982 0.131035 3.110236 -0.546812 -1.302124 -1.386696
wb_dma_de/always_2/if_1/if_1 -5.690601 -0.104946 4.867617 -0.046819 -0.727986 -0.151695 -0.982847 -1.238058 -3.313664 1.082997 3.068332 0.356882 2.420864 2.126138 -0.634011 -0.928000 -1.133895 -1.224513 -0.214803 -0.573739
wb_dma_wb_mast/assign_2_mast_pt_out 0.245207 1.515307 0.734298 -2.015849 -0.895887 -1.196873 -3.200803 -1.568832 1.619216 1.124143 -1.114722 -1.196163 -1.405411 -1.146690 0.118254 -2.556570 0.331723 -1.649394 -0.549093 0.134153
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.262255 0.894296 1.293138 0.058059 -1.653772 0.157733 2.207719 0.344531 0.138697 -3.320437 -0.119982 1.633226 -0.500300 -1.898286 0.394978 -1.078166 0.456694 2.493218 -2.434895 -1.478589
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.292870 -0.117551 -1.108158 2.204288 2.037459 0.340282 -0.729976 -2.126042 -2.193716 0.563710 -2.436117 1.332219 -0.985998 -0.767549 0.459601 0.822244 0.816432 0.154992 0.277290 1.414840
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.232028 1.894970 1.531860 2.359591 2.308840 0.529124 2.002100 -2.038360 -2.037166 -2.891112 -1.521226 2.280234 -0.418861 -0.951669 1.962283 1.609029 0.931866 1.823505 -1.118485 -0.510923
wb_dma_ch_sel/assign_112_valid -0.796564 1.117139 0.981554 0.087007 0.731611 -0.442033 3.893013 -0.147678 0.374147 -3.033360 -0.324958 2.012666 -0.713318 -1.535636 0.026688 -0.263676 0.305422 3.184921 -2.636122 -0.487559
wb_dma_de/always_23/block_1/case_1/block_8 0.505225 -1.787050 -0.281457 0.191365 -0.239973 1.500076 2.590145 0.458107 -4.163720 -1.215865 -1.550109 -2.338049 -4.185696 -2.173706 -1.973119 -0.060238 3.585610 1.957980 -1.352332 0.805821
wb_dma_de/always_23/block_1/case_1/block_9 0.540864 -1.820718 -0.327128 0.362272 -0.181231 1.543790 2.602298 0.472801 -4.237062 -1.299586 -1.611347 -2.238076 -4.223427 -2.243018 -1.887827 -0.007574 3.561379 2.001802 -1.413446 0.850289
wb_dma_ch_rf/assign_28_this_ptr_set 0.008833 -0.376099 -0.312837 1.232568 3.347618 -1.329800 2.835999 -3.183598 -0.765170 0.721107 -1.342613 -0.080391 -1.437248 -1.642999 -1.420092 -1.809800 3.092570 1.594967 1.146440 1.187357
wb_dma_de/always_23/block_1/case_1/block_1 -0.006945 1.874127 -0.307866 -1.596469 0.411943 -3.816986 -0.195101 1.210864 -0.883003 -3.800816 -2.225625 -2.344580 1.591171 3.845402 -3.450695 -1.376205 0.220116 0.341559 1.510948 -0.400347
wb_dma_de/always_23/block_1/case_1/block_2 -1.120465 1.182578 1.441302 -0.675699 -0.570791 -2.272868 -1.833877 -0.535042 1.105851 -1.559930 -0.912574 -0.012741 1.028658 -1.065344 0.512631 -4.127078 -0.846229 -4.941322 -1.106011 3.094786
wb_dma_de/always_23/block_1/case_1/block_3 0.483969 3.725148 -1.030440 -2.798426 0.987450 -0.325398 0.392062 -0.271994 -1.763522 -0.725562 -0.945409 1.961495 5.389896 4.645908 -1.820592 2.714257 0.041528 -0.687647 0.106864 -0.903645
wb_dma_de/always_23/block_1/case_1/block_4 -1.187838 3.775721 -1.448095 -2.763662 3.021843 -0.542004 1.867561 -0.554800 -1.380932 -0.541906 -0.845562 2.290699 5.120625 4.900880 -2.111034 3.665531 -0.103000 -0.108829 0.268012 0.045668
wb_dma_ch_rf/always_27 -2.167586 0.333984 0.132692 0.094537 -1.015505 0.450366 -0.132205 0.131091 -1.820483 -2.762147 -3.722168 0.836553 -0.589658 -1.383341 -2.184666 -0.892748 1.322997 -1.172071 -2.812161 -0.704512
wb_dma_de/always_23/block_1/case_1/block_7 -0.006274 -0.994534 1.187032 -0.566227 -1.056555 -1.862541 1.516700 -0.960071 -1.873080 -0.960801 -2.623644 -4.785925 -4.988567 -2.410915 -3.488229 -2.814585 4.140089 4.284417 0.636661 0.394753
wb_dma/assign_4_dma_rest -0.579128 0.218881 0.356507 0.080074 2.100252 -1.808605 0.851826 -1.498858 1.141658 1.095238 -0.799318 -0.871444 0.006762 -0.417035 -0.721296 -2.044955 0.834843 -0.909866 0.487234 0.424156
wb_dma_ch_rf/always_23/if_1 2.302521 -1.032637 -0.698682 -0.004741 -3.968580 0.532503 -3.013752 -0.116087 -0.291501 0.180906 1.413600 0.934452 1.516631 0.124569 -0.059581 -2.079949 0.599496 -0.760339 2.027863 0.239209
wb_dma_ch_sel/reg_ndr_r 0.684684 3.481460 0.035440 -1.327821 0.075191 1.051046 2.157770 -2.642874 1.002297 -3.279331 0.364563 4.520020 1.485365 -0.907244 -0.026403 2.933914 1.543134 3.705408 0.890632 -1.263649
wb_dma_de/assign_66_dma_done/expr_1 -4.204586 0.604548 0.040471 0.092094 1.169513 0.018400 1.255133 -0.529843 -1.722470 -2.476310 -3.732905 1.231836 -0.634853 -0.953893 -2.467891 0.034205 1.255652 -0.701283 -2.744334 0.259592
wb_dma_ch_sel/reg_req_r -0.181945 -1.345978 0.017199 0.143105 1.682831 -0.297895 3.172904 -0.923817 -2.760046 -0.306648 -2.315804 -2.874426 -3.790913 -2.514690 -2.504275 -2.018310 4.122386 0.797998 -0.960681 1.253409
wb_dma_ch_rf/reg_pointer_r -3.152505 -0.773975 0.942679 -3.304997 -0.724350 -4.717668 -3.268716 -1.170570 -0.313168 4.201769 0.788477 -1.899713 -0.114620 -0.060124 -2.248496 -3.954734 -1.043593 -0.322089 0.071083 1.117037
wb_dma_ch_sel/assign_105_valid -0.655806 1.191308 0.950215 0.056300 0.719826 -0.341366 3.966646 -0.120536 0.421664 -3.124260 -0.282971 2.116383 -0.681119 -1.576691 0.076640 -0.157436 0.314431 3.239352 -2.609970 -0.533513
wb_dma_ch_pri_enc/wire_pri5_out 0.319519 -0.231096 -1.241325 2.303992 2.135181 0.431167 -0.710378 -2.149085 -2.164184 0.551144 -2.472367 1.455010 -1.081889 -0.880018 0.457847 0.892754 0.863936 0.248543 0.305450 1.467189
wb_dma_ch_sel/always_39/case_1 0.790205 3.478703 0.097617 -1.250421 0.115927 1.045885 2.234600 -2.593691 0.936076 -3.357227 0.366056 4.492867 1.484468 -0.861976 0.091740 2.939891 1.517406 3.643665 0.801969 -1.314250
wb_dma_ch_sel/always_6 0.483373 -1.732358 -0.285985 0.216182 -0.247194 1.528383 2.612967 0.469850 -4.195643 -1.324125 -1.559306 -2.298276 -4.163576 -2.205478 -1.905698 -0.006532 3.556981 2.010843 -1.417030 0.768954
wb_dma_ch_sel/always_7 0.643088 -0.281543 -1.778672 -1.216481 0.602350 0.909551 1.280200 -1.303290 -2.125187 0.892525 -1.568523 -1.368052 -2.760394 -1.400016 -2.629597 1.511945 3.165732 2.540832 1.134808 0.747470
wb_dma_ch_sel/always_4 -1.734940 0.197531 -0.037212 -0.043748 -3.179314 2.205574 -1.065585 1.490263 -3.098555 -3.903404 -2.992580 1.752503 -0.619326 -1.062245 -1.486175 1.040081 0.623713 -0.423636 -3.416988 -1.025158
wb_dma_ch_sel/always_5 -3.846996 -0.164806 -1.491091 -0.147138 -0.298449 -0.231340 -1.324433 2.086628 -2.241845 -4.597432 -3.363297 0.877983 -1.940277 -0.415446 -2.311929 0.709458 -0.838483 -1.438714 -2.351786 0.789504
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -2.527079 1.539851 3.424365 -0.846477 -0.752031 -0.357574 0.260177 -0.989274 -1.451668 0.135932 0.843919 1.332817 3.764509 0.554946 0.341986 -3.438386 -0.353263 -4.161031 -2.671069 2.163664
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 3.930727 3.535395 3.405524 -1.183418 -1.371999 2.017104 1.648014 0.754462 -0.908707 -3.508381 1.659987 -0.259779 1.960135 0.265434 1.373820 1.635402 0.198367 -0.292549 -0.683360 -3.323519
wb_dma_ch_sel/always_1 -0.070764 -1.536795 0.125000 0.150136 1.653134 -0.306676 3.190562 -0.763074 -2.902454 -0.087517 -2.128883 -3.314348 -3.902511 -2.370501 -2.518262 -2.088899 4.080413 0.749902 -0.907070 1.214427
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.588662 -0.591726 -0.724667 1.184472 1.297116 0.490932 2.036798 -1.769382 -1.951503 -0.413805 -0.698680 0.961878 -1.562690 -1.328760 -0.757891 0.370775 2.336859 2.611899 0.622873 0.777552
wb_dma_ch_sel/always_8 -0.124055 -0.222999 -0.207276 1.165559 3.366286 -1.438899 2.696646 -3.206448 -0.551435 0.755870 -1.368261 0.000869 -1.272901 -1.610010 -1.306821 -1.897264 2.962668 1.310923 1.033378 1.173959
wb_dma_ch_sel/always_9 0.610696 -0.628437 -0.671400 1.211635 1.304315 0.456486 1.988456 -1.666394 -1.980235 -0.378616 -0.661818 0.804619 -1.575112 -1.291579 -0.697240 0.254010 2.320123 2.513368 0.555960 0.757531
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.319548 -0.128398 -1.160315 2.272149 2.113131 0.326888 -0.749842 -2.165707 -2.264804 0.560663 -2.536630 1.372582 -1.049661 -0.802197 0.514850 0.846407 0.806908 0.175001 0.241541 1.422883
wb_dma_de/assign_67_dma_done_all -0.784320 2.800144 -1.547931 -4.263357 -0.715598 -0.270713 1.167480 -0.657286 0.619610 -0.866114 -1.854936 1.359770 -0.228282 -0.950628 -2.816272 1.630741 1.012956 3.089423 -1.263541 -0.159176
wb_dma_ch_rf/wire_ch_txsz -1.035021 -0.482750 -3.615284 -2.950667 -4.815158 -0.118009 -5.220263 -0.675410 -1.705167 0.757275 -3.556486 3.113859 1.164508 -0.282680 -2.114988 -1.851709 0.382700 -0.377161 -1.827251 2.750664
wb_dma_ch_sel/assign_99_valid -2.044444 0.745955 4.775692 -1.473558 -4.788644 -1.673759 -0.134672 0.623825 -3.239261 -2.555616 2.920014 0.147254 2.264174 2.372420 -1.190932 -2.482161 -0.162005 3.899623 -0.654252 -1.165511
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 2.177811 -1.099521 -0.719745 0.033884 -3.843312 0.496124 -2.973529 -0.173083 -0.317332 0.284360 1.530065 0.900462 1.538693 0.218978 -0.067393 -2.067775 0.641451 -0.748462 2.159814 0.312066
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.062438 3.546232 4.359784 -2.414599 -2.365838 -0.734239 0.591717 -0.422423 -1.660615 0.829640 0.513062 -2.393912 3.986385 2.830144 -0.901861 -1.063853 1.006914 -0.450779 -0.178064 1.005498
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 4.238726 -0.022001 -0.281142 2.087853 -1.122483 0.647051 -0.332367 4.170000 -0.393544 -2.589973 -2.787406 -0.362282 -0.765986 -0.876323 3.149510 -1.146459 -2.838656 -2.056666 -5.554145 -1.179051
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.610871 -1.379187 0.279370 0.731855 -1.077272 0.034096 -0.949231 -3.345597 -2.490165 2.203780 2.203133 1.663621 -0.391846 -1.379525 0.233495 -1.672746 2.256021 1.968166 2.503264 2.030278
wb_dma/wire_ch2_txsz 0.592936 -0.271936 -1.752353 -1.271576 0.601482 0.837975 1.336972 -1.373034 -2.168057 0.908613 -1.569705 -1.395993 -2.760060 -1.399204 -2.705367 1.436499 3.241533 2.616781 1.171910 0.796305
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.867392 3.914728 -1.458752 -2.760773 3.161278 -0.602397 1.676863 -0.735548 -1.460283 -0.260384 -0.934794 2.146697 5.204784 4.885135 -1.986807 3.546037 -0.094583 -0.534919 0.345060 0.191180
wb_dma_de/always_23/block_1 -0.399229 1.958961 0.692848 -0.881992 -0.274312 -3.044578 0.236774 0.071804 1.104671 -3.389460 -1.856132 -1.009156 2.666672 2.254351 -2.096704 -3.111610 0.422238 -1.799612 0.784146 1.494078
wb_dma_de/wire_mast1_dout 2.909115 0.768328 -2.969037 -3.019064 0.918868 0.705805 0.462919 0.778103 -0.685992 2.355411 -2.438439 -3.683843 -0.960060 1.084881 -2.640655 2.436975 1.637220 0.535852 0.643046 -0.608533
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.666894 -0.777307 1.425977 -1.105402 -1.536623 -1.600920 -1.543267 -0.720885 0.070146 2.628381 0.240215 -1.707021 0.383527 0.052993 -0.478569 -1.509725 0.175521 -0.194674 -0.130373 -0.146215
wb_dma_de/always_8/stmt_1 -1.123063 2.820531 -1.127611 -0.684558 0.855141 -0.766714 -0.695042 -1.531702 0.590933 -1.294799 -2.749924 4.256975 1.359651 -0.477927 0.361981 1.075927 -1.272495 0.870816 -2.092040 0.556561
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.609039 -0.752059 1.500271 -1.054520 -1.561384 -1.546108 -1.486933 -0.715152 -0.000228 2.515576 0.283584 -1.673516 0.420430 0.076757 -0.480862 -1.474366 0.190205 -0.137945 -0.124686 -0.174353
wb_dma_ch_rf/wire_ch_done_we -1.132986 1.787810 -0.391651 -1.234700 0.854411 -0.277733 0.498034 -0.229822 0.003329 -0.786659 -2.815680 0.231492 -1.351387 -1.140040 -0.626096 1.244352 -0.251933 0.859297 -2.332753 0.197511
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.992653 2.151845 2.728274 0.251143 0.270039 0.256137 2.890723 0.018791 0.003900 -3.659516 0.850449 0.986171 0.555833 -0.213325 1.532825 0.892586 0.173973 1.792062 -1.450252 -2.025960
wb_dma_wb_slv/wire_wb_ack_o 0.028553 1.572309 0.973524 -2.227478 -1.224148 -1.469460 -3.384944 -1.480532 1.614439 1.117647 -1.015300 -1.244413 -1.255275 -1.102069 -0.004229 -2.898010 0.210552 -1.698240 -0.662518 0.108794
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.607602 -1.258024 0.308017 0.661504 -1.061112 -0.022821 -0.883178 -3.395531 -2.546777 2.142167 2.181239 1.765069 -0.254111 -1.318775 0.165672 -1.708267 2.281906 2.022612 2.527193 2.033645
wb_dma_de/reg_ld_desc_sel -4.426998 2.292418 0.885851 -1.390080 0.800028 -3.865706 2.065963 -1.556769 5.235351 -3.060873 2.147661 5.486302 3.470439 1.231021 1.667957 -1.021337 -1.164117 1.007207 -0.588817 1.314889
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.963171 0.948706 1.088819 -0.078806 -1.766489 0.148522 1.992079 0.278631 0.338420 -3.191414 -0.114223 1.834825 -0.392408 -1.867096 0.254864 -1.045680 0.381304 2.402142 -2.316972 -1.392393
wb_dma_de/assign_83_wr_ack -1.153120 2.944002 -2.148281 -2.999987 0.223776 -0.478479 -1.489214 -1.058781 0.434640 0.154896 -3.696248 1.809762 0.107244 -0.564179 -1.582666 1.988628 -0.470875 0.676775 -1.580034 0.702842
wb_dma/wire_dma_done_all -0.604961 2.674155 -1.740059 -4.014482 -0.617988 -0.193806 1.296310 -0.484276 0.684419 -1.023960 -1.913759 1.459895 -0.332342 -1.035509 -2.598719 1.622184 0.939996 3.056496 -1.478765 -0.110677
assert_wb_dma_rf/input_ch0_am1 -1.751545 -0.662954 1.140620 -0.530668 -0.862302 -0.370077 -2.150422 -0.538582 -0.839234 1.739985 -0.667891 -0.163673 0.208724 0.050284 0.241322 -0.638686 0.590152 -1.745795 -1.096086 -1.196545
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.428729 -1.703501 -0.328315 0.159002 -0.286290 1.477976 2.432607 0.358665 -4.141214 -1.201844 -1.592470 -2.171850 -4.088408 -2.193253 -1.992386 0.035711 3.545406 1.905916 -1.329113 0.854126
wb_dma_ch_sel/input_ch0_csr -1.589866 2.000979 -0.383545 -2.534542 2.871020 -1.906049 0.179288 2.108324 -1.047592 -0.280212 -2.134315 -1.577675 0.822429 1.191844 -3.007780 -0.854435 -2.189983 -2.902836 -3.091648 -2.192564
wb_dma_ch_arb/reg_state 1.483307 2.390359 4.160930 0.051014 0.088150 1.423297 -0.245329 -4.405709 -5.122542 -0.204534 1.834244 -0.170189 2.374874 -0.043335 -1.005159 -0.536672 3.345227 -2.215636 3.256562 -0.462820
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.731646 3.521577 -1.111037 -2.525832 1.090057 -0.070726 0.675428 -0.278479 -1.636286 -0.945517 -0.765768 2.040522 5.186718 4.396355 -1.655422 2.810899 0.153991 -0.656701 0.304756 -0.876284
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.227577 0.780611 1.363282 0.063938 -1.762174 0.104725 2.083163 0.479084 0.108963 -3.172833 -0.053629 1.408623 -0.511386 -1.862596 0.424082 -1.286249 0.380996 2.283654 -2.485183 -1.496673
wb_dma_wb_mast 1.731987 2.997042 2.530046 -3.966798 -2.231304 -3.311128 -5.071062 -1.853242 1.568140 0.778973 -2.825493 -4.061677 -0.832171 -0.133957 -1.397233 -4.777002 1.006728 -1.413869 -0.495974 -2.854185
wb_dma_ch_sel/assign_124_valid -0.918052 1.051754 0.904837 -0.033853 0.619729 -0.517198 3.707986 0.011466 0.555919 -2.908068 -0.316725 1.979379 -0.657820 -1.549299 0.023043 -0.382516 0.141709 2.977584 -2.679423 -0.401691
wb_dma_de/always_18/stmt_1 2.534810 0.179775 1.528589 -0.925130 -5.421640 -1.162260 -3.068551 0.812271 0.261688 -1.386196 -0.704144 -2.932642 -1.642742 -0.444285 -1.034361 -1.751310 0.428709 3.516428 1.415837 -2.046973
wb_dma_ch_rf/wire_ch_csr_dewe 3.355907 3.599906 -1.975835 -3.379709 3.526057 -0.820060 3.444386 -3.040003 -0.591576 0.619214 -3.433686 -1.103590 -0.017481 -0.098846 -3.152487 1.821382 4.183672 2.915278 0.939952 -0.904584
wb_dma_ch_pri_enc/input_pri2 0.627917 -0.633859 -0.723428 1.322234 1.372403 0.597905 2.144668 -1.803156 -1.951306 -0.449178 -0.634179 1.002591 -1.598717 -1.355908 -0.719865 0.424950 2.424769 2.729619 0.681232 0.749691
wb_dma_ch_pri_enc/input_pri3 0.586103 -0.620351 -0.747930 1.273726 1.324498 0.577254 2.071609 -1.760386 -1.972357 -0.461375 -0.688000 0.979481 -1.569896 -1.357796 -0.755458 0.369552 2.349372 2.666957 0.617207 0.733371
wb_dma_ch_pri_enc/input_pri0 -0.202382 0.011199 -1.064849 0.347165 0.472933 1.015407 1.195329 -1.726494 0.629656 -0.523585 0.288307 1.865137 -0.739261 -1.296942 -0.549329 1.336152 1.486492 1.905271 1.559077 0.346342
wb_dma_ch_pri_enc/input_pri1 0.295941 -0.159551 -1.153585 2.231220 2.107172 0.397842 -0.628874 -2.207424 -2.242260 0.487231 -2.430129 1.448930 -1.057603 -0.878753 0.460281 0.902094 0.912805 0.343229 0.330247 1.410582
wb_dma_wb_if/input_slv_pt_in 0.328818 1.455239 0.779416 -2.052084 -1.021649 -1.165259 -3.156447 -1.500176 1.416044 1.179993 -1.033959 -1.326253 -1.398528 -1.076497 -0.029547 -2.545187 0.438795 -1.504876 -0.483854 0.018414
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.234198 -1.337248 1.668897 1.965478 0.691209 0.306586 2.050638 0.989390 -0.389603 -0.953497 0.850298 -1.670488 -1.607819 -0.633279 1.097403 -0.700562 0.110274 0.099067 -0.785201 -0.439785
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.126215 1.828137 1.611918 2.364186 2.226233 0.446921 1.938841 -2.005330 -2.015637 -2.809398 -1.432689 2.191810 -0.391001 -0.932113 1.956111 1.492682 0.850422 1.753204 -1.082826 -0.529226
wb_dma/wire_de_adr1_we 2.107402 -0.148180 0.253681 0.002962 -2.372584 0.637438 -1.475179 0.674287 -0.207413 -0.531928 0.101390 -0.305764 0.183229 -0.358473 0.414206 -0.768494 0.033340 -0.557675 -0.084477 -1.097690
wb_dma_ch_sel/assign_6_pri1 0.308305 -0.241809 -1.310087 2.326445 2.137972 0.437328 -0.613951 -2.247724 -2.192088 0.509263 -2.476154 1.487164 -1.153018 -0.951375 0.436125 0.956213 0.977289 0.371553 0.345499 1.476360
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.226035 -0.016285 -1.014464 0.294105 0.443837 1.030678 1.146737 -1.710334 0.600657 -0.494878 0.320783 1.811764 -0.729781 -1.283195 -0.518838 1.302043 1.443828 1.890716 1.569666 0.329306
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.635611 4.199246 -0.266408 -3.670495 -2.346661 1.823525 -0.015154 -0.116526 2.300342 -2.236464 0.859610 3.158841 2.985810 -0.457217 -0.547945 2.246408 -0.658967 0.252915 -0.087312 -1.900302
wb_dma_rf/wire_csr -0.462221 -0.276267 -0.987784 -0.323372 0.575937 -2.048220 -1.599419 1.344757 0.261820 -1.561015 -0.787106 -1.172221 -1.070528 0.316447 -0.715437 -1.123505 -1.388703 -1.518149 0.357715 0.667110
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.189905 -1.301677 1.623744 1.916874 0.691312 0.302323 2.022113 0.915846 -0.418361 -0.947776 0.795393 -1.599268 -1.609557 -0.629430 1.027065 -0.685100 0.137104 0.129764 -0.780261 -0.413204
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.179207 -1.357657 -0.839647 1.106044 0.418387 1.343780 -0.196625 0.057405 -4.349487 -0.330535 -3.363725 -1.818435 -3.630360 -1.697245 -0.842950 0.533231 2.113672 -0.274069 -1.644576 1.529915
wb_dma_ch_sel/always_37/if_1 -3.976317 1.748397 3.585065 -0.933735 0.623549 -0.567796 1.481988 -1.542301 -1.326583 0.303805 1.144169 1.550608 3.715369 0.656214 0.163892 -2.945389 -0.219974 -3.836634 -2.601526 3.072235
wb_dma_de/always_6/if_1/cond 1.759021 0.962931 -3.904558 -3.053773 -1.700432 1.702585 1.901089 2.543462 -0.782420 -2.679781 -3.318374 1.364697 -1.855724 -2.041228 -2.106529 1.388947 0.961428 2.098646 -4.211864 0.438018
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.668952 3.752757 -1.053308 -2.835970 1.205445 -0.276476 0.692229 -0.288890 -1.760709 -0.718129 -0.748984 1.842569 5.459288 4.747277 -1.865942 2.835145 0.201014 -0.649511 0.334775 -0.848199
wb_dma_ch_rf/always_8/stmt_1 -2.738472 1.449868 1.759939 -1.442419 -1.795235 -1.270082 -0.890613 -0.640040 2.881735 0.106967 -0.490075 1.517190 2.368250 -1.601615 0.626905 -4.408110 -1.397037 -4.585910 -2.959288 3.450256
wb_dma_ch_sel/assign_108_valid -0.673209 1.116808 0.941602 0.155583 0.763549 -0.365588 3.765627 -0.217542 0.371916 -2.953369 -0.260326 2.066661 -0.651686 -1.515619 0.138122 -0.184198 0.328574 3.153413 -2.459011 -0.480651
wb_dma_ch_pri_enc/wire_pri9_out 0.285762 -0.199299 -1.101199 2.186939 2.066174 0.320580 -0.667974 -2.113617 -2.163585 0.572566 -2.413826 1.318027 -1.013395 -0.823634 0.455485 0.757149 0.858588 0.220260 0.296578 1.412251
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.371744 -0.506297 1.275030 0.658173 0.418072 0.022468 0.448987 -2.607332 -2.430536 1.630021 0.881277 0.414104 -1.666017 -1.878396 0.674672 -0.508726 1.683152 2.073737 0.404309 0.729025
wb_dma_ch_sel/wire_pri2 0.599946 -0.593545 -0.686529 1.218403 1.324729 0.498870 2.048871 -1.753358 -1.961515 -0.399568 -0.676367 0.943070 -1.560789 -1.307764 -0.731198 0.354501 2.334048 2.598467 0.627368 0.740808
wb_dma_ch_sel/wire_pri3 0.594332 -0.563004 -0.698637 1.213525 1.271194 0.535086 2.035732 -1.680610 -1.884419 -0.462258 -0.620457 0.944991 -1.539276 -1.319414 -0.711055 0.367096 2.283522 2.610572 0.599620 0.743291
wb_dma_ch_sel/wire_pri0 0.774555 3.526117 0.067252 -1.265171 0.150260 1.058696 2.223870 -2.584667 0.987001 -3.352416 0.353731 4.596719 1.453123 -0.888942 0.074920 2.982616 1.506215 3.687346 0.812131 -1.328788
wb_dma_ch_sel/wire_pri1 0.298645 -0.153506 -1.185750 2.205441 2.096669 0.358046 -0.684198 -2.197600 -2.132883 0.558857 -2.410153 1.424036 -1.031196 -0.855241 0.450661 0.855183 0.886261 0.270763 0.341412 1.412859
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -0.882557 2.406669 -0.731298 -1.653583 0.111609 -0.638081 2.001164 -1.056976 0.872447 -2.206192 -1.100496 3.817983 0.840603 -0.974769 -0.851227 0.519507 0.116614 3.118690 -1.884405 -0.048657
wb_dma_rf/input_ptr_set 0.552326 -0.576427 -0.747913 1.264944 1.315932 0.580760 2.081244 -1.815495 -1.858457 -0.452077 -0.642430 0.996094 -1.582569 -1.342779 -0.734870 0.451294 2.356574 2.645278 0.666133 0.749130
wb_dma_rf/always_2/if_1/if_1 -0.635873 0.092966 0.512533 1.307671 2.434184 -4.836659 0.115954 -0.423804 1.584929 -1.246040 -3.856132 0.875134 -0.471699 -1.825124 2.031639 -3.854163 -0.473657 -2.296521 -4.054269 0.947511
wb_dma_de/assign_77_read_hold -0.248959 0.411889 -0.458186 0.999759 0.794326 -0.160911 -2.637973 -0.372939 -0.247198 0.905771 -1.738581 0.451409 0.502654 0.486643 1.152061 0.486238 -1.465735 -2.301721 -0.326995 0.635384
wb_dma_pri_enc_sub/input_valid -0.310698 0.395584 -0.448888 0.942637 0.724059 -0.225971 -2.727326 -0.385004 -0.198690 1.001686 -1.755731 0.370139 0.554747 0.495904 1.124063 0.397231 -1.505422 -2.411686 -0.344042 0.698245
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.202793 -0.191400 -1.218810 2.149803 2.018091 0.292785 -0.827503 -2.143508 -2.039885 0.652490 -2.442945 1.375960 -1.021837 -0.789123 0.477652 0.802431 0.795531 0.109368 0.307085 1.484090
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.832786 4.912720 0.454133 -2.460499 0.717345 2.385581 2.510771 -2.291207 0.362745 -2.924330 1.246411 3.595580 2.621009 -0.100811 -0.232361 4.541138 1.396638 2.122643 1.587350 -1.660409
wb_dma_ch_rf/always_27/stmt_1 -2.147304 0.425000 0.089112 -0.056423 -1.183251 0.534429 -0.341624 0.106018 -1.779791 -2.812011 -3.716231 0.895373 -0.522838 -1.400946 -2.145119 -0.824718 1.327386 -1.352413 -2.793656 -0.632521
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -0.552159 6.215461 3.380960 -7.774333 -1.210055 -3.161823 -5.979035 -1.097950 0.120995 4.322466 -0.026150 -5.104163 1.900615 1.160529 -0.372902 -0.922282 -1.623067 -6.050165 0.941170 1.219427
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.541394 -1.698439 -0.393919 0.040913 -0.251321 1.503297 2.511999 0.525172 -4.036335 -1.082407 -1.549670 -2.440828 -4.106349 -2.118647 -2.001606 0.097345 3.509530 1.958089 -1.293968 0.765744
wb_dma_ch_sel/wire_valid -1.846041 2.730162 3.837316 -0.690182 -0.802603 -2.066775 -1.850632 -1.034949 -1.600005 -3.524356 1.121778 -2.157069 1.116224 1.980262 -2.003194 -3.000113 -1.215814 -1.077101 2.914638 1.779138
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.277402 0.394829 -0.500537 1.002520 0.787994 -0.175897 -2.761937 -0.398397 -0.221931 0.995871 -1.809529 0.419888 0.494914 0.468066 1.185487 0.471883 -1.496290 -2.406759 -0.333795 0.680168
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.236013 -0.014175 -1.075108 0.320442 0.455694 1.078856 1.178789 -1.734612 0.626769 -0.567451 0.349214 1.859998 -0.742465 -1.312464 -0.499208 1.351917 1.484219 1.971022 1.584237 0.337354
wb_dma_de/wire_chunk_cnt_is_0_d -1.052752 2.758259 -1.232820 -0.603737 0.919281 -0.693762 -0.537355 -1.411359 0.584735 -1.385018 -2.888107 4.246169 1.238559 -0.563029 0.332746 1.058748 -1.243508 0.867217 -2.192902 0.625461
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.378714 -0.525185 1.283228 0.713717 0.444079 0.095005 0.489636 -2.726329 -2.445326 1.616603 0.867405 0.513266 -1.742329 -2.002538 0.614458 -0.465307 1.824204 2.153643 0.466904 0.764990
wb_dma_ch_sel/assign_109_valid -0.860038 0.976405 0.988269 0.168324 0.755646 -0.394462 3.841896 -0.155756 0.485884 -2.964778 -0.208960 2.002534 -0.773461 -1.590233 0.072744 -0.308324 0.306811 3.132528 -2.519536 -0.468468
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.290616 -0.172563 -1.119598 2.263492 2.147374 0.321795 -0.772117 -2.174755 -2.278837 0.605240 -2.541545 1.358262 -0.987947 -0.801020 0.481285 0.776950 0.813506 0.132891 0.247003 1.481116
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 6.166985 -0.442176 1.400929 1.757632 -2.991420 1.201351 2.106403 3.079896 0.300876 -3.657179 -0.816962 0.957147 -0.264643 -2.383606 4.714824 -0.829886 0.844213 -0.163451 -5.414709 -2.895895
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.071909 3.547433 3.192106 -1.197265 -1.522268 2.221782 1.646618 0.756550 -0.822301 -3.633019 1.651106 -0.094763 1.940901 0.180290 1.385318 1.834892 0.271996 -0.165083 -0.607085 -3.397259
wb_dma_de/assign_75_mast1_dout 2.940295 0.801124 -2.969738 -3.003036 1.035226 0.636134 0.521753 0.707921 -0.680249 2.368490 -2.435781 -3.675950 -0.869332 1.179220 -2.642650 2.423784 1.626315 0.599776 0.648230 -0.609839
wb_dma/constraint_csr -2.245689 -0.352003 -1.105572 -1.279660 -0.808039 -1.081798 -0.881139 1.558414 2.392158 0.783773 -0.475497 0.296238 0.290650 -0.076464 -0.616616 -1.259979 -2.132865 -1.034471 -1.777690 0.731122
wb_dma_ch_rf/always_5/if_1 -0.620462 -0.629333 1.605152 -1.078006 -1.600638 -1.592284 -1.480040 -0.749092 -0.014816 2.454680 0.250143 -1.583099 0.506382 0.053382 -0.390713 -1.492076 0.149222 -0.238642 -0.265169 -0.163271
wb_dma_ch_pri_enc/wire_pri21_out 0.354240 -0.175079 -1.153546 2.244218 2.072328 0.399505 -0.615037 -2.104760 -2.173449 0.494044 -2.391962 1.405707 -1.035690 -0.845212 0.461587 0.853209 0.842521 0.308832 0.282526 1.378212
wb_dma_ch_sel/assign_157_req_p0 1.027086 0.771407 1.227788 0.049291 -1.755787 0.120338 2.161912 0.523047 0.409420 -3.171409 0.009940 1.588129 -0.492002 -1.851168 0.417830 -1.128320 0.215042 2.377650 -2.454692 -1.483918
wb_dma_wb_mast/assign_1/expr_1 5.775914 2.700547 -2.498452 -3.044404 -0.020082 2.582515 -3.028788 1.043621 -1.749226 2.831186 -2.994251 -4.012866 1.048796 1.882130 -1.222415 3.892556 0.262904 -3.480784 1.082034 -1.438268
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.040315 2.051502 2.684518 0.356141 0.366283 0.329914 2.952717 -0.072780 -0.017923 -3.627506 0.924574 1.050528 0.505186 -0.262552 1.514803 0.936705 0.246636 1.883761 -1.349832 -1.997521
wb_dma_de/reg_mast1_adr -3.132483 -0.025464 3.530958 1.521416 1.125116 1.415269 1.603612 -0.881651 -1.440238 -2.470367 1.887319 -0.637652 0.521784 0.173358 -0.033428 0.902904 1.352964 -3.578589 1.340254 -0.048356
wb_dma_ch_pri_enc/wire_pri17_out 0.247793 -0.174610 -1.071480 2.131360 2.009627 0.310756 -0.738545 -2.105160 -2.167685 0.614196 -2.331451 1.281903 -0.932243 -0.751808 0.439380 0.769950 0.807971 0.160930 0.301773 1.406972
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.134898 0.785760 1.101970 0.095605 -1.626119 0.126336 2.141635 0.470083 0.246935 -3.227798 -0.209660 1.564801 -0.558907 -1.891213 0.377722 -1.134200 0.330610 2.375902 -2.486891 -1.443203
wb_dma_ch_sel/input_ch2_csr -2.016541 1.592608 2.182376 -2.776678 -0.762791 -1.369824 -0.711497 1.862674 -1.205314 1.668401 -1.621994 -3.647226 0.453847 1.506696 -3.412825 -1.280400 -1.928854 1.007882 -2.668310 -3.312799
wb_dma_ch_rf/assign_13_ch_txsz_we -0.652022 1.243313 -2.729786 -4.032928 -3.406492 0.196349 -0.555595 -0.441402 -1.175337 -1.458574 -1.164464 3.125102 0.799935 -0.797186 -3.301346 -0.451921 1.954837 2.343738 -0.812527 1.728639
wb_dma_ch_sel/assign_130_req_p0 1.601588 4.327918 -0.214367 -3.765027 -2.482357 1.884486 0.060728 -0.087686 2.383680 -2.477979 0.934649 3.287453 3.080143 -0.493181 -0.589139 2.329197 -0.653179 0.400530 -0.139407 -1.999162
wb_dma_ch_arb/always_1/if_1/stmt_2 1.294758 2.526359 4.164690 -0.142060 0.021640 1.351862 -0.152443 -4.216515 -4.947717 -0.522952 1.791756 -0.078072 2.523270 0.087042 -1.010386 -0.342106 3.218874 -2.184691 3.107058 -0.541958
wb_dma_ch_sel/assign_106_valid -0.821622 1.026669 0.936622 0.142704 0.767897 -0.440779 3.816242 -0.130521 0.497466 -2.956012 -0.220884 2.066504 -0.762059 -1.580832 0.120863 -0.237213 0.283345 3.155062 -2.533921 -0.440462
wb_dma_ch_pri_enc/wire_pri28_out 0.246256 -0.145864 -1.178513 2.155557 2.044519 0.297761 -0.801953 -2.119139 -2.089982 0.609970 -2.456055 1.355053 -0.995747 -0.779412 0.466182 0.793781 0.777736 0.147381 0.268571 1.412865
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.233138 0.041493 -0.974912 0.279003 0.397170 0.997621 1.125422 -1.617298 0.595555 -0.488222 0.351651 1.775070 -0.676551 -1.254494 -0.485174 1.237226 1.402469 1.831176 1.508234 0.292846
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.167129 1.903104 1.426448 2.380889 2.321142 0.523635 1.936161 -2.149374 -2.072424 -2.822844 -1.665139 2.276223 -0.465960 -1.046235 1.905067 1.642237 0.982363 1.807210 -1.116424 -0.453600
wb_dma_ch_rf/always_11/if_1/if_1 0.439038 3.706630 -0.563529 -0.257966 0.898499 0.868899 -0.620285 -2.980520 0.843378 -2.151740 -1.368714 4.836505 1.862379 -0.455510 1.204203 3.371960 0.032117 1.223911 0.625387 -0.533861
wb_dma_wb_if/wire_slv_adr 1.958294 1.152917 1.233577 -2.917017 0.139115 -2.875706 -2.261763 3.519167 -4.410685 1.237228 -1.087660 -1.945280 2.608525 2.845752 1.438732 -3.973696 -2.259037 -5.163302 -5.793180 0.832039
wb_dma_ch_sel/input_ch1_csr -2.136262 1.492772 2.421027 -2.769184 -0.980928 -1.485340 -0.947194 1.689597 -1.255946 1.873928 -1.432563 -3.798675 0.455772 1.405538 -3.401623 -1.643557 -1.865521 0.870594 -2.523528 -3.264670
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.277863 0.391737 -0.463678 1.003661 0.746147 -0.147109 -2.736360 -0.391687 -0.216232 0.984129 -1.769684 0.426565 0.498085 0.467481 1.185162 0.458073 -1.503725 -2.383507 -0.342036 0.683916
wb_dma/wire_pt1_sel_i 4.050918 2.349380 -2.402414 -4.088203 1.510386 2.165368 1.048937 1.037112 -1.202913 2.436755 -1.379059 -4.302183 0.336423 1.884727 -2.802346 4.220443 1.528471 -0.704706 1.388193 -1.149414
wb_dma_ch_sel/always_47/case_1/stmt_1 -2.887046 -0.928275 0.495827 1.508697 -0.313432 1.389232 0.604212 0.106742 -1.438663 -1.847232 0.277270 1.579524 0.615968 0.655166 -1.082531 1.282560 0.533903 -0.008046 0.289551 -0.743903
wb_dma/wire_pt1_sel_o -3.804615 1.929473 2.417312 -3.181720 -0.963086 -2.864771 -5.097626 -1.738948 -1.863820 2.902865 -1.356804 -1.455895 0.690287 -0.373832 -0.634551 -1.035848 -2.275619 -2.865160 -0.190128 0.228055
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.706479 3.435942 0.164192 -1.272241 0.132898 0.971505 2.089789 -2.564415 0.886155 -3.245537 0.350682 4.402255 1.478119 -0.838280 0.036146 2.822380 1.479952 3.523060 0.786912 -1.261441
wb_dma_ch_pri_enc/inst_u16 0.341692 -0.181094 -1.269577 2.369561 2.170453 0.452350 -0.690107 -2.200485 -2.169471 0.486280 -2.521976 1.494707 -1.088763 -0.863036 0.530521 0.958681 0.838844 0.282508 0.284338 1.427437
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 2.149385 -0.183474 0.260543 -0.004033 -2.406468 0.651590 -1.535730 0.696514 -0.201546 -0.483655 0.100126 -0.344381 0.195150 -0.339622 0.418047 -0.740808 0.004752 -0.616278 -0.029625 -1.122231
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 2.307660 -0.992343 -0.637599 0.054146 -3.914044 0.583031 -2.993281 -0.044954 -0.298885 0.121875 1.444159 0.913708 1.552596 0.177335 0.037700 -2.032232 0.566112 -0.813205 1.979309 0.160479
wb_dma_ch_sel/always_48/case_1 1.320698 2.642095 4.165360 -0.198953 0.287627 1.272096 -0.184003 -4.266271 -4.875082 -0.161954 1.747324 -0.302652 2.501267 0.125073 -0.979195 -0.354129 3.152512 -2.286919 3.073025 -0.541052
wb_dma_ch_sel/input_ch7_csr -2.166736 1.526624 3.023955 -3.004539 -1.664751 -2.222266 -1.945676 -0.546533 -1.379927 2.311871 0.234131 -2.653078 0.895014 0.890156 -2.574067 -2.575227 -0.870203 0.441626 -0.730799 -1.639991
assert_wb_dma_rf/input_ch0_txsz -0.168150 -1.733957 -0.951186 -0.571273 -2.504251 -0.158527 -2.393606 -0.099266 -0.668716 1.184602 -1.477443 0.068561 -0.066080 -0.121986 -0.445539 -1.773339 0.275810 -0.182939 -1.047925 0.503205
assert_wb_dma_rf -1.962889 -2.002450 0.243927 -1.253091 -3.274179 -0.543835 -4.200152 -0.626017 -1.377961 2.583356 -2.040464 0.140097 0.491677 0.086282 -0.265070 -2.334047 0.673804 -1.841027 -2.206405 -0.589135
wb_dma_ch_rf/always_4/if_1 -3.097821 -0.895809 0.741354 -3.321465 -0.605231 -4.773201 -3.165174 -0.969748 -0.268954 4.153008 0.650488 -2.192357 -0.442928 -0.091275 -2.373232 -3.914629 -1.031405 -0.144226 0.115890 1.109255
wb_dma_de/always_4/if_1/if_1/stmt_1 -0.832316 2.389871 -0.617844 -1.629576 0.113289 -0.625268 1.965776 -1.126372 0.768063 -2.203524 -1.041969 3.747527 0.883238 -0.942406 -0.850672 0.533394 0.205167 3.112986 -1.767150 -0.104399
wb_dma_de/always_14/stmt_1/expr_1 1.042125 1.909592 1.634905 2.342408 2.305720 0.410768 1.858910 -2.207880 -2.110857 -2.764940 -1.523951 2.254534 -0.376331 -0.948401 1.927456 1.511938 0.930815 1.749182 -1.048233 -0.493396
wb_dma_de/wire_use_ed 2.846880 4.252262 -0.422443 -1.110204 6.468111 -2.729797 7.370584 -1.404933 -0.744719 -1.224076 -1.533691 1.911412 3.464328 3.461904 -0.738371 1.429555 1.280355 5.334602 -1.809642 -2.141783
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.148828 1.316666 1.540419 -0.766334 -0.634901 -2.194631 -1.821076 -0.551349 1.098021 -1.543218 -0.897821 0.069513 1.171107 -1.049336 0.520180 -4.022280 -0.841159 -4.970512 -1.151495 3.039906
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.267365 -0.156378 -1.156895 2.188909 2.019159 0.342876 -0.685232 -2.129511 -2.079398 0.579232 -2.361686 1.367386 -1.024433 -0.800817 0.466555 0.838818 0.796199 0.222527 0.320139 1.390507
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.011528 2.037032 2.754685 0.332311 0.310067 0.248559 2.928510 0.038972 0.001135 -3.586585 0.938991 0.946717 0.561047 -0.205382 1.551738 0.828096 0.168593 1.787817 -1.397060 -2.024680
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.592427 -0.165310 -1.700328 -1.311852 0.548767 0.827249 1.203875 -1.299588 -2.128656 0.915968 -1.548535 -1.387067 -2.653782 -1.347512 -2.620374 1.396131 3.129610 2.488015 1.066951 0.725392
wb_dma_ch_sel/input_nd_i 0.638645 3.447012 0.080080 -1.272580 0.121526 0.983826 2.097346 -2.633260 0.978709 -3.222773 0.384250 4.454947 1.432212 -0.864922 0.000555 2.850589 1.487232 3.606403 0.913115 -1.273159
assert_wb_dma_ch_sel/input_req_i -0.181669 0.020365 -1.068042 0.375626 0.478798 1.058095 1.189472 -1.714097 0.586959 -0.527758 0.294556 1.839067 -0.759434 -1.339262 -0.497720 1.337557 1.487098 1.972024 1.565549 0.305966
wb_dma_ch_rf/reg_ch_rl -2.059396 -1.728127 0.596541 0.652138 -0.129327 -0.806791 1.230194 2.569221 1.957112 -0.176509 0.333864 -1.466074 -1.445499 -0.754365 0.397766 -2.063714 -2.017416 -0.877809 -2.605680 0.282085
wb_dma_de/reg_paused -0.464219 -0.305601 -1.075940 -0.255802 0.621721 -2.056306 -1.620794 1.348067 0.322460 -1.632515 -0.834277 -1.081537 -1.081080 0.287546 -0.706246 -1.131367 -1.380578 -1.543301 0.344588 0.711827
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -0.974175 3.018754 -2.161743 -2.983544 0.206653 -0.450118 -1.507528 -0.958149 0.448968 0.106742 -3.675380 1.791815 0.190458 -0.505214 -1.427098 2.032401 -0.540645 0.602025 -1.677719 0.613912
wb_dma_wb_if/wire_mast_drdy 1.423662 2.098556 1.730899 -0.880779 -1.426465 -0.850245 -0.581146 -1.341238 -1.434751 -1.987054 -2.662951 -2.665031 -3.173481 -0.983670 -1.044383 1.519364 1.860876 5.165037 1.036731 -1.332420
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.020310 -1.253008 0.657672 2.195990 1.065236 1.274050 3.176864 -0.640017 0.244488 -1.485719 1.205509 0.102864 -2.249360 -1.891817 0.554286 0.548470 1.516024 1.948358 0.754529 -0.166210
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.606551 -0.180650 -1.782175 -1.293771 0.646876 0.875541 1.268831 -1.443184 -2.176638 0.939624 -1.664887 -1.352782 -2.753413 -1.435024 -2.719008 1.487780 3.268975 2.596280 1.163433 0.757033
wb_dma_ch_sel/assign_100_valid/expr_1 -1.920877 0.688393 4.813844 -1.240595 -4.804855 -1.570591 0.060873 0.607714 -3.229166 -2.806045 2.957203 0.257786 2.139842 2.302723 -0.981989 -2.358463 -0.097273 4.145416 -0.604450 -1.193126
wb_dma_wb_if/inst_u1 -1.281671 1.322114 2.755023 -3.542994 -1.870965 -4.020953 -4.577492 -0.895540 -1.399801 2.549766 -0.536172 -2.891454 1.260441 1.152720 -0.122846 -2.932920 -0.853353 -2.659380 0.026466 0.726351
wb_dma_wb_if/inst_u0 1.488235 3.179182 2.564394 -4.245866 -2.343404 -3.320623 -5.258131 -1.995591 1.679924 0.871435 -2.835681 -4.042145 -0.800880 -0.280796 -1.547808 -4.913591 0.997124 -1.666366 -0.553641 -2.700722
wb_dma_ch_sel -1.981386 2.103094 3.066589 -2.490715 -1.126427 -3.002923 -1.673163 -0.359275 0.159049 0.290207 -0.281534 -2.481859 1.252751 0.304019 -1.953682 -4.159416 -1.390173 -2.187457 -0.809989 0.699145
wb_dma_rf/input_de_csr_we 3.475290 3.540424 -1.987702 -3.282724 3.533060 -0.652446 3.565962 -2.908647 -0.544493 0.515372 -3.263707 -1.125269 -0.109449 -0.072655 -3.035437 1.960995 4.162245 2.971143 0.930858 -0.963306
wb_dma_rf/wire_ch0_adr0 -0.639678 0.008663 2.992654 0.701769 2.023507 -1.400688 4.335752 2.893278 -1.758673 -0.507759 1.480641 -1.846323 1.094315 3.240463 0.796134 -0.652346 -2.099066 2.687454 -3.603591 -1.905968
wb_dma_rf/wire_ch0_adr1 1.717329 -1.668684 -0.517621 -0.724498 -4.722583 0.302429 -3.745598 0.456846 -0.794281 0.537812 -1.370934 -0.106214 0.173015 -0.526705 -0.115909 -2.582181 0.279726 -0.622343 -1.207450 -0.589886
wb_dma_de/always_9/stmt_1/expr_1 -1.275757 3.236587 -1.117221 -5.060174 -1.711138 -0.693774 -0.602867 0.867819 2.450968 -0.648568 -1.391718 0.713653 1.107275 0.167863 -2.011944 1.404213 -1.084009 0.745417 -1.835961 -0.784439
wb_dma_ch_sel/always_42/case_1/cond -3.169028 1.088327 0.336461 -0.839867 3.064283 -2.339219 0.481511 -2.284916 1.290305 1.552898 -3.053479 -1.222819 -1.605629 -1.602071 -1.530400 -1.404514 0.520143 -0.945824 -0.980259 1.147697
wb_dma_wb_slv/input_wb_cyc_i 1.820223 3.840559 2.344078 -6.432490 -2.860537 -0.800539 -2.583405 0.955034 0.114793 2.256919 0.744753 -3.693361 0.236785 -1.114430 0.525785 0.569716 -0.626441 -2.893551 -0.981015 -1.625067
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.416059 -0.481174 1.213211 0.678186 0.462766 0.072785 0.458416 -2.678645 -2.414823 1.599386 0.812350 0.539993 -1.758694 -2.013319 0.662910 -0.466613 1.754960 2.149235 0.389166 0.743612
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.099473 -1.053052 -1.101050 1.126689 1.662714 -1.445703 1.126451 -3.667836 -0.508114 1.313928 0.031179 1.266497 0.127813 -1.012237 -1.591917 -3.046829 3.229622 1.043528 2.965939 2.346011
wb_dma_de/reg_tsz_cnt -0.874658 1.574226 -3.211214 -2.927867 -2.655147 0.081842 -3.154453 -0.897777 -1.438464 -0.538539 -2.833661 3.521698 1.256305 -0.329314 -2.194639 0.071439 0.594142 0.151150 -0.993981 2.388567
wb_dma_ch_sel/reg_ndr 0.619032 3.508654 0.169553 -1.400449 0.053252 0.907497 2.057611 -2.613024 0.964161 -3.237365 0.411374 4.451926 1.543701 -0.813686 0.000094 2.793745 1.424393 3.556139 0.784256 -1.283294
wb_dma_de/assign_83_wr_ack/expr_1 -1.046427 3.106511 -2.099557 -3.057199 0.198985 -0.435493 -1.492285 -1.104736 0.365387 0.073007 -3.668668 1.884445 0.212769 -0.524477 -1.536242 2.149087 -0.412005 0.737591 -1.561991 0.591622
wb_dma_de/reg_de_txsz_we 1.250201 2.022431 -4.093145 -3.724248 -1.119495 1.741570 1.626878 1.929708 3.463477 -1.668598 -1.628648 1.602816 -0.968564 -1.720927 -1.489981 3.195871 -0.330435 1.997587 -1.801839 -0.522612
wb_dma_ch_rf/reg_pointer_sr -0.653151 -0.743802 1.284770 -1.035205 -1.382711 -1.572503 -1.448232 -0.660804 0.241605 2.500937 0.238098 -1.640522 0.273221 -0.020565 -0.462402 -1.429333 0.028729 -0.187618 -0.069890 -0.093718
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.234020 0.033883 -0.978286 0.314372 0.398421 1.007923 1.123294 -1.651824 0.624014 -0.532958 0.340862 1.754906 -0.691431 -1.239821 -0.525208 1.271195 1.397645 1.853328 1.504839 0.315757
wb_dma_rf/input_de_adr1_we 2.185955 -0.161268 0.285462 -0.015203 -2.503586 0.694848 -1.561140 0.704294 -0.252091 -0.496293 0.166076 -0.320057 0.201677 -0.339463 0.444434 -0.762431 0.051960 -0.606334 -0.065150 -1.098927
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -1.001936 3.854599 -1.212588 -2.648304 3.087385 -0.764915 1.807575 -0.764980 -1.379555 -0.527699 -0.861329 2.223417 5.064866 4.740537 -1.797831 3.366615 -0.045835 -0.276493 0.192668 0.157789
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.287152 -0.225852 -1.159665 2.155578 2.002820 0.289250 -0.819143 -1.983104 -2.068171 0.617522 -2.401974 1.231023 -0.975421 -0.746044 0.460879 0.768035 0.685534 0.086326 0.253964 1.394989
wb_dma_ch_sel/always_43/case_1/cond -0.750978 1.629414 -3.168786 -2.865638 -2.439214 0.144514 -2.958874 -0.795861 -1.463291 -0.591875 -2.953699 3.457744 1.153263 -0.354830 -2.087179 0.206324 0.569688 0.166708 -1.198089 2.248318
wb_dma_ch_rf/reg_ch_adr0_r -2.310189 0.514753 5.706673 -0.028547 1.584436 -3.127409 2.147274 -0.140837 -1.833852 1.210667 3.147500 -1.853573 1.436101 2.288231 2.135936 -2.579885 -1.744022 0.345309 -2.521250 -0.382341
wb_dma_ch_pri_enc/input_valid -0.243740 0.385176 -0.522706 1.061476 0.802872 -0.126851 -2.646027 -0.434822 -0.267287 0.925379 -1.784743 0.456245 0.461425 0.422587 1.170236 0.542431 -1.432400 -2.250780 -0.286572 0.662904
wb_dma_ch_pri_enc/reg_pri_out1 0.305927 -0.187920 -1.140193 2.200437 2.106833 0.291006 -0.733685 -2.098345 -2.273110 0.619802 -2.498829 1.281167 -1.037336 -0.758765 0.446277 0.738294 0.794717 0.135293 0.221958 1.438233
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.375253 0.298995 1.330621 -0.867893 -3.014416 -1.812828 -1.615663 0.154171 0.561612 -0.864470 -0.726516 -2.558325 -1.719836 -0.040643 -1.323146 -1.052221 0.333996 3.974359 1.457396 -0.922274
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.231358 -1.310305 1.614042 1.934639 0.692787 0.308875 2.050639 1.011836 -0.366432 -0.942739 0.875879 -1.642269 -1.590111 -0.617099 1.085605 -0.654419 0.086461 0.100691 -0.749869 -0.484814
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.619512 0.230659 0.371813 0.098921 2.083920 -1.784222 0.782176 -1.490145 1.203854 1.133842 -0.736784 -0.874859 0.097891 -0.382079 -0.642190 -2.081525 0.780303 -0.956203 0.515228 0.436617
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.372982 -0.785856 -0.126414 1.565138 -0.376769 -0.182478 -3.687802 -3.621174 -2.537717 3.028035 0.450212 2.202371 0.268731 -0.849342 1.416471 -1.124398 0.609485 -0.368380 2.081153 2.582059
wb_dma_ch_sel/input_req_i -0.051855 -1.462779 -0.007667 0.229488 1.644780 -0.170787 3.252413 -0.924300 -2.774644 -0.258156 -2.103544 -2.882075 -3.786922 -2.425213 -2.490689 -1.956011 4.143505 0.975288 -0.798379 1.176826
wb_dma_rf/assign_4_dma_abort/expr_1 1.196749 1.838343 1.532321 2.443216 2.390701 0.490520 1.952130 -2.134667 -2.166414 -2.789660 -1.563234 2.224759 -0.498808 -0.990076 1.936073 1.545117 0.972063 1.786715 -1.036140 -0.472804
wb_dma_rf/always_1/case_1/stmt_8 -2.070203 1.650617 0.021029 -0.770898 2.396441 -2.916510 1.904785 1.362327 2.191592 -0.811519 -0.434392 1.779901 2.296717 3.088385 1.349569 0.937442 -2.264117 1.349434 -2.610345 -0.681910
wb_dma_ch_rf/wire_ptr_inv -0.058877 -0.832544 -1.983642 0.358227 -1.043715 0.943154 -0.326026 -2.475843 0.532176 0.111445 1.739656 3.104883 0.639964 -0.730375 -0.954177 0.023660 1.994870 1.741485 3.695070 1.658500
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 2.383971 0.725656 -0.623974 1.921960 1.636338 -0.034109 -0.794991 0.305118 -2.753129 -0.438561 -3.195367 0.270280 -0.080470 0.513451 1.576396 0.551708 -0.729075 -0.778253 -2.081608 0.401162
wb_dma_ch_sel/assign_138_req_p0 1.327493 0.895898 1.119190 0.106930 -1.702126 0.274186 2.280522 0.529088 0.341954 -3.475694 -0.086971 1.789642 -0.488060 -1.924901 0.494610 -0.976457 0.321873 2.536150 -2.556714 -1.523668
wb_dma_rf/always_1/case_1/stmt_1 -0.399844 -0.309904 -1.092447 -0.285271 0.611996 -2.108795 -1.741284 1.476428 0.344573 -1.503765 -0.811026 -1.259319 -1.090296 0.339967 -0.703985 -1.198845 -1.479184 -1.641352 0.386845 0.704407
wb_dma_rf/always_1/case_1/stmt_6 1.289809 2.342415 2.574809 -1.443842 -1.400131 -1.701269 -1.139292 1.849523 1.657098 0.714793 1.933794 -0.254154 3.342044 1.043731 4.155766 -0.966225 -0.690008 -5.035973 -1.502418 2.016590
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.042673 3.495493 3.271962 -1.105196 -1.389983 2.192209 1.646363 0.744639 -0.922163 -3.519787 1.717693 -0.230214 1.937927 0.176918 1.352269 1.791437 0.335647 -0.204080 -0.546431 -3.371573
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.209559 0.004109 -1.062428 0.301747 0.449437 1.023588 1.218853 -1.714014 0.633626 -0.544600 0.333168 1.848893 -0.715016 -1.313450 -0.506292 1.321887 1.492025 1.947341 1.580792 0.299934
wb_dma_ch_sel/always_43/case_1 -0.796091 1.658291 -3.057732 -2.968006 -2.598596 0.052733 -3.123369 -0.832021 -1.479480 -0.612969 -2.970589 3.500033 1.267311 -0.319162 -2.083682 0.052102 0.514848 0.166687 -1.165320 2.244910
wb_dma_ch_sel/assign_9_pri2 0.620078 -0.593800 -0.701536 1.253999 1.343876 0.516007 2.060329 -1.730481 -2.044658 -0.405577 -0.682775 0.919787 -1.596498 -1.317309 -0.700992 0.320032 2.365684 2.603336 0.583496 0.770190
wb_dma_pri_enc_sub/always_1/case_1 0.289056 -0.155344 -1.119735 2.185681 2.076706 0.327407 -0.746209 -2.136362 -2.196961 0.560180 -2.461357 1.370115 -1.025428 -0.808693 0.474111 0.786367 0.843576 0.205269 0.268617 1.418157
wb_dma_rf/always_2/if_1 -0.891979 0.199879 0.634163 1.297699 2.397173 -4.824615 -0.076856 -0.521339 1.413385 -1.384733 -3.878706 0.949852 -0.493689 -1.797465 1.994063 -3.869393 -0.547287 -2.396754 -3.932821 1.021477
wb_dma/wire_dma_abort 1.175406 1.835809 1.667818 2.362594 2.286528 0.503242 2.162169 -2.042703 -2.156774 -2.900139 -1.394828 2.128727 -0.498771 -0.978383 1.897807 1.499417 1.028612 1.947546 -1.092026 -0.592610
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.434211 -1.763138 -0.324742 0.216929 -0.198224 1.510012 2.570884 0.406886 -4.096848 -1.272888 -1.557885 -2.211129 -4.145875 -2.209698 -1.936305 -0.005467 3.572968 1.989780 -1.337317 0.828444
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.424570 -0.563125 1.181458 0.787598 0.511014 0.126320 0.492964 -2.776086 -2.437497 1.669077 0.909368 0.569000 -1.747903 -2.023509 0.644322 -0.450531 1.791123 2.159235 0.501572 0.823663
wb_dma_wb_if/input_wb_stb_i 5.900257 0.518680 0.897097 1.485564 -1.824418 2.289080 2.487576 3.173941 0.060408 -4.503095 0.293986 -0.179187 -0.780730 -1.292151 2.838669 0.506334 -0.237241 0.680311 -2.773506 -3.018572
wb_dma_rf/input_de_txsz -1.644651 3.286254 -2.023655 -5.011923 -1.396368 0.098828 0.339599 -0.608490 3.149770 -0.967700 -1.003445 2.254734 0.530192 -0.999709 -2.572335 2.431100 0.137373 2.341702 -0.446846 -0.410370
wb_dma_ch_pri_enc/wire_pri3_out 0.321113 -0.298600 -1.115032 2.206353 2.075325 0.289844 -0.605016 -2.060167 -2.216232 0.575426 -2.349719 1.248865 -1.068537 -0.846888 0.421427 0.722955 0.889657 0.282797 0.300964 1.462269
wb_dma_ch_sel/wire_gnt_p1 -0.280665 0.385328 -0.502388 1.016859 0.778056 -0.167098 -2.677041 -0.408541 -0.219124 0.997151 -1.807562 0.437567 0.452866 0.457624 1.166642 0.487860 -1.447383 -2.339398 -0.320789 0.674580
wb_dma_ch_sel/wire_gnt_p0 1.565175 2.090581 4.567708 -1.106520 -0.627708 1.306899 2.088051 -3.877092 -4.848438 -1.066002 3.387838 -0.674737 2.109872 -0.271380 -2.036999 -1.057494 4.606027 -0.407083 3.392486 -1.010198
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.984258 3.491576 3.381611 -1.070428 -1.364653 2.151470 1.755983 0.837601 -0.875245 -3.581911 1.820257 -0.200325 2.002872 0.284393 1.514287 1.727622 0.180994 -0.245506 -0.611367 -3.350036
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.195113 0.016361 -1.069754 0.349184 0.471692 1.108547 1.230896 -1.721093 0.632637 -0.611111 0.348396 1.904617 -0.760185 -1.369975 -0.526752 1.400304 1.500857 1.993725 1.593609 0.311712
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.467215 -0.262565 -1.013440 -0.330207 0.622931 -2.025731 -1.533194 1.273596 0.303405 -1.565667 -0.786010 -1.104177 -1.063262 0.293350 -0.722540 -1.107013 -1.332525 -1.490833 0.361417 0.704063
wb_dma/input_wb0_err_i 1.288329 1.955680 1.637853 2.315974 2.278584 0.543792 2.182449 -2.064409 -2.185197 -3.026657 -1.493516 2.271878 -0.389047 -0.980782 1.903446 1.568988 1.014222 2.013981 -1.189067 -0.564868
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.112436 0.454638 3.264847 -0.734499 -0.509308 -1.939184 -2.583629 -3.286306 0.153177 1.863049 1.750838 -0.200415 0.058244 -1.225037 1.600625 -2.151874 0.342866 -2.784680 1.055024 1.547634
wb_dma_ch_sel/always_44/case_1/stmt_1 2.158470 -1.097579 3.264352 1.859424 1.589468 -0.783710 5.398388 2.787086 -3.496925 -0.600192 1.876036 -3.380260 -0.268119 1.945599 0.830704 -1.741790 -0.667803 3.300592 -2.963056 -1.547554
wb_dma_wb_mast/wire_wb_data_o 2.909186 0.800406 -2.894145 -3.041320 0.890464 0.671621 0.442062 0.776550 -0.698750 2.380652 -2.394046 -3.776530 -0.897736 1.137419 -2.618208 2.417742 1.628907 0.464038 0.652806 -0.634471
wb_dma_de/always_6/if_1/if_1/stmt_1 -1.442873 2.551655 -3.362896 -3.684441 -2.093831 0.086640 -3.459899 -1.554309 2.737829 0.580109 -1.181976 3.699380 2.111369 -0.001530 -1.703477 1.755187 -0.717893 0.087652 1.390274 1.371861
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.300653 0.412809 -0.408991 0.952415 0.778299 -0.206196 -2.837932 -0.380691 -0.252208 1.051093 -1.763529 0.408069 0.559552 0.540751 1.196521 0.397868 -1.505365 -2.450061 -0.357140 0.683549
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.232472 0.012805 -1.008645 0.266424 0.426047 1.029608 1.165074 -1.686589 0.653373 -0.545172 0.355628 1.829295 -0.710105 -1.294788 -0.537548 1.263346 1.424905 1.933383 1.551937 0.278544
wb_dma_ch_sel/always_38/case_1/cond -1.855061 0.101282 -0.062001 0.132818 -2.989546 2.138741 -0.999277 1.296077 -3.126596 -3.777986 -3.090134 1.778483 -0.773309 -1.158270 -1.533514 0.925946 0.674542 -0.361830 -3.352765 -0.927585
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.353360 -0.569125 -1.879123 -1.531785 -0.880653 1.244169 0.672000 -0.502051 -3.900786 -0.398187 -2.349519 -0.718367 -2.679740 -1.606445 -2.986573 0.637504 3.533439 1.981419 -0.593122 1.268369
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -1.445754 3.394101 -1.928103 -5.020935 -1.503148 0.313190 0.541454 -0.554178 3.104759 -1.200201 -0.930792 2.382798 0.546512 -0.997978 -2.480007 2.673679 0.189269 2.562784 -0.452897 -0.600022
wb_dma_de/assign_4_use_ed 2.849196 4.422719 -0.619497 -1.369017 6.523454 -2.733923 7.354324 -1.410575 -0.665063 -1.140659 -1.702194 1.909612 3.603618 3.574992 -0.863459 1.667337 1.281058 5.403502 -1.759008 -2.266003
assert_wb_dma_wb_if/assert_a_wb_stb -3.483293 1.365104 2.041441 -3.804405 -1.097591 -2.434467 -3.185277 -1.229739 -1.367254 2.688508 0.080872 -1.778030 0.207475 -0.746861 -1.271399 -1.015986 -1.385649 -1.738697 0.307720 0.082611
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -1.494245 3.096101 -0.845070 -2.602627 -0.771352 -0.154065 1.168236 -1.049009 3.198375 -2.392773 -0.046298 4.563601 1.759136 -0.907422 -0.628814 1.456476 -0.597603 2.522451 -0.921706 -0.582586
wb_dma_ch_sel/assign_132_req_p0 2.491041 1.386716 2.301214 -1.223792 -2.877543 1.199844 0.153952 -0.907115 -0.977528 -0.368191 3.446898 1.576196 1.566083 -1.255584 1.042183 -1.226283 0.422068 0.725888 0.217765 -0.558348
wb_dma_ch_rf/always_25/if_1 -4.152661 -1.384083 1.460471 0.658592 -1.015352 0.652110 -1.617561 -0.358653 -1.846431 0.188997 -0.361582 0.985779 0.617383 0.633296 -0.788683 0.429936 0.907529 -1.578891 -0.689031 -1.800630
wb_dma_de/wire_rd_ack -0.826441 3.086842 -2.246786 -3.010428 0.218960 -0.289262 -1.292768 -1.076502 0.238029 -0.073240 -3.737561 1.841788 0.029967 -0.631914 -1.593338 2.277812 -0.274788 0.957059 -1.584319 0.569405
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.973115 2.109466 2.649805 0.220062 0.350604 0.247741 2.831812 -0.086998 0.030754 -3.501151 0.888700 1.000894 0.572430 -0.198631 1.489202 0.886967 0.212260 1.752295 -1.367347 -1.936900
wb_dma/wire_slv0_adr 1.299929 1.453744 1.394677 -3.546088 -0.594584 -3.054901 -1.928356 3.981158 -3.885221 1.247442 -1.227260 -1.683343 3.145037 2.644117 1.007445 -4.849198 -2.826946 -5.346472 -6.915718 1.237572
wb_dma_wb_slv/input_wb_stb_i 5.825271 0.565396 0.916563 1.470043 -1.795885 2.255426 2.457068 3.127165 0.044033 -4.498389 0.342579 -0.152827 -0.733316 -1.256244 2.800553 0.585590 -0.186184 0.746060 -2.729895 -2.963898
wb_dma_ch_sel/assign_96_valid/expr_1 -1.987889 1.585955 3.568703 0.299793 -1.003660 -1.315181 1.623434 2.068787 -2.393829 -3.160184 -0.921239 -0.738459 2.018858 3.089582 -1.798224 -1.010531 -1.498347 3.556867 -2.502052 -2.985015
wb_dma_ch_sel/always_4/stmt_1 -1.939985 0.099134 -0.070389 -0.044763 -3.168788 2.178230 -1.044171 1.428966 -3.198094 -3.907848 -3.112723 1.719799 -0.752319 -1.054795 -1.728334 1.026074 0.675525 -0.364556 -3.398580 -1.019317
wb_dma_rf/wire_pointer2_s -0.708190 -0.762130 1.384340 -1.114458 -1.466121 -1.653564 -1.548348 -0.668437 0.159469 2.606789 0.301898 -1.768981 0.311370 0.042022 -0.518899 -1.507830 0.090848 -0.212906 -0.069775 -0.112448
wb_dma_de/reg_chunk_dec -0.940428 2.675948 -1.232108 -0.634571 0.910014 -0.709315 -0.666285 -1.411107 0.612314 -1.231148 -2.780950 4.111178 1.257210 -0.493864 0.383640 1.040015 -1.260046 0.819694 -2.087570 0.613035
wb_dma_de/reg_chunk_cnt_is_0_r -0.779121 2.431415 -0.570941 -1.692430 0.051541 -0.615181 2.019081 -0.975765 0.830947 -2.310165 -0.986456 3.742646 0.897735 -0.945894 -0.796824 0.513659 0.115734 3.105572 -1.937841 -0.149767
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.256309 0.390855 -0.544576 1.093799 0.869180 -0.142201 -2.758913 -0.426969 -0.205547 0.997178 -1.844523 0.479633 0.495631 0.457780 1.205680 0.520171 -1.466699 -2.387851 -0.279473 0.709300
wb_dma/wire_wb0_cyc_o -0.339371 0.426104 -0.456229 0.955398 0.764149 -0.206772 -2.813188 -0.373187 -0.227121 1.039545 -1.805555 0.391095 0.560148 0.509025 1.214857 0.428583 -1.538043 -2.468915 -0.362564 0.693410
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.395843 -0.478883 1.278674 0.758999 0.502689 0.159670 0.596866 -2.823064 -2.475521 1.614391 0.914946 0.609661 -1.750014 -2.040854 0.647781 -0.384894 1.816363 2.252822 0.536486 0.746518
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.089804 2.877947 3.079351 -1.125338 -0.326385 -0.585760 -0.341191 -1.694296 -1.185140 -0.562716 0.398858 -2.661646 2.251769 2.614194 -1.832965 -1.763319 0.166518 -0.536174 2.358671 1.084663
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.567870 3.140585 2.690796 -2.026256 1.813328 -0.648053 0.487910 -3.787562 -1.606999 1.913695 1.617278 -0.712053 1.877847 -0.499474 -0.652569 -1.449155 1.147034 -2.209221 1.825020 1.567265
wb_dma_ch_rf/always_23/if_1/block_1/if_1 2.294110 -1.004340 -0.740975 0.042050 -3.916308 0.648757 -3.019588 -0.103409 -0.280828 0.198932 1.466022 0.961105 1.522073 0.170310 -0.038028 -1.961949 0.616520 -0.795235 2.104500 0.213536
wb_dma_ch_rf/reg_ch_adr1_r 2.356826 -0.996674 -0.627064 -0.017658 -4.007002 0.538394 -2.993764 -0.059768 -0.277311 0.120916 1.526803 0.922030 1.560546 0.193248 -0.023746 -2.116982 0.593482 -0.728818 2.020135 0.212240
wb_dma/input_wb0_cyc_i 6.746562 5.016009 0.686240 -5.577926 -2.178935 1.877141 -0.672350 2.061554 1.811821 0.623158 0.228498 -4.000780 0.434818 0.192064 1.117207 2.222110 1.294412 -2.791201 -1.065258 -2.314805
wb_dma_ch_sel/always_8/stmt_1 -0.031044 -0.261373 -0.262178 1.189693 3.347047 -1.405898 2.677434 -3.131783 -0.639862 0.747614 -1.412498 0.009563 -1.327257 -1.604851 -1.335447 -1.864878 2.982047 1.341199 1.024660 1.198197
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -0.075338 0.199153 -1.161163 -1.355411 2.487236 -1.096648 1.864020 -2.674246 -0.697936 1.952358 -2.188924 -2.223270 -2.244535 -1.574047 -3.158805 -0.748098 3.656132 1.200407 1.441630 1.135182
wb_dma_wb_slv -1.355377 1.250870 2.843427 -3.400095 -1.917174 -4.088003 -4.541495 -1.028095 -1.424045 2.565521 -0.618987 -2.758283 1.144703 0.979316 -0.103842 -3.025835 -0.710123 -2.436851 -0.118684 0.650488
wb_dma_de/inst_u0 -5.614239 -0.175646 4.798077 -0.059875 -0.777919 -0.105611 -1.067031 -1.160040 -3.352890 1.106568 3.020565 0.313765 2.329687 2.118850 -0.611185 -0.868908 -1.204714 -1.143094 -0.357301 -0.603986
wb_dma_de/inst_u1 -1.172334 -0.020065 -0.084637 0.257725 -1.053971 2.671306 -0.235583 -0.327058 -1.897715 -1.014433 2.478821 2.052541 3.192312 1.956274 -1.642626 1.762362 0.974145 -1.394221 3.114133 0.109920
wb_dma_pri_enc_sub/input_pri_in 0.247417 -0.222379 -1.221960 2.210621 2.072432 0.380578 -0.770046 -2.129861 -2.074708 0.620920 -2.408157 1.371307 -1.031116 -0.838107 0.448064 0.810562 0.788057 0.129016 0.314959 1.458474
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.352180 1.981294 -4.075648 -3.651816 -1.072994 1.787333 1.668828 1.807223 3.401912 -1.708111 -1.595268 1.616152 -1.012059 -1.719042 -1.528863 3.238814 -0.178467 2.088463 -1.662439 -0.503147
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.378263 -0.479140 1.153378 0.687107 0.482711 0.112409 0.528019 -2.697730 -2.324120 1.531793 0.742941 0.581444 -1.764525 -2.060500 0.615166 -0.387463 1.809606 2.200406 0.417468 0.789265
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.148867 0.870041 1.165700 0.086983 -1.701907 0.158975 2.147770 0.431209 0.247044 -3.312668 -0.132488 1.712409 -0.485435 -1.918247 0.367984 -1.076213 0.389800 2.511390 -2.456543 -1.471693
wb_dma_ch_sel/assign_101_valid/expr_1 -2.001285 0.780183 4.966705 -1.399547 -4.973623 -1.560795 -0.002165 0.582491 -3.575895 -2.938216 2.871734 0.241686 2.219217 2.347083 -1.240076 -2.474231 -0.004867 4.139822 -0.685873 -1.275934
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.201195 0.001742 -1.037105 0.273274 0.428614 1.013216 1.173506 -1.652563 0.601502 -0.501102 0.306234 1.785305 -0.673862 -1.274693 -0.500785 1.297766 1.416319 1.904351 1.495332 0.321983
wb_dma_de/reg_de_adr1_we 2.026549 -0.171330 0.266520 -0.110137 -2.462920 0.573463 -1.653975 0.618230 -0.290004 -0.406048 0.019853 -0.368560 0.208721 -0.380802 0.350151 -0.882374 0.092542 -0.697140 -0.052238 -1.031975
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -0.430420 0.802496 1.409044 1.035357 -0.567389 1.255227 0.178233 -1.418444 -3.945735 -3.427463 -3.198506 0.638192 -0.579329 -1.250682 -1.564933 0.032308 3.205530 -0.625476 -1.138482 -1.257549
wb_dma_ch_rf/assign_11_ch_csr_we -0.368472 3.712498 4.706776 -2.446694 -2.458159 -0.656456 0.642169 -0.568420 -1.596861 0.624740 0.742854 -2.311969 4.078300 2.834914 -0.959443 -0.976674 0.904585 -0.327584 -0.067399 0.941961
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -2.324595 -0.001714 -3.101173 -3.511900 -1.164688 0.367546 -0.387908 0.337865 2.659718 1.552419 -1.004943 -0.380837 -1.647961 -1.424986 -3.175394 1.126122 0.225349 0.941989 0.272768 0.991697
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.406989 -0.531101 1.316074 0.746238 0.445548 0.047271 0.497216 -2.760036 -2.555205 1.660705 0.868187 0.480292 -1.717267 -1.995512 0.623416 -0.567168 1.829430 2.181038 0.470965 0.810983
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 4.040096 3.542382 3.366107 -1.232380 -1.540817 2.140383 1.580812 0.797568 -0.830676 -3.454477 1.809233 -0.200714 2.092274 0.323268 1.430550 1.726178 0.175489 -0.310621 -0.538226 -3.389282
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.038380 2.122934 2.707271 0.259691 0.296345 0.220350 2.887266 0.004776 -0.018997 -3.582644 0.850716 0.989572 0.537584 -0.197541 1.505650 0.890653 0.229292 1.845198 -1.450227 -2.015658
wb_dma/wire_de_adr0_we 0.199329 -1.276529 1.564642 1.796410 0.661314 0.245153 1.943258 0.975132 -0.360416 -0.891058 0.747075 -1.639874 -1.555736 -0.618851 0.975763 -0.678616 0.108323 0.053726 -0.791161 -0.443305
wb_dma_wb_slv/wire_rf_sel 4.038798 1.287174 1.472898 -0.710578 -2.739580 -0.379522 -2.194732 0.875881 3.786741 -1.840997 -0.143819 -0.587424 -1.674047 -2.918487 3.901173 -3.192305 -0.137440 -2.925938 -2.579544 -1.271995
assert_wb_dma_wb_if -3.393840 1.095892 1.612153 -3.306600 -0.806058 -2.141023 -2.931850 -1.149861 -1.164440 2.543190 0.223304 -1.399524 0.128561 -0.691517 -1.121227 -0.697600 -1.433621 -1.452920 0.484047 0.135950
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.187290 0.007970 -1.072503 0.306100 0.450991 1.083723 1.236579 -1.713577 0.639540 -0.544462 0.344276 1.897428 -0.753279 -1.331857 -0.539247 1.369186 1.482055 1.990946 1.601517 0.305127
wb_dma_ch_sel/assign_120_valid -0.717728 1.131446 0.986760 0.168522 0.783867 -0.332243 3.926056 -0.247579 0.404643 -3.088499 -0.192557 2.137003 -0.691039 -1.531128 0.155428 -0.135258 0.356736 3.241148 -2.453214 -0.522290
wb_dma/wire_wb1s_data_o 2.829431 0.762905 -2.880369 -3.035795 0.930229 0.544990 0.383867 0.773035 -0.696715 2.423164 -2.371453 -3.746243 -0.824278 1.205012 -2.642683 2.307071 1.578798 0.454077 0.645155 -0.607349
wb_dma_de/wire_adr0_cnt_next1 -5.614189 -0.114550 4.903392 -0.094417 -0.781710 -0.093050 -0.990410 -1.379794 -3.367462 1.069890 3.077157 0.304521 2.294416 2.011951 -0.688286 -0.901394 -1.006503 -1.073792 -0.139464 -0.595672
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.209768 0.003569 -1.088797 0.318984 0.460026 1.082701 1.223418 -1.705162 0.641655 -0.551063 0.362247 1.910460 -0.715779 -1.339564 -0.546229 1.374737 1.494743 1.958134 1.601134 0.331147
wb_dma/wire_pt0_sel_o 4.065007 2.408460 -2.453863 -4.080440 1.549220 2.193415 1.093254 1.009624 -1.168996 2.344086 -1.378406 -4.220195 0.275625 1.771425 -2.752232 4.304466 1.544417 -0.659366 1.392405 -1.176126
wb_dma/wire_pt0_sel_i -3.606102 1.997130 2.355801 -2.923802 -0.775938 -2.565204 -4.992300 -1.822044 -1.897904 2.861299 -1.253032 -1.311786 0.658358 -0.517782 -0.406556 -0.733285 -2.251837 -2.933300 -0.002775 0.258578
wb_dma_ch_rf/always_11 0.444441 3.802152 -0.390821 -0.250063 0.878196 0.838796 -0.725597 -2.919104 0.773278 -2.204978 -1.365391 4.827076 1.988435 -0.333034 1.252413 3.320722 -0.107151 1.154001 0.508379 -0.592913
wb_dma_ch_rf/always_10 1.162124 1.883390 1.549580 2.361255 2.359314 0.554003 2.111836 -2.171577 -2.065576 -2.927031 -1.543385 2.274648 -0.515109 -1.066442 1.877371 1.596545 1.075220 1.980767 -1.042952 -0.499231
wb_dma_ch_rf/always_17 -0.722796 1.792540 -3.079226 -3.006589 -2.586159 0.123945 -2.939397 -0.930777 -1.588036 -0.716929 -2.910312 3.533232 1.328796 -0.268284 -2.183848 0.240377 0.652991 0.377607 -1.092481 2.207583
wb_dma_ch_rf/always_19 -2.305941 -0.350597 -1.098035 -1.263197 -0.814117 -1.047189 -0.854939 1.560988 2.426332 0.740078 -0.511752 0.340893 0.237936 -0.120363 -0.663078 -1.299736 -2.153779 -1.000019 -1.792838 0.714485
wb_dma_ch_rf/input_de_csr_we 3.450587 3.504867 -1.965590 -3.203051 3.578970 -0.706603 3.561096 -2.987020 -0.602172 0.572177 -3.373271 -1.089924 -0.097704 -0.122307 -3.086507 1.843214 4.153663 2.963187 0.925926 -0.888873
wb_dma_ch_sel/assign_147_req_p0 1.179220 0.803149 1.177874 0.165708 -1.630551 0.222487 2.292222 0.500851 0.307312 -3.381409 -0.058001 1.676747 -0.545309 -1.905476 0.494590 -1.047127 0.313801 2.505264 -2.533275 -1.461213
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.051180 3.390315 3.362920 -1.065397 -1.541814 2.199295 1.580390 0.823328 -0.893103 -3.515836 1.801000 -0.245094 1.936091 0.194002 1.485202 1.656193 0.227399 -0.298087 -0.609003 -3.401048
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.890990 1.091364 -0.525390 -0.166223 0.041593 0.976029 1.108454 0.848744 0.654709 -1.777615 -0.147652 1.227549 0.346660 -0.324957 1.063260 1.276989 -0.310215 0.344487 -1.141735 -0.905862
wb_dma_wb_if/wire_slv_dout 6.167116 0.285576 1.088671 -3.276012 -2.823535 -5.061388 -0.434805 5.804067 -4.226587 -0.743471 -0.473918 -4.804118 0.570788 2.408959 0.790683 -4.518276 -1.124625 1.093456 -4.459813 0.073749
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -1.415942 0.827801 -1.765714 -1.724224 -0.014192 -1.731442 -1.885740 1.856046 -1.117301 -2.889525 -3.822929 -0.538456 -2.402691 -1.001148 -1.477758 -0.611912 -1.341518 -1.370934 -2.877875 1.491476
wb_dma/wire_pointer 0.133762 -1.005026 -1.027610 1.116975 1.658136 -1.428190 1.193285 -3.728705 -0.723660 1.276682 0.104590 1.190422 0.142794 -0.956017 -1.684943 -3.081614 3.315669 1.135485 2.987256 2.396837
wb_dma_de/assign_75_mast1_dout/expr_1 2.919632 0.728405 -2.898911 -2.976748 0.908074 0.660587 0.462770 0.721323 -0.754976 2.409572 -2.353814 -3.761828 -0.971287 1.137810 -2.627321 2.406488 1.687621 0.474027 0.686616 -0.611655
wb_dma/wire_ch3_csr -2.073919 1.557368 2.392102 -2.678900 -0.764413 -1.456932 -0.714025 1.611625 -1.363997 1.782715 -1.538404 -3.838190 0.231241 1.368287 -3.437956 -1.461226 -1.691767 1.157526 -2.433427 -3.256612
wb_dma_ch_rf/assign_27_ptr_inv -0.067412 -0.870210 -1.926240 0.388903 -1.037685 1.001901 -0.280581 -2.406823 0.621650 0.128509 1.763106 3.064106 0.646525 -0.754989 -0.891798 0.061186 1.935297 1.707397 3.700379 1.615674
wb_dma_de/reg_adr1_inc 2.167708 -0.152589 0.252712 -0.069524 -2.524786 0.649409 -1.662064 0.650827 -0.261686 -0.434427 0.112960 -0.366255 0.177357 -0.386434 0.365007 -0.816769 0.074752 -0.647495 -0.020020 -1.117022
wb_dma_ch_sel/input_ch6_csr -2.303740 1.491373 2.973116 -2.803283 -1.484467 -2.126487 -1.758738 -0.391356 -1.296930 2.158396 0.208371 -2.589992 0.958759 1.040279 -2.570759 -2.481278 -1.045766 0.462546 -0.732204 -1.585497
wb_dma_de/input_mast0_err 1.209156 1.981859 1.596928 2.280464 2.246861 0.518559 2.102856 -2.092812 -2.040186 -2.993852 -1.487415 2.345727 -0.372516 -0.954576 1.886891 1.600499 0.952304 1.965570 -1.096781 -0.592998
wb_dma_de/assign_68_de_txsz/expr_1 -1.721835 2.844180 -2.123077 -5.099254 -2.772505 0.634112 -0.111965 0.101932 1.139558 -2.224310 -1.890191 2.827499 0.309742 -1.356488 -2.902501 1.657384 0.741774 1.886902 -2.051762 0.091811
wb_dma/wire_ch2_csr -2.085504 1.612271 2.050926 -2.938450 -0.889145 -1.344170 -0.755147 1.886980 -1.135764 1.728654 -1.645204 -3.808211 0.314953 1.473537 -3.581549 -1.228145 -1.814256 1.179391 -2.525978 -3.347919
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.269504 -0.189436 -1.168891 2.268921 2.107558 0.335576 -0.674913 -2.182887 -2.257848 0.604567 -2.450473 1.331798 -1.057741 -0.835366 0.435026 0.835179 0.868120 0.236951 0.323555 1.441445
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.174816 0.007382 -1.103694 0.416537 0.488149 1.050949 1.235337 -1.722719 0.557609 -0.545266 0.283141 1.887336 -0.753798 -1.296749 -0.483538 1.372074 1.480849 1.967650 1.566082 0.313037
wb_dma_rf/input_ndnr 1.532805 2.335460 -1.280794 -2.971086 -1.389446 0.618253 0.502973 -2.880202 -1.740601 -0.984001 0.012261 2.243898 0.897872 -0.236546 -2.538474 1.562997 3.568621 3.729607 2.499870 0.471763
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.194579 0.035793 -1.045638 0.337382 0.472835 1.046016 1.203477 -1.657798 0.588726 -0.554528 0.294546 1.840093 -0.684900 -1.303671 -0.501864 1.300034 1.427151 1.955172 1.532764 0.311785
wb_dma_de/always_19/stmt_1 -3.122293 0.004875 3.562977 1.534110 1.222949 1.422372 1.693416 -0.853693 -1.509681 -2.459985 1.925714 -0.676931 0.469465 0.178794 -0.031695 0.856211 1.381730 -3.637136 1.354649 -0.008392
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.403506 -0.030694 -1.075620 -0.499505 -0.115930 -0.998787 1.049928 2.254620 -0.112054 -0.623242 -1.809154 0.029761 -0.237491 -0.045317 -0.323065 -1.335085 -1.396026 0.570825 -3.530035 0.430333
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.771592 -0.211320 -2.822696 1.891361 2.532643 -0.893670 2.909431 2.701184 -3.933035 -0.495231 -2.425892 1.363718 3.550552 4.608319 -0.813322 0.044528 -1.302922 1.810670 -2.852111 0.015675
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.121499 0.801059 1.226996 0.085191 -1.727115 0.149742 2.126315 0.409375 0.244220 -3.256778 -0.087820 1.603652 -0.570984 -1.908177 0.378298 -1.120928 0.412874 2.462379 -2.420836 -1.460378
wb_dma_de/assign_78_mast0_go/expr_1 -0.269745 0.366646 -0.514681 1.031488 0.822060 -0.161305 -2.778442 -0.418677 -0.205182 1.021415 -1.819439 0.409907 0.513033 0.497116 1.209142 0.475376 -1.489220 -2.379034 -0.281771 0.740616
wb_dma/assign_6_pt1_sel_i 4.168699 2.404061 -2.551974 -4.106972 1.677531 2.153657 1.150146 0.945522 -1.273388 2.453736 -1.513685 -4.311396 0.273107 1.872888 -2.835426 4.298462 1.681255 -0.622973 1.470855 -1.135067
wb_dma/wire_mast1_adr -3.115463 -0.004730 3.408803 1.618901 1.237618 1.522279 1.752119 -0.856272 -1.516322 -2.471632 1.885275 -0.545165 0.457313 0.179859 -0.074973 1.058807 1.386414 -3.440740 1.387071 -0.032229
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.352228 0.414549 -0.446553 0.942761 0.731044 -0.258681 -2.903534 -0.359999 -0.190048 1.096083 -1.813171 0.331049 0.590987 0.552582 1.184865 0.377888 -1.603870 -2.575433 -0.351956 0.699947
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.211398 1.778394 1.471073 2.531037 2.377752 0.555818 2.037279 -2.099623 -2.128399 -2.842440 -1.561343 2.257552 -0.515391 -1.018116 1.973164 1.635402 0.954607 1.847618 -1.068519 -0.475800
wb_dma_rf/input_dma_busy -2.718723 1.308613 1.646870 -1.357666 -1.752434 -1.256859 -0.865826 -0.604208 2.760307 0.188258 -0.624164 1.499773 2.265562 -1.685579 0.592769 -4.447865 -1.352189 -4.577699 -3.108247 3.522618
wb_dma_de/reg_adr1_cnt 0.839694 -0.115287 0.193009 0.213814 -3.379395 3.115811 -1.689263 0.355772 -2.116383 -1.498309 2.294762 1.571435 3.145180 1.457732 -1.267533 0.930099 0.998251 -1.849645 2.761939 -1.056308
wb_dma_ch_sel/always_42/case_1/stmt_4 -0.047018 0.074470 -1.201220 -1.316044 2.579508 -1.101186 1.831449 -2.724638 -0.872225 2.137580 -2.205964 -2.372449 -2.410679 -1.563078 -3.188416 -0.814555 3.774532 1.269113 1.520045 1.200771
wb_dma_ch_sel/always_42/case_1/stmt_2 0.335452 0.245884 -2.177114 -0.322995 1.357981 0.636151 -1.560354 -1.668064 -2.391007 1.913719 -3.367888 -1.015701 -2.145775 -0.830779 -1.498566 1.921393 1.644810 0.099792 0.776358 1.435130
wb_dma_ch_sel/always_42/case_1/stmt_3 0.581302 -0.221482 -1.682662 -1.262258 0.586946 0.886851 1.222673 -1.345807 -2.155269 0.953230 -1.533974 -1.474343 -2.739460 -1.387093 -2.671041 1.447093 3.183861 2.466193 1.143235 0.765144
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.800974 2.700378 0.590356 -4.673181 2.638863 -1.106318 2.876597 1.472306 0.991027 3.142311 0.780341 -2.149760 0.644122 0.759146 -1.736307 0.686671 -2.020272 0.748776 -3.193208 -2.135177
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.016419 -0.948154 0.845664 -3.246487 -0.647289 -4.697845 -3.153117 -1.188646 -0.429279 4.319730 0.659018 -2.187958 -0.333327 -0.091765 -2.352219 -3.948721 -0.747525 -0.206166 0.195900 1.196816
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 6.215988 2.269062 0.871549 -0.962653 -1.281878 3.331269 4.091593 5.128684 -0.855418 -3.387208 1.562115 -1.159208 1.742706 0.528888 0.808102 1.016843 -2.218285 0.085473 -3.737744 -3.439918
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.281759 0.423534 -0.417787 0.909486 0.727806 -0.208282 -2.742168 -0.343216 -0.228613 1.009926 -1.742446 0.381166 0.569703 0.528814 1.191126 0.398488 -1.519171 -2.407146 -0.333583 0.678599
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 4.034645 1.452636 -2.312142 0.648697 3.031155 0.465813 3.266404 2.701907 -4.541626 -0.262090 -1.553975 0.540192 4.644324 5.160296 -1.105909 1.641375 -1.154626 0.572440 -1.915988 -0.365272
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.631294 2.129002 -1.415417 -2.706521 -1.276602 0.706121 0.576501 -2.777504 -1.742739 -0.957501 0.008762 2.202797 0.757814 -0.312348 -2.358617 1.588289 3.513713 3.707351 2.433210 0.474858
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.354547 -0.536278 1.354212 0.643978 0.448270 0.016836 0.436717 -2.734536 -2.437020 1.732251 0.914246 0.368962 -1.717834 -1.939951 0.618920 -0.556760 1.720943 2.045306 0.483071 0.769395
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.046058 5.036993 1.496875 -2.782989 0.285217 1.475765 1.396654 -0.700747 -0.169064 -2.400985 0.984646 1.866785 3.412565 1.235916 0.227731 3.467575 0.009637 0.372198 0.244137 -2.077814
wb_dma/wire_txsz -0.960740 1.687658 -3.173815 -3.042012 -2.559863 0.075042 -3.043612 -0.998951 -1.429702 -0.569791 -2.874325 3.660785 1.295684 -0.325143 -2.269511 0.155061 0.618361 0.314526 -0.956535 2.296019
wb_dma_de/always_14/stmt_1 1.315369 1.945437 1.613772 2.318747 2.224689 0.524717 2.115978 -1.900271 -2.022266 -2.953204 -1.462735 2.211110 -0.324297 -0.899686 1.992053 1.531872 0.858662 1.783593 -1.246089 -0.587379
wb_dma_wb_slv/reg_rf_ack 5.856733 0.606904 0.945269 1.375175 -1.914550 2.312905 2.461653 3.188549 0.032710 -4.549199 0.291359 -0.174139 -0.737003 -1.280105 2.819553 0.514323 -0.225830 0.711358 -2.802856 -3.015104
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.832997 0.285498 -0.004010 -0.084463 -3.116821 2.217354 -0.838470 1.457645 -3.355358 -4.134601 -3.224552 1.878910 -0.697642 -1.111526 -1.642691 1.078218 0.702751 -0.209562 -3.617352 -1.093699
wb_dma/wire_de_csr_we 3.461127 3.646396 -1.823900 -3.317597 3.674543 -0.863246 3.650464 -3.055865 -0.725425 0.646318 -3.365096 -1.193294 0.077448 0.083732 -3.120444 1.824724 4.165190 2.968430 0.934185 -1.010257
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.175936 3.511454 3.219550 -1.014923 -1.418628 2.297869 1.822502 0.862538 -0.838825 -3.735865 1.782295 -0.040629 1.972138 0.215219 1.504427 1.874127 0.231717 -0.089214 -0.641753 -3.453245
wb_dma_wb_slv/assign_1_rf_sel/expr_1 4.425527 1.219562 1.380942 -0.602660 -2.788080 -0.248738 -2.221696 1.029682 3.633188 -1.864943 -0.167022 -0.676916 -1.667750 -2.846900 3.986981 -3.102288 -0.153118 -2.974017 -2.574717 -1.286856
wb_dma/wire_ch1_txsz 0.540630 0.116188 -1.084105 -0.510227 0.925855 -0.351334 -2.612328 -0.016900 -3.008489 2.350930 -3.642179 -2.796546 -1.477370 0.427676 -0.926129 0.584958 0.240249 -1.708920 -0.772969 1.102693
wb_dma_rf/inst_u9 1.129719 1.883906 1.631840 2.419443 2.352591 0.490804 2.054963 -2.130629 -2.110647 -2.867275 -1.493447 2.269589 -0.452060 -0.998191 1.956353 1.561408 0.982762 1.865029 -1.110004 -0.554068
wb_dma_rf/inst_u8 1.134247 1.941504 1.525419 2.316531 2.283895 0.502639 2.000045 -2.132240 -1.972536 -2.854534 -1.439098 2.312813 -0.355077 -0.948605 1.881725 1.617759 0.952772 1.889268 -1.028235 -0.564973
wb_dma_rf/inst_u7 -2.312833 1.714246 3.121231 -3.095161 -1.658389 -2.298163 -1.968293 -0.524708 -1.145377 2.204209 0.229696 -2.669955 0.999268 1.005575 -2.655737 -2.515849 -1.035407 0.404522 -0.675662 -1.716278
wb_dma_rf/inst_u6 -2.272472 1.656925 2.987947 -3.073591 -1.695404 -2.266424 -2.007257 -0.489227 -1.295350 2.252726 0.072291 -2.619299 1.028756 1.016210 -2.750400 -2.545444 -0.962998 0.529988 -0.791851 -1.698749
wb_dma_rf/inst_u5 -2.372376 1.522046 2.966350 -2.907005 -1.539391 -2.308247 -1.915551 -0.415935 -1.290637 2.321630 0.128296 -2.617385 1.106195 1.199299 -2.629842 -2.489789 -1.074997 0.615806 -0.753271 -1.696404
wb_dma_rf/inst_u4 -2.301409 1.578279 2.951406 -3.023405 -1.694531 -2.201993 -1.982075 -0.505136 -1.190650 2.222827 0.268289 -2.525479 1.135372 1.065009 -2.693927 -2.484555 -0.969677 0.435078 -0.560723 -1.659584
wb_dma_rf/inst_u3 -2.120003 1.685986 3.016805 -3.049022 -1.585679 -2.486164 -2.062876 -0.510377 -1.135993 2.321203 -0.017319 -2.667783 1.106380 1.100721 -2.511268 -2.730987 -1.079926 0.405287 -0.857988 -1.665261
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.050755 2.121897 2.674117 0.282205 0.347410 0.305979 2.981738 -0.054244 0.027119 -3.658083 0.836043 1.052590 0.535193 -0.252230 1.515578 0.925873 0.239354 1.882169 -1.390418 -2.032643
wb_dma_rf/inst_u1 -2.033554 1.429850 2.979408 -2.906327 -1.632268 -2.390863 -1.897333 -0.397514 -1.231513 2.335594 0.213507 -2.704885 0.905360 0.965018 -2.432648 -2.742113 -1.001574 0.548046 -0.880800 -1.552214
wb_dma_rf/inst_u0 -2.135421 1.614051 2.813456 -3.968495 -2.248755 -3.805649 -3.309731 0.566773 -1.095281 1.996267 0.186367 -2.057328 1.966655 1.007273 -1.238690 -4.614800 -1.047572 -2.911735 -1.718162 1.135067
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.609362 3.538707 -1.288007 -2.771233 0.854461 -0.126015 0.409688 -0.275764 -1.450593 -0.805755 -0.876198 2.079608 5.188501 4.346255 -1.905652 2.782497 0.165820 -0.587012 0.375477 -0.838208
wb_dma_inc30r/assign_2_out -3.703263 0.831061 -0.252021 -0.431749 -0.350263 1.929744 -0.641342 0.318175 -0.458025 -1.011792 2.270391 3.240670 4.471435 3.600594 -1.452823 2.794570 -0.667758 -1.619408 2.171485 -0.430461
wb_dma/wire_mast1_din 2.933060 0.807222 -2.972944 -3.103347 0.942053 0.667965 0.462772 0.780940 -0.698086 2.407822 -2.485093 -3.769309 -0.899289 1.229545 -2.705433 2.502698 1.649310 0.593377 0.666799 -0.645950
wb_dma_ch_sel/assign_2_pri0 0.727809 3.508133 0.140033 -1.322830 0.105454 1.023824 2.137275 -2.580865 0.979960 -3.308592 0.376428 4.507211 1.513016 -0.865278 0.036424 2.881863 1.484634 3.645338 0.796265 -1.290678
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.994195 3.436144 3.291739 -1.154063 -1.406928 2.119265 1.549687 0.763121 -0.908343 -3.345303 1.702841 -0.393305 1.928356 0.258108 1.364529 1.655987 0.272306 -0.375439 -0.553527 -3.276370
wb_dma_rf/input_de_adr0_we 0.198033 -1.290180 1.630472 1.896538 0.658713 0.293104 2.008145 0.977599 -0.391945 -0.961570 0.795668 -1.658335 -1.595790 -0.618164 1.043651 -0.690304 0.144762 0.093145 -0.808814 -0.453339
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.426630 -0.544711 1.173634 0.719076 0.458774 0.100406 0.442396 -2.702835 -2.339532 1.689453 0.941685 0.509264 -1.752483 -2.012648 0.701439 -0.402815 1.746484 2.153071 0.511595 0.781508
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.739027 0.763570 1.702933 -3.403471 0.224787 -3.637604 -1.604798 -0.835867 0.393760 2.528950 -1.320298 -3.478939 0.116671 0.555057 -1.724285 -4.069469 0.736017 -1.939351 -1.410800 -1.855020
wb_dma_ch_sel/always_48/case_1/cond 0.275915 -0.109904 -1.088058 2.159421 2.042945 0.279462 -0.744447 -2.122307 -2.233287 0.578434 -2.414941 1.294714 -0.996879 -0.744433 0.481203 0.794385 0.805051 0.173242 0.225371 1.410683
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.975930 3.500398 3.273728 -1.104345 -1.447893 2.209344 1.643570 0.708734 -0.817308 -3.518578 1.768285 -0.076751 2.031162 0.223202 1.415786 1.828608 0.231895 -0.220025 -0.515826 -3.344341
wb_dma_rf/input_wb_rf_we -0.668475 -0.290670 4.422888 -1.769639 -4.891901 -1.978667 -1.453031 -1.002777 -1.503498 4.524384 -1.617520 -1.803117 4.590322 2.225557 0.694564 -2.490209 2.507317 -0.996038 -3.277895 -0.100663
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.301721 -0.218570 -1.103744 2.175111 2.037408 0.256792 -0.671589 -2.056028 -2.242001 0.592963 -2.378432 1.240077 -1.021080 -0.769357 0.412965 0.671911 0.812485 0.189612 0.199828 1.448060
wb_dma/assign_7_pt0_sel_i -3.582575 2.068036 2.192067 -2.972071 -0.729884 -2.533359 -4.894535 -1.692318 -1.804304 2.783405 -1.333347 -1.220428 0.809514 -0.304111 -0.522183 -0.699725 -2.285172 -2.915119 -0.106361 0.295373
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.062618 -0.823204 -1.847248 0.265896 -1.109535 0.899410 -0.390973 -2.303193 0.617450 0.239005 1.770912 2.874038 0.676373 -0.677775 -0.899122 -0.005459 1.863715 1.553021 3.581728 1.554468
wb_dma_wb_mast/wire_mast_pt_out 0.020774 1.355327 0.862350 -2.053936 -1.024190 -1.266243 -3.133606 -1.576405 1.431367 1.203037 -0.954969 -1.195925 -1.258503 -1.031145 -0.072663 -2.622273 0.377403 -1.446994 -0.409873 0.095725
assert_wb_dma_ch_arb/input_state 0.856296 3.392161 1.028309 -1.560917 -0.304222 0.035134 0.890271 -0.956433 0.391586 -2.666426 0.041272 2.683910 2.114869 0.380470 0.514978 1.646421 0.065672 1.697671 -0.597153 -1.568968
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.220468 0.017668 -1.040061 0.340149 0.416907 1.041736 1.168351 -1.668972 0.622071 -0.532546 0.339307 1.828259 -0.735686 -1.308221 -0.486676 1.295776 1.433514 1.918037 1.534793 0.310409
wb_dma/wire_ch0_csr -2.272351 2.654889 1.074951 -2.597905 2.204213 -0.733183 0.928825 0.483077 -1.483072 -0.199862 -2.035207 -1.267494 1.565473 0.298422 -3.851967 -1.931406 -1.530359 -3.355585 -3.201786 -1.414517
wb_dma_de/assign_69_de_adr0/expr_1 -2.223234 0.522833 5.749013 -0.076602 1.517117 -3.113623 2.108140 -0.116644 -1.865011 1.129596 3.019099 -1.948045 1.174535 2.026037 2.193829 -2.625213 -1.641162 0.284929 -2.637894 -0.332594
wb_dma_wb_slv/wire_pt_sel -0.567278 6.151730 3.308044 -7.690117 -1.150386 -3.319569 -5.982437 -1.100856 0.168941 4.203399 -0.124951 -5.098248 1.840120 1.165229 -0.399352 -1.059094 -1.638004 -6.042439 0.928296 1.284878
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -1.462820 1.128403 -0.441319 1.028810 3.981384 -3.898319 0.203809 -0.449855 1.641503 -2.149095 -3.065043 0.145015 -1.319362 -0.960179 0.045683 -2.466201 -1.804285 -1.544643 -1.434050 1.067138
wb_dma_ch_sel/wire_de_start -2.135082 -0.466679 -1.127020 -0.151036 -2.338230 0.161163 -2.616524 2.574570 -2.422909 -4.834501 -3.191431 0.463283 -1.781306 -0.838490 -2.005263 -0.317901 -0.724035 -2.016779 -2.387013 -0.120079
wb_dma_wb_mast/assign_3_mast_drdy 1.290162 2.226463 1.845101 -0.774001 -1.541455 -0.867283 -0.772557 -1.425590 -1.345018 -2.088897 -2.700577 -2.434255 -3.071634 -0.969725 -0.996430 1.571992 1.734634 5.161403 1.019885 -1.330657
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -0.756957 2.680819 -1.664733 -3.953590 -0.508425 -0.272710 1.347192 -0.663214 0.553558 -1.016087 -2.012041 1.515843 -0.343256 -1.071084 -2.653401 1.587726 1.036198 3.080337 -1.450621 -0.056370
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.006197 2.179097 2.697754 0.193509 0.322785 0.243624 2.921440 -0.013983 -0.032014 -3.624239 0.798817 1.026658 0.564910 -0.245242 1.493812 0.900200 0.228461 1.855511 -1.446906 -2.007654
wb_dma_de/always_5/stmt_1 -0.784562 2.390218 -0.726824 -1.702565 0.078958 -0.609013 1.968510 -0.943287 0.858407 -2.197110 -1.086995 3.688779 0.818082 -0.921032 -0.859489 0.543313 0.127519 3.067776 -1.879815 -0.085534
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.281626 0.332904 -0.504904 1.033649 0.776560 -0.163485 -2.716804 -0.423234 -0.215285 1.026893 -1.782447 0.414060 0.483812 0.470068 1.136778 0.447087 -1.451824 -2.329052 -0.305182 0.706627
wb_dma_de/input_mast1_err 1.184335 1.901385 1.492145 2.462613 2.414401 0.602922 2.126584 -2.256799 -2.119977 -2.961329 -1.550742 2.448351 -0.500327 -1.068811 1.955350 1.694416 1.079279 2.003914 -1.019920 -0.486834
wb_dma_de/reg_mast0_adr 2.324338 0.140226 1.595400 -0.794622 -5.241372 -1.185658 -2.935879 0.750524 0.356424 -1.402742 -0.606135 -2.733053 -1.567669 -0.405425 -0.865891 -1.713073 0.387904 3.465257 1.385453 -1.975772
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.745082 -1.452682 0.040405 0.589386 1.226678 1.024804 3.172860 -0.373222 -2.510638 0.010761 -0.630421 -2.939833 -4.040826 -1.860292 -1.513442 0.648171 3.159899 2.549739 0.337542 0.265467
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.620237 -0.617466 -0.714395 1.283849 1.392184 0.516345 2.144810 -1.811016 -2.053304 -0.445666 -0.712093 0.952667 -1.641018 -1.380729 -0.764654 0.363382 2.451330 2.692282 0.603643 0.749504
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.250056 0.016155 -1.031078 0.315575 0.423769 1.048272 1.173283 -1.708319 0.651841 -0.528347 0.346928 1.877954 -0.722600 -1.317406 -0.527903 1.298303 1.463668 1.935810 1.570899 0.289885
wb_dma_rf/inst_u2 -2.184942 0.830113 3.354268 -3.171069 -2.201548 -2.927199 -2.091694 -0.902803 -1.231907 3.802367 -0.036629 -3.159539 1.555593 1.233008 -2.793113 -2.599622 -0.658205 0.869516 -1.025066 -1.941437
wb_dma_ch_rf/wire_ch_adr1_dewe 2.177003 -0.248109 0.264248 -0.061571 -2.560782 0.655740 -1.692632 0.774068 -0.207048 -0.375830 0.158701 -0.439008 0.202975 -0.358136 0.419885 -0.836279 0.008377 -0.725744 -0.025486 -1.136389
wb_dma_ch_rf/always_17/if_1 -1.116919 1.433301 -3.405858 -2.872420 -2.497732 0.062772 -3.194047 -1.058931 -1.523629 -0.434783 -3.071860 3.570793 1.023583 -0.452144 -2.329232 0.091411 0.724288 0.300912 -0.969072 2.483054
wb_dma_de/assign_71_de_csr -0.019224 0.170749 -1.188121 -1.248093 2.570897 -1.029724 1.896462 -2.731028 -0.844416 1.936134 -2.215419 -2.153467 -2.344288 -1.632904 -3.193910 -0.724374 3.779708 1.386154 1.508130 1.129665
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.312836 0.468589 -0.413386 0.947164 0.725877 -0.212531 -2.791925 -0.370857 -0.278352 1.013394 -1.790338 0.378740 0.546308 0.574272 1.181943 0.418694 -1.539152 -2.394677 -0.373958 0.655501
wb_dma_ch_sel/always_42/case_1 -0.853213 3.513240 0.716670 -3.381464 4.739973 -2.147713 1.820916 0.000419 1.425688 3.940507 -1.132977 -2.020231 1.322292 0.669139 -1.099704 -0.227696 -2.419204 -1.453204 -3.073684 -1.603624
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.082112 -1.282382 0.161265 0.161355 1.705799 -0.302173 3.184604 -0.990139 -2.767001 -0.237676 -2.112984 -2.940601 -3.656779 -2.433600 -2.422752 -1.997432 4.056688 0.814697 -0.843270 1.162774
wb_dma_ch_sel/always_6/stmt_1 0.481030 -1.721647 -0.269604 0.261467 -0.265349 1.559823 2.580931 0.454492 -4.073649 -1.379720 -1.514916 -2.157835 -4.150003 -2.230533 -1.854023 0.038992 3.456322 2.031416 -1.368942 0.745843
wb_dma_ch_rf/reg_ch_chk_sz_r -1.250371 2.738478 -1.136808 -0.600628 0.932323 -0.826637 -0.780852 -1.500310 0.548277 -1.196961 -2.936683 4.141935 1.312368 -0.478799 0.292929 0.947222 -1.332940 0.721799 -2.164965 0.677687
wb_dma_ch_sel/always_3/stmt_1 1.603172 2.218554 -1.298679 -2.800795 -1.341225 0.628430 0.552121 -2.831591 -1.761300 -0.969037 0.042240 2.220537 0.870190 -0.262661 -2.415827 1.530386 3.516949 3.784407 2.485880 0.441083
wb_dma/wire_pointer2_s -0.661751 -0.721812 1.564393 -1.168526 -1.547712 -1.708604 -1.561573 -0.717489 0.040249 2.679191 0.316997 -1.835562 0.442513 0.148050 -0.496158 -1.601846 0.123820 -0.275013 -0.117651 -0.136422
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.206849 -0.163045 -1.177341 2.147490 2.056398 0.369423 -0.686100 -2.232803 -2.084445 0.573792 -2.393811 1.443848 -1.028022 -0.865911 0.381551 0.876804 0.911762 0.301362 0.396971 1.453596
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.078609 2.176147 0.649595 -2.268060 -0.164492 -1.731688 -4.009842 -0.815546 3.194560 0.872958 0.412386 -2.079892 -1.073467 -0.255721 0.438747 -3.131683 -1.331538 -3.575381 1.161390 1.409662
wb_dma_ch_rf/input_de_txsz -1.719248 3.226019 -1.850608 -4.848485 -1.381131 0.154757 0.269700 -0.736095 3.095351 -0.935103 -0.885662 2.352885 0.553783 -0.965672 -2.471571 2.385411 0.164635 2.326804 -0.320661 -0.415423
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.387111 -0.499311 1.326844 0.638551 0.384756 0.016524 0.387428 -2.732922 -2.407558 1.734665 0.898887 0.453434 -1.759137 -2.051515 0.649301 -0.561320 1.775203 2.078581 0.472555 0.761287
wb_dma_wb_if/input_pt_sel_i -1.838579 2.760442 1.402829 -5.364987 -0.284736 -1.630878 -3.717184 -1.076685 -2.367977 4.162791 -1.523492 -3.644694 0.841707 0.310569 -2.022963 0.771583 -1.315449 -3.100746 0.138423 -0.188811
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.046061 2.181323 2.699189 0.199555 0.287242 0.281503 2.850337 -0.031088 0.011640 -3.616394 0.890183 1.065952 0.629172 -0.222346 1.487535 0.882903 0.189243 1.821861 -1.391613 -2.018717
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.605742 -0.602782 -0.777780 1.272325 1.350291 0.571682 2.088573 -1.806962 -1.963447 -0.434876 -0.676456 1.008854 -1.624424 -1.368171 -0.722676 0.407242 2.385829 2.643819 0.660417 0.786291
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.918834 0.065529 -0.472682 -2.102971 -2.379975 -0.867775 -0.462535 -1.058782 -1.402836 0.098629 -2.088965 -3.689215 -4.153891 -1.265093 -3.733124 0.504932 3.217811 6.091125 2.491928 -0.157028
wb_dma/wire_mast0_go -0.286223 0.366776 -0.539629 1.044503 0.818299 -0.135214 -2.741810 -0.438735 -0.209650 1.006138 -1.813533 0.474503 0.477457 0.476720 1.209278 0.524612 -1.468042 -2.352627 -0.291961 0.695866
wb_dma_ch_rf/always_1/stmt_1 -2.047937 -1.696290 0.539418 0.661117 -0.079849 -0.789599 1.147914 2.479175 1.885066 -0.117754 0.296711 -1.408750 -1.370895 -0.754256 0.379313 -1.982731 -1.984158 -0.934192 -2.497027 0.311278
wb_dma_ch_rf/always_10/if_1 1.242630 1.890151 1.556574 2.373719 2.298579 0.554097 2.135551 -2.103187 -2.062665 -2.937714 -1.480415 2.271199 -0.427738 -1.008150 1.923333 1.626804 0.964700 1.923439 -1.058472 -0.559113
wb_dma_ch_sel/assign_165_req_p1 -0.238397 0.398821 -0.440497 0.976763 0.747603 -0.149052 -2.595185 -0.391522 -0.222411 0.874793 -1.730530 0.481420 0.501881 0.455337 1.165508 0.504709 -1.394847 -2.221020 -0.335437 0.656442
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -1.220956 2.742568 -1.120355 -0.741048 0.816716 -0.827560 -0.801884 -1.439799 0.701898 -1.125045 -2.720886 4.130262 1.412601 -0.433577 0.304815 0.940032 -1.357391 0.696259 -2.120787 0.614293
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -0.118015 0.340096 -2.112030 -2.116109 -0.212097 1.473421 0.540583 -1.302089 0.423359 0.700205 -0.562301 -0.414952 -1.920123 -1.412925 -2.462390 2.522313 2.367068 2.038796 2.139254 0.299032
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.415450 -1.650537 -0.278989 -0.007692 -0.377927 1.444905 2.433345 0.474036 -4.065952 -1.170861 -1.526288 -2.319896 -4.058804 -2.128955 -2.035332 -0.006365 3.531920 1.865921 -1.326136 0.790789
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.547280 -0.222712 -1.764947 -1.185514 0.638411 0.883103 1.272208 -1.445565 -2.091104 0.893676 -1.553624 -1.237425 -2.688386 -1.406442 -2.596305 1.458223 3.170055 2.559315 1.179209 0.794587
wb_dma_ch_sel/always_2/stmt_1 0.739163 3.478994 0.025542 -1.240517 0.113024 1.073838 2.202921 -2.646015 0.981256 -3.356118 0.391672 4.580761 1.439139 -0.917116 0.018036 2.962701 1.530766 3.703911 0.874778 -1.284361
wb_dma_ch_sel/assign_115_valid -0.826372 1.104564 1.046032 0.052453 0.624415 -0.461505 3.823538 -0.137161 0.560904 -2.949658 -0.108809 1.989744 -0.598175 -1.506870 0.116898 -0.326541 0.230277 3.060547 -2.522703 -0.508957
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -4.074730 2.348078 -2.258204 -1.794189 4.157319 -4.179137 0.842418 -2.365294 2.183929 0.180175 -3.204936 2.739913 3.735405 3.512090 -1.882666 0.501683 0.648376 -0.912979 0.103491 1.394971
wb_dma/wire_de_txsz -1.660288 2.854974 -2.168849 -5.115286 -2.793370 0.739475 0.073618 0.285647 1.213377 -2.388664 -1.787366 2.890322 0.365386 -1.346471 -2.863895 1.724623 0.658158 1.973819 -2.186726 0.001603
wb_dma_wb_slv/input_slv_pt_in 0.023387 1.672812 0.847294 -2.276268 -0.977485 -1.382032 -3.305949 -1.896676 1.650478 1.181754 -1.163539 -1.158485 -1.465868 -1.220565 -0.154209 -2.676642 0.504685 -1.449929 -0.429360 0.048584
assert_wb_dma_ch_sel/input_ch0_csr -0.217021 0.043022 -1.065634 0.315160 0.453762 1.056915 1.203145 -1.706800 0.601092 -0.541678 0.325895 1.880428 -0.731649 -1.312785 -0.554363 1.331324 1.483448 1.965143 1.593170 0.316973
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.573344 -0.227028 -0.385755 -2.421789 -3.906070 -0.638511 -1.240892 -0.211479 -2.909732 -0.927932 -2.668888 -3.117249 -3.908448 -1.423657 -3.840471 -0.521003 3.342827 5.206191 0.847333 0.363355
wb_dma_ch_sel/assign_149_req_p0 1.083428 0.740095 1.238696 0.203981 -1.583151 0.123320 2.217707 0.488774 0.188287 -3.193785 -0.045944 1.543276 -0.554030 -1.879659 0.465487 -1.143554 0.279166 2.342147 -2.486328 -1.427028
wb_dma_de/wire_adr0_cnt_next -5.585977 -0.141690 4.776733 -0.043298 -0.719834 -0.164035 -0.995732 -1.229811 -3.302099 1.118189 3.054867 0.332522 2.359696 2.160384 -0.595437 -0.900913 -1.180372 -1.032591 -0.215852 -0.624772
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.266050 1.941913 -0.156724 -1.721078 0.457675 -4.001641 -0.166669 1.108562 -1.022282 -3.798111 -2.406492 -2.428839 1.582247 3.735988 -3.720174 -1.609012 0.305560 0.257024 1.357375 -0.395923
wb_dma_ch_rf/always_23/if_1/block_1 2.287123 -1.039821 -0.693961 0.086209 -3.857771 0.586154 -3.008243 -0.179849 -0.338558 0.256409 1.491894 0.972477 1.517963 0.152905 -0.068529 -2.026667 0.645977 -0.744881 2.138691 0.268624
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.366445 -0.521947 1.297875 0.766465 0.495176 0.133170 0.468919 -2.840154 -2.422278 1.712798 0.971224 0.535137 -1.756970 -2.099806 0.704136 -0.399267 1.842291 2.168367 0.589859 0.784118
wb_dma_rf/wire_ch0_txsz -1.075466 -0.416437 -2.930004 -3.999718 -4.161561 0.107894 -1.823674 0.571064 -1.013444 -0.239856 -3.193793 1.576970 -0.505201 -1.158197 -2.791627 -1.042235 0.972080 1.560078 -3.304575 1.179959
wb_dma_ch_sel/assign_134_req_p0/expr_1 2.616311 1.433683 2.243151 -1.209224 -2.959350 1.273526 0.130499 -1.004061 -0.985469 -0.478790 3.461190 1.753864 1.657744 -1.286679 1.075883 -1.072287 0.453789 0.800841 0.333460 -0.596964
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -0.128903 -1.806666 1.054010 2.664694 2.493056 -0.662015 3.992017 -1.359058 -2.629308 -1.449839 -1.358027 -0.828335 -2.752236 -2.396667 -0.634696 -3.173483 3.330119 0.923061 -1.315741 1.244708
wb_dma_de/always_6/if_1/if_1 -0.863536 1.554020 -3.242926 -2.896073 -2.587973 0.186271 -3.094153 -0.922816 -1.543146 -0.558873 -2.938184 3.490789 1.065934 -0.421648 -2.255918 0.180034 0.694121 0.307257 -0.996382 2.331617
wb_dma_ch_sel/assign_128_req_p0 1.562415 4.286263 -0.211720 -3.719317 -2.538389 1.900324 0.137366 0.009376 2.538166 -2.480599 1.057612 3.366862 3.081465 -0.455309 -0.501473 2.339495 -0.756465 0.473718 -0.158417 -2.036945
wb_dma_de/assign_77_read_hold/expr_1 -0.279270 0.464531 -0.389974 0.943062 0.751183 -0.184257 -2.714734 -0.396085 -0.237610 0.952457 -1.746129 0.431178 0.557554 0.510728 1.164049 0.471168 -1.509402 -2.371649 -0.359280 0.647164
wb_dma_de/wire_de_adr0 -2.391382 0.438184 5.569464 -0.002682 1.627590 -3.132699 2.091348 -0.043945 -1.721060 1.196722 2.956261 -1.881598 1.201096 2.188190 2.164293 -2.480568 -1.796183 0.332651 -2.584419 -0.337405
wb_dma_de/wire_de_adr1 0.203470 -0.838986 -0.914895 0.013569 -1.510968 -0.023020 -1.475126 -0.783226 -0.086232 0.665149 1.404745 1.257208 1.361527 0.554844 -0.413377 -1.233535 0.556549 -0.173439 2.156140 1.269299
wb_dma_wb_mast/always_4 -0.290800 0.384641 -0.463455 0.990319 0.761422 -0.170710 -2.705505 -0.410129 -0.235974 0.946031 -1.784160 0.461481 0.538440 0.496613 1.190459 0.495473 -1.500135 -2.376326 -0.338542 0.687403
wb_dma_wb_mast/always_1 -0.811139 0.812167 1.822416 -3.458926 0.048570 -3.765073 -1.910267 -0.914984 0.483046 2.543977 -1.178916 -3.391521 0.132130 0.584989 -1.594681 -4.183089 0.585411 -1.973181 -1.381207 -2.090070
wb_dma_rf/wire_ch3_csr -2.012290 1.516557 2.103971 -2.784001 -0.801083 -1.383657 -0.670023 1.692055 -1.293511 1.685818 -1.646412 -3.707278 0.337686 1.428884 -3.603685 -1.340235 -1.614113 1.168587 -2.364204 -3.212521
wb_dma_ch_rf/reg_ptr_valid 0.182437 -1.018557 -1.158696 1.208221 1.858294 -1.442973 1.338726 -3.814857 -0.628673 1.228208 0.030985 1.327841 0.093306 -1.018652 -1.695998 -3.003894 3.438783 1.243373 3.057305 2.378647
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.246497 -0.094647 -1.070935 2.096844 2.015726 0.235233 -0.832082 -2.105262 -2.179946 0.625908 -2.497141 1.314762 -0.917123 -0.768884 0.424256 0.757583 0.754892 0.116589 0.220842 1.418026
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.028951 3.534264 3.387806 -1.075843 -1.372471 2.166102 1.706148 0.774455 -0.841131 -3.562736 1.796580 -0.184220 2.001393 0.260983 1.475036 1.813003 0.220974 -0.169236 -0.577861 -3.387336
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 4.031387 3.621021 3.248519 -1.198007 -1.362967 2.168499 1.707575 0.778862 -0.867354 -3.549409 1.670311 -0.187655 2.055823 0.280004 1.353185 1.811910 0.201163 -0.237506 -0.618000 -3.358696
wb_dma_de/input_mast0_drdy -2.088432 0.844105 1.234489 -1.490355 -2.049791 -2.520859 -1.796421 -0.625578 0.103511 -0.149829 -3.043539 -3.317065 -3.457480 -0.919816 -2.497411 -0.536375 0.226577 4.473578 0.282770 -0.027072
wb_dma_rf/assign_6_csr_we/expr_1 -0.574882 0.342094 1.279491 1.760122 2.091073 -3.066828 1.789854 -1.508376 1.554625 -0.089523 -3.425870 2.071294 0.279380 -2.326755 2.654983 -3.029802 0.602082 -0.947351 -4.728876 0.563762
wb_dma_wb_slv/always_5/stmt_1/expr_1 5.788910 0.589406 0.883178 1.343149 -1.825025 2.246779 2.329449 3.151027 0.112411 -4.386068 0.317721 -0.175884 -0.674117 -1.204881 2.817769 0.547166 -0.245819 0.599850 -2.689446 -2.952827
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.153908 1.869089 -4.048720 -3.678856 -1.116333 1.741630 1.569707 1.844296 3.483782 -1.525548 -1.511446 1.522609 -1.008410 -1.720691 -1.544209 3.075147 -0.279197 2.022342 -1.635515 -0.436326
wb_dma/wire_ch5_csr -2.323274 1.732904 3.030236 -3.087106 -1.550693 -2.323620 -1.992375 -0.494825 -1.161681 2.307101 0.089107 -2.632024 1.212347 1.223617 -2.589531 -2.493443 -1.087045 0.254243 -0.776974 -1.610666
wb_dma_ch_pri_enc/wire_pri10_out 0.252965 -0.226231 -1.206008 2.198560 2.046046 0.330406 -0.720879 -2.111143 -2.162021 0.631229 -2.398937 1.340295 -1.051985 -0.836565 0.456246 0.777564 0.852985 0.183604 0.303007 1.487351
wb_dma_ch_rf/assign_20_ch_done_we -0.912720 1.724050 -0.516795 -1.295617 0.796959 -0.189319 0.392058 0.030734 0.095275 -0.694130 -2.806031 0.034261 -1.329578 -1.075233 -0.550160 1.313094 -0.438227 0.686667 -2.347125 0.180764
wb_dma_wb_mast/input_wb_ack_i 0.488488 2.751459 2.359668 -4.128432 -1.937515 -4.574391 -5.421273 -2.268522 1.713318 1.431968 -3.540781 -4.059640 -1.385750 -0.075801 -1.139248 -5.163905 1.094425 -0.982380 -0.991416 -1.790736
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -0.912928 1.532129 -3.182961 -2.909020 -2.567234 0.054668 -3.192085 -0.859536 -1.520690 -0.533735 -2.985380 3.474866 1.154309 -0.345729 -2.178094 0.071810 0.601728 0.071263 -1.103650 2.405147
wb_dma_rf/input_dma_rest -0.609675 0.253829 0.389209 0.033472 2.024489 -1.831059 0.742395 -1.481575 1.220703 1.076084 -0.792409 -0.881206 0.092876 -0.378840 -0.654245 -2.088757 0.756392 -1.012647 0.485133 0.437426
wb_dma_ch_sel/always_5/stmt_1 -3.998153 -0.043308 -1.329818 -0.413919 -0.361489 -0.478633 -1.576933 2.175325 -2.238433 -4.485378 -3.366867 0.673913 -1.766603 -0.261936 -2.354975 0.544051 -1.024547 -1.707369 -2.448268 0.733281
wb_dma_ch_sel/always_40/case_1 0.144508 -1.025444 -1.030560 1.090351 1.729453 -1.469113 1.152333 -3.686478 -0.822570 1.330018 -0.028732 1.102885 0.129850 -0.897357 -1.712430 -3.045529 3.358861 1.104919 2.947011 2.372163
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.196297 -0.844984 -1.007772 0.029954 -1.511771 -0.037969 -1.507636 -0.856396 -0.103350 0.688475 1.381458 1.302846 1.398241 0.572448 -0.478533 -1.240507 0.605578 -0.142951 2.203640 1.367555
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.123917 2.060121 2.704057 0.358841 0.350506 0.267230 2.968820 0.048229 0.032711 -3.577157 0.939385 0.990729 0.522939 -0.247632 1.596495 0.867471 0.160513 1.843678 -1.420604 -2.024313
wb_dma/wire_de_csr -0.056264 0.145838 -1.213807 -1.358738 2.515892 -0.993798 1.883886 -2.732936 -0.779746 2.055416 -2.185040 -2.263346 -2.381042 -1.624270 -3.249677 -0.710784 3.790037 1.312439 1.594575 1.168838
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.122184 2.029646 -0.168564 -1.663949 0.470828 -3.774012 0.005677 1.140662 -1.024624 -3.969739 -2.104665 -2.090345 1.830237 3.957747 -3.527771 -1.219433 0.292369 0.447715 1.506416 -0.493864
wb_dma_ch_sel/always_37/if_1/if_1 -3.975696 1.892857 3.557468 -1.048697 0.849278 -0.806432 1.179822 -1.500447 -1.225432 0.615172 1.056881 1.436623 3.809157 0.805238 0.309823 -2.969630 -0.470421 -4.089424 -2.674982 3.081585
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.270525 0.352810 -0.532603 1.041980 0.829374 -0.127499 -2.702885 -0.419604 -0.210212 0.952750 -1.811801 0.475641 0.475651 0.448229 1.174728 0.512845 -1.433557 -2.347428 -0.278955 0.702851
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.600990 -0.536822 -0.638929 1.214249 1.314123 0.475080 2.037568 -1.695734 -2.071935 -0.407697 -0.730660 0.887421 -1.553287 -1.263046 -0.722428 0.318949 2.322145 2.574433 0.516338 0.733701
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.526722 -1.815432 -0.264161 0.258585 -0.199312 1.517169 2.626071 0.449238 -4.240106 -1.279052 -1.525241 -2.369188 -4.183792 -2.216033 -1.938710 0.000604 3.600515 2.047627 -1.331782 0.764956
wb_dma_ch_rf/always_10/if_1/if_1 1.243617 1.898746 1.581938 2.423219 2.359215 0.462970 1.909177 -2.115673 -2.240859 -2.800390 -1.680122 2.207429 -0.418467 -0.958137 1.980858 1.519398 0.925272 1.704583 -1.188925 -0.492657
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.269558 -0.215454 -1.102973 2.112527 2.018186 0.250714 -0.731303 -2.050512 -2.170113 0.613734 -2.370280 1.248687 -1.010219 -0.750939 0.410392 0.674512 0.808553 0.137461 0.258489 1.399989
wb_dma_ch_sel/input_ch3_adr0 -2.060069 0.444550 3.257160 -0.639736 -0.428568 -1.847565 -2.520515 -3.345156 0.086712 1.897760 1.767174 -0.109794 0.074765 -1.202767 1.640536 -2.074757 0.439005 -2.637925 1.155947 1.574432
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.214082 -1.328955 0.043269 0.051326 1.720981 -0.343041 3.120647 -1.013844 -2.675650 -0.032634 -2.191324 -3.089127 -3.747729 -2.401792 -2.551421 -2.004812 4.133113 0.796170 -0.777713 1.207562
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.595831 -0.585887 -0.735359 1.188430 1.307209 0.563255 2.046209 -1.762160 -1.899424 -0.410914 -0.654064 0.966208 -1.545850 -1.321845 -0.744569 0.368264 2.359451 2.631551 0.652668 0.744357
wb_dma_de/wire_de_txsz -1.612093 2.917522 -2.119007 -5.056547 -2.731007 0.694253 0.026239 0.178290 1.310784 -2.336093 -1.810762 2.907581 0.375000 -1.316304 -2.797240 1.771166 0.611685 1.950840 -2.070801 -0.038183
wb_dma_rf/input_de_adr1 0.221141 -0.968117 -0.953259 0.115399 -1.536745 -0.023381 -1.479220 -0.809339 -0.038703 0.686255 1.479488 1.317435 1.374665 0.586795 -0.406173 -1.247091 0.569299 -0.196844 2.246748 1.347983
wb_dma_rf/input_de_adr0 -4.217102 -0.060953 5.098452 0.016250 1.231529 -3.804543 0.292775 -0.339747 0.827960 1.275907 2.310139 -1.349203 0.348335 1.323413 3.173109 -2.397217 -2.092805 -1.257704 -2.518772 0.402545
wb_dma_de/always_2/if_1 -4.831927 -0.320669 5.925786 1.061040 1.015975 -2.074858 2.129432 0.093704 -2.989052 -0.391976 2.824304 -0.657414 1.572150 2.498762 1.136399 -1.719190 -1.280763 0.076393 -2.559311 -0.864596
wb_dma_ch_sel/assign_102_valid -0.765017 1.109566 0.916228 0.113665 0.726284 -0.369839 3.857467 -0.143653 0.386227 -2.986512 -0.286041 2.095889 -0.667998 -1.520028 0.093620 -0.212596 0.289305 3.145507 -2.590692 -0.446398
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.811538 3.796428 4.931237 -1.939674 -1.820227 -0.504033 0.563027 -1.221743 -2.680424 0.544420 0.954523 -2.494387 4.077459 3.195406 -0.375343 -0.264020 1.905868 -0.236912 0.943512 0.680414
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.427346 -0.521029 1.282351 0.798419 0.495557 0.081395 0.538571 -2.712418 -2.433075 1.571363 0.876895 0.520497 -1.737775 -2.031858 0.703955 -0.473253 1.788973 2.131744 0.459916 0.749569
wb_dma_wb_mast/assign_4_mast_err 1.061097 1.995872 1.679115 2.252441 2.249137 0.430505 1.987393 -2.149387 -2.083846 -2.914391 -1.512772 2.317345 -0.328008 -0.954895 1.885959 1.544688 0.963338 1.845019 -1.115145 -0.534774
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.782758 -1.484149 -0.060484 0.566302 1.257582 1.088782 3.203162 -0.332291 -2.464218 0.025758 -0.718688 -3.031191 -4.232428 -1.917060 -1.588202 0.690406 3.240511 2.548303 0.338338 0.293457
wb_dma_ch_rf/always_2/if_1 0.130873 -0.996394 -1.077802 1.077662 1.644570 -1.424875 1.186776 -3.679379 -0.639646 1.253834 0.037601 1.241807 0.152971 -1.008517 -1.672894 -2.945376 3.324658 1.186642 3.004189 2.392698
wb_dma/input_wb1_err_i 1.247681 1.948329 1.553534 2.356122 2.333745 0.487569 2.088814 -2.060909 -2.156761 -2.904901 -1.556758 2.239475 -0.405034 -0.957100 1.889364 1.611143 1.006542 1.906828 -1.128679 -0.517307
wb_dma_ch_sel/assign_133_req_p0/expr_1 2.554162 1.585730 2.165142 -1.325148 -2.982328 1.288169 0.147474 -0.946629 -0.900805 -0.592859 3.380381 1.871347 1.690359 -1.272493 1.004152 -1.004234 0.432326 0.800884 0.305926 -0.598643
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.212678 0.867224 1.157657 0.098311 -1.706506 0.226519 2.231732 0.423126 0.207772 -3.405794 -0.124451 1.752423 -0.493124 -1.920832 0.419773 -1.012872 0.396786 2.555343 -2.502058 -1.482013
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.961018 2.122994 2.689449 0.303403 0.320615 0.250295 2.898272 -0.071877 -0.055039 -3.573707 0.857570 1.066337 0.536869 -0.231299 1.507902 0.895300 0.219662 1.827759 -1.364258 -2.004211
wb_dma_ch_sel/assign_121_valid -0.765960 1.143684 1.039749 0.113668 0.689722 -0.396339 3.786170 -0.188991 0.431937 -2.960595 -0.169369 1.998381 -0.647630 -1.487706 0.129385 -0.202858 0.299287 3.141241 -2.443494 -0.521554
wb_dma_ch_sel/assign_4_pri1 -0.487264 0.359540 -1.584918 1.348958 1.249285 0.883345 -1.595225 -2.050292 0.447820 0.488283 -1.419941 2.276396 -0.222232 -0.802639 0.662844 1.847852 -0.060293 -0.426731 1.286384 1.019747
wb_dma_de/always_2/if_1/cond -2.707422 -2.100144 1.960838 3.213392 0.360375 1.623335 2.422598 1.086178 -1.762845 -2.660892 0.930504 -0.059986 -0.926755 0.038312 -0.156979 0.604882 0.635924 0.087878 -0.474562 -1.134160
wb_dma_ch_rf/reg_ch_csr_r -0.502839 2.590163 2.441291 -0.832727 0.379573 -1.887038 -1.232701 -0.927407 -1.425716 -2.368406 0.002442 -2.972945 1.330357 2.651657 -2.390547 -2.375417 -0.747010 -1.351120 2.874768 1.494394
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.308027 -0.187911 -1.160597 2.157793 2.036539 0.318521 -0.707423 -2.080693 -2.132996 0.576491 -2.468096 1.364043 -1.013713 -0.784349 0.468563 0.827536 0.828932 0.179410 0.279769 1.430052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.995167 3.655912 3.415646 -1.331200 -1.630545 2.078680 1.475201 0.658596 -0.889919 -3.570577 1.712186 -0.068879 2.114220 0.249541 1.351774 1.651937 0.274483 -0.183963 -0.611357 -3.385758
wb_dma_wb_if/wire_slv_we -0.101800 -0.261473 4.574926 -1.430168 -4.481273 -1.715701 -1.883639 -1.672039 -2.205438 4.353388 -1.458216 -1.933640 4.386078 2.347070 0.985967 -2.051268 3.196065 -1.231407 -2.308506 -0.358164
wb_dma_de/assign_70_de_adr1 0.193292 -0.866062 -0.977529 0.008667 -1.543072 -0.048971 -1.500398 -0.822691 -0.070078 0.713818 1.396156 1.341640 1.393879 0.590706 -0.479917 -1.255828 0.608848 -0.135882 2.247775 1.371839
wb_dma_ch_sel/always_38/case_1/stmt_4 0.596639 -0.143188 -1.588307 -1.490272 0.486890 0.747194 1.116822 -1.188875 -2.166215 1.032295 -1.564753 -1.626283 -2.643432 -1.264614 -2.693851 1.364001 3.118559 2.414699 1.025796 0.716613
wb_dma_ch_sel/reg_ch_sel_r -4.032257 1.721155 3.429047 -1.005526 0.832156 -0.687970 1.218034 -1.713734 -1.513513 0.658930 0.952732 1.390518 3.487613 0.492743 0.008290 -3.063624 -0.218704 -3.920298 -2.501287 3.279003
wb_dma_ch_sel/always_38/case_1/stmt_1 -2.054409 -0.667738 -0.619340 -1.370733 -3.309013 0.144088 -0.644100 2.943527 -2.172657 -5.534838 -1.528624 -0.013036 -1.959634 -1.006896 -3.280957 -0.791571 0.468763 -0.097646 -1.971446 -0.863887
wb_dma_ch_sel/always_38/case_1/stmt_3 0.639955 -0.180621 -1.824235 -1.425682 0.583286 0.857846 1.210208 -1.356944 -2.184390 1.007656 -1.637261 -1.507538 -2.788704 -1.358473 -2.790208 1.476118 3.254145 2.558782 1.182100 0.762209
wb_dma_ch_sel/always_38/case_1/stmt_2 0.360857 0.128024 -2.289394 -0.301756 1.349871 0.686949 -1.520452 -1.657328 -2.358194 1.956792 -3.349768 -1.017301 -2.226565 -0.867814 -1.513067 1.918668 1.682332 0.160276 0.792308 1.476776
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.341213 0.329192 -0.467474 0.923735 0.725794 -0.247322 -2.806559 -0.341707 -0.169471 1.056385 -1.768556 0.311209 0.497638 0.519643 1.137453 0.387275 -1.527365 -2.412819 -0.308323 0.692837
wb_dma_ch_pri_enc/wire_pri30_out 0.296975 -0.150942 -1.121747 2.173953 2.072560 0.315143 -0.710499 -2.160824 -2.184778 0.526808 -2.450408 1.362642 -0.999462 -0.833701 0.483795 0.840889 0.802266 0.237934 0.268155 1.405533
wb_dma_ch_sel/reg_ch_sel_d 1.546909 2.640342 4.249798 -0.181337 0.088822 1.311973 -0.197907 -4.393260 -4.959444 -0.323657 1.841491 -0.157072 2.628740 0.022399 -0.940860 -0.554978 3.293307 -2.311878 3.186020 -0.534141
wb_dma_ch_rf/assign_14_ch_adr0_we -2.305207 0.466148 5.700212 -0.043270 1.546615 -3.106777 2.087086 -0.153785 -1.864514 1.247180 3.008871 -1.892036 1.292391 2.174413 2.155522 -2.544641 -1.676066 0.341959 -2.541989 -0.362746
wb_dma_rf/wire_ch1_csr -2.116888 1.700192 2.272479 -2.759071 -0.600129 -1.502508 -0.647031 1.639401 -1.106985 1.689947 -1.637220 -3.720496 0.464211 1.537271 -3.440916 -1.192937 -1.719996 1.027845 -2.446543 -3.351939
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.030867 -2.324963 1.229682 1.606160 -2.315633 2.421057 0.718718 0.597076 -5.201706 -0.127351 3.151421 0.394050 2.262912 2.318707 -2.841587 -1.052281 0.712588 1.740041 1.768193 -0.458888
wb_dma_rf/wire_pause_req -1.626958 2.125063 1.696512 0.524819 2.412295 -3.533716 -0.215622 -1.874001 2.376514 -1.644689 -2.608106 0.685143 0.636872 -1.974188 1.060021 -4.700207 -1.098351 -4.584146 -2.061985 3.117192
wb_dma_ch_sel/assign_95_valid -1.473239 1.672747 2.795236 -1.712592 -3.045370 0.209669 0.483383 3.490106 -3.960149 -2.661590 -1.059967 -2.215207 0.894822 3.355449 -2.608226 1.455848 -1.385458 4.189686 -2.814899 -3.160388
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.035876 -0.855122 -1.936265 0.351268 -1.041506 0.951813 -0.352373 -2.417804 0.516249 0.161759 1.750781 3.002084 0.680145 -0.694311 -0.904804 0.019340 1.943964 1.677120 3.674599 1.617048
wb_dma_ch_rf/reg_ch_stop 1.173986 1.991129 1.697356 2.268964 2.276818 0.388233 1.957935 -2.103586 -2.169185 -2.874137 -1.580258 2.183812 -0.367051 -0.936251 1.916131 1.467809 0.927561 1.730932 -1.217046 -0.517966
wb_dma_ch_sel/assign_146_req_p0 1.296037 0.874583 1.158024 0.124743 -1.609336 0.185152 2.259144 0.543386 0.240696 -3.317136 -0.115111 1.664925 -0.487025 -1.870197 0.509256 -1.004811 0.272959 2.469769 -2.554512 -1.463875
wb_dma_ch_sel/always_45/case_1/stmt_1 2.096776 -0.158534 0.315349 -0.009266 -2.395681 0.601921 -1.584229 0.700726 -0.208257 -0.452489 0.120141 -0.398336 0.182283 -0.366739 0.413669 -0.797935 0.028262 -0.689427 -0.056522 -1.073623
wb_dma_de/input_dma_abort 1.312659 1.873450 1.647800 2.402068 2.263531 0.508939 2.165831 -1.983004 -2.074867 -3.017515 -1.428818 2.214906 -0.404532 -0.986327 1.998738 1.536981 0.936937 1.922180 -1.176690 -0.600525
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.271828 -0.168811 -1.102206 2.193850 2.059434 0.334474 -0.642299 -2.138130 -2.200890 0.530124 -2.447573 1.373232 -1.015407 -0.810557 0.440216 0.811533 0.854857 0.261625 0.266785 1.417364
wb_dma_de/input_adr1 2.052342 -0.163175 0.247484 -0.056055 -2.418969 0.573081 -1.554210 0.629439 -0.262047 -0.449909 0.067090 -0.334114 0.194333 -0.389155 0.382572 -0.836900 0.078910 -0.627745 -0.094889 -1.037988
wb_dma_de/input_adr0 0.215877 -0.507062 6.047441 0.983582 1.127940 -2.445991 2.850269 -0.496905 -3.330003 1.179892 3.538433 -3.197345 0.034479 0.798672 2.242167 -3.559748 -0.276612 0.649010 -1.776555 0.036280
wb_dma_ch_arb/reg_next_state 1.245298 2.431561 4.117780 -0.106631 0.102477 1.245823 -0.276597 -4.163228 -4.817336 -0.297699 1.784655 -0.283766 2.459800 0.111474 -1.036207 -0.494139 3.150414 -2.358923 3.157877 -0.497752
wb_dma_wb_mast/input_wb_err_i 1.221739 1.931615 1.665813 2.369250 2.301345 0.449545 2.066849 -2.047545 -2.215572 -2.929368 -1.546771 2.213099 -0.357625 -0.918310 1.978494 1.572422 0.955852 1.850556 -1.182209 -0.553884
wb_dma_wb_if/wire_wbs_data_o 2.849510 0.817217 -2.943424 -3.045695 0.940134 0.611063 0.432700 0.684632 -0.693444 2.378300 -2.359042 -3.689428 -0.880313 1.167230 -2.683565 2.422302 1.647094 0.517313 0.683518 -0.609756
wb_dma_de/assign_73_dma_busy -2.576204 1.150486 0.482628 -1.126156 -1.425742 -0.204202 0.139324 -1.726375 3.565923 -0.031597 0.015045 2.901908 1.597237 -2.613830 0.308187 -3.019938 -0.251996 -2.790430 -1.482031 3.565938
wb_dma_de/always_22/if_1 -0.168607 2.053587 0.759969 -0.790980 0.073923 -3.227883 0.319160 -0.051497 1.083815 -3.351439 -2.073533 -1.239896 2.652691 2.259766 -1.884908 -3.185797 0.485466 -2.028375 0.743647 1.656427
wb_dma_rf/wire_ch2_csr -2.144071 1.612980 2.271682 -2.708178 -0.749023 -1.326647 -0.854635 1.695176 -1.245379 1.825890 -1.559593 -3.802077 0.379657 1.526162 -3.415163 -1.169989 -1.836148 1.053797 -2.406579 -3.300415
wb_dma_de/input_de_start -2.062448 -0.244237 -1.120832 -0.283323 -2.279480 -0.028384 -2.928776 2.487572 -2.482141 -4.770237 -3.357003 0.376771 -1.712694 -0.703024 -2.001207 -0.283836 -0.844212 -2.153181 -2.360326 -0.099035
wb_dma_pri_enc_sub/always_3/if_1 0.269875 -0.130350 -1.123484 2.146928 2.042225 0.325190 -0.688221 -2.116960 -2.109904 0.577958 -2.409261 1.351993 -0.989052 -0.793135 0.402586 0.806128 0.824084 0.234072 0.288527 1.392747
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.292145 0.768990 -1.535963 -1.542195 -0.832586 -0.138085 0.254609 2.402784 2.990629 -0.972273 -0.606245 1.416404 0.625923 -0.404082 0.385585 -0.137024 -2.431830 -0.697917 -2.965388 -0.205803
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.007858 3.513339 3.295792 -1.147017 -1.403658 2.215632 1.643214 0.777064 -0.824735 -3.516794 1.729731 -0.203158 1.982350 0.212623 1.399261 1.822412 0.231146 -0.351129 -0.585645 -3.378877
wb_dma_ch_sel/assign_132_req_p0/expr_1 2.499766 1.319798 2.377429 -1.309498 -3.094254 1.092934 -0.101858 -0.841495 -0.927292 -0.169292 3.501839 1.433838 1.578268 -1.305108 1.101119 -1.317286 0.283853 0.518702 0.220166 -0.581044
wb_dma_ch_rf/always_25/if_1/if_1 -4.146798 -1.364177 1.411953 0.637164 -1.092998 0.683684 -1.645814 -0.392776 -1.856970 0.144048 -0.439812 1.021660 0.647856 0.617589 -0.793938 0.473066 0.935382 -1.636162 -0.706356 -1.845370
wb_dma_ch_sel/assign_98_valid/expr_1 -1.941659 0.647769 4.689158 -1.322282 -4.865856 -1.505268 -0.135370 0.894676 -3.309501 -2.743768 2.950024 0.266709 2.343744 2.493191 -1.076110 -2.417062 -0.241156 3.777419 -0.735707 -1.222862
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -1.107740 2.716867 2.142385 -1.733416 -0.101712 -2.301539 -0.834293 -0.015373 -0.483185 -2.325456 0.113942 -3.092634 1.454175 2.638445 -2.961293 -3.029290 -1.716278 -1.148705 1.964405 1.543384
wb_dma_ch_sel/reg_pointer 0.125602 -1.065786 -1.053484 1.131322 1.664209 -1.440890 1.224612 -3.748519 -0.726508 1.303299 0.025748 1.207204 0.028687 -1.008943 -1.713701 -3.031710 3.409750 1.228752 3.032356 2.378883
wb_dma_wb_if/input_wb_err_i 1.273134 1.973251 1.460672 2.348529 2.367401 0.558018 2.053334 -2.158514 -2.176805 -2.908165 -1.635328 2.374816 -0.429830 -1.014579 1.892358 1.665684 1.022620 1.943635 -1.113556 -0.523690
wb_dma_rf/input_de_csr 0.008887 0.160161 -1.277014 -1.307274 2.585304 -0.956433 1.926910 -2.692710 -0.793546 1.905457 -2.314698 -2.178009 -2.444008 -1.699626 -3.230026 -0.619984 3.792046 1.360436 1.482002 1.124879
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.274424 0.336645 -0.533010 1.011062 0.782117 -0.179750 -2.756314 -0.391537 -0.177099 1.049995 -1.794172 0.380113 0.484398 0.489764 1.141647 0.449535 -1.481641 -2.406062 -0.265723 0.692896
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.609678 -0.698542 1.564998 -1.053345 -1.625922 -1.615151 -1.483324 -0.772529 -0.014016 2.514821 0.268741 -1.600181 0.477755 0.031996 -0.369952 -1.489775 0.215533 -0.133139 -0.225135 -0.194454
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.296308 -0.206034 -1.249170 2.284153 2.136665 0.387001 -0.781566 -2.102644 -2.157026 0.587524 -2.501840 1.432657 -1.024852 -0.786765 0.517878 0.883325 0.768321 0.124019 0.274570 1.481258
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.288780 0.385540 -0.539939 1.032145 0.820698 -0.198871 -2.741209 -0.404318 -0.217584 1.014397 -1.790823 0.419471 0.488372 0.473562 1.162477 0.460156 -1.500925 -2.393817 -0.291593 0.708680
wb_dma_ch_rf/input_de_adr0_we 0.262493 -1.337992 1.598383 1.959580 0.719345 0.334800 2.113363 0.965218 -0.428918 -0.981532 0.822645 -1.619537 -1.644884 -0.657161 1.093802 -0.678530 0.175730 0.168971 -0.775945 -0.447780
wb_dma_ch_sel/assign_161_req_p1 -0.289152 0.322389 -0.579791 1.095036 0.841222 -0.102840 -2.654233 -0.460939 -0.227214 0.945337 -1.778792 0.504005 0.455801 0.423390 1.168852 0.512640 -1.435049 -2.306532 -0.253370 0.741557
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.281555 2.727466 2.536994 -1.124457 0.187943 -2.009153 -1.321362 -0.707277 -1.311673 -2.507897 0.224295 -3.311228 1.389875 2.909576 -2.476249 -2.338193 -0.864452 -1.184416 3.058081 1.290702
wb_dma_ch_sel/assign_129_req_p0 1.548064 4.310410 -0.309766 -3.772742 -2.501378 1.903059 0.026124 -0.067866 2.525195 -2.422456 0.938882 3.353435 3.103350 -0.450346 -0.565311 2.362265 -0.741652 0.438757 -0.112242 -1.989668
wb_dma_de/wire_de_ack -0.200721 -1.319165 0.162878 0.114207 1.612577 -0.474824 3.034387 -0.868446 -2.759593 -0.114821 -2.156577 -3.045816 -3.629336 -2.320008 -2.418334 -2.231764 3.986253 0.606822 -0.998897 1.241170
wb_dma_ch_arb -0.346179 1.808228 3.115118 -0.614733 -0.435987 0.801757 -0.255641 -3.007348 -3.169536 0.134999 1.582639 0.217037 2.371438 -0.222454 -1.531172 -1.312280 1.715670 -2.428432 1.812740 -0.035980
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.390675 -0.552885 1.282793 0.741173 0.473456 0.067838 0.505620 -2.678437 -2.388396 1.622715 0.891917 0.489002 -1.722251 -2.004438 0.644788 -0.450928 1.767728 2.177839 0.448049 0.749150
wb_dma_pri_enc_sub/always_3/if_1/cond -0.302221 0.408720 -0.481428 1.027347 0.787740 -0.195119 -2.781817 -0.396929 -0.241915 0.997553 -1.846895 0.416601 0.550931 0.497213 1.222256 0.481586 -1.507250 -2.436788 -0.315408 0.715334
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.119576 -0.888539 -1.897989 0.424742 -0.926983 0.931540 -0.256132 -2.440830 0.525105 0.198993 1.700445 3.022390 0.554576 -0.747208 -0.904262 0.045989 1.985077 1.671712 3.658761 1.610930
wb_dma/wire_de_txsz_we 1.225212 1.938620 -4.121419 -3.768840 -1.123621 1.735868 1.608001 1.938751 3.507457 -1.564185 -1.598246 1.479876 -0.985465 -1.693290 -1.618959 3.111517 -0.313223 1.967565 -1.727218 -0.475289
wb_dma_ch_pri_enc/wire_pri16_out 0.303544 -0.179815 -1.111529 2.204118 2.036645 0.251600 -0.811801 -2.066986 -2.217065 0.629569 -2.470856 1.283145 -1.006712 -0.747268 0.472935 0.754384 0.746239 0.112480 0.227024 1.424306
wb_dma_ch_pri_enc 0.258619 -0.139875 -1.145869 2.128266 1.989920 0.318674 -0.701263 -2.194370 -2.096755 0.537341 -2.367912 1.402520 -0.996814 -0.805215 0.412551 0.829788 0.873473 0.275947 0.319802 1.392174
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.204889 0.023503 -1.043250 0.312814 0.450132 1.070042 1.192896 -1.715048 0.651654 -0.552197 0.368057 1.858120 -0.727645 -1.316782 -0.495015 1.336886 1.441280 1.913828 1.591080 0.323839
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.341128 3.776113 -0.304237 -0.357542 0.812128 0.720052 -0.729969 -2.943777 0.735243 -2.159117 -1.340064 4.738816 2.008059 -0.310407 1.171753 3.222176 -0.072539 1.138685 0.532054 -0.556309
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.104363 3.467636 3.271517 -0.971771 -1.274389 2.204829 1.878700 0.908554 -0.826082 -3.698161 1.667153 -0.161787 1.853420 0.119969 1.520937 1.749745 0.215255 -0.193198 -0.826692 -3.408249
wb_dma_ch_pri_enc/wire_pri7_out 0.306971 -0.123451 -1.074971 2.101017 1.989637 0.274907 -0.776216 -2.039759 -2.173126 0.570900 -2.415982 1.286875 -0.949273 -0.742842 0.472558 0.765783 0.770071 0.166493 0.184389 1.390807
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.543302 -1.758763 -0.273520 0.194137 -0.246034 1.439064 2.461357 0.524576 -4.134391 -1.168025 -1.523023 -2.372912 -4.069820 -2.105635 -1.904590 -0.037596 3.442500 1.883605 -1.413074 0.753416
wb_dma_wb_if/wire_mast_err 1.271909 1.800922 1.599548 2.429067 2.285769 0.520224 2.152591 -1.931042 -2.053845 -2.910764 -1.399948 2.130094 -0.454469 -0.940717 1.974425 1.508825 0.928442 1.873936 -1.120288 -0.584081
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -0.598014 1.289699 -2.718552 -3.970833 -3.391913 0.199732 -0.530614 -0.424265 -1.325433 -1.637184 -1.291480 3.192741 0.787752 -0.801643 -3.273890 -0.441726 1.955664 2.366798 -1.006314 1.708598
wb_dma_wb_if/input_wb_cyc_i 1.779284 3.938128 2.458241 -6.556725 -2.976489 -0.961695 -2.737708 0.902445 0.135177 2.282213 0.574088 -3.813614 0.239122 -1.198910 0.590731 0.369435 -0.691464 -3.087225 -1.118165 -1.591698
wb_dma_ch_sel/assign_97_valid -1.320078 1.054971 3.807807 -1.093684 -3.850992 -0.108233 2.634706 3.764393 -3.412460 -4.460425 0.987682 -0.788795 1.426702 2.993154 -2.260165 -0.171396 -1.020871 5.965313 -3.107090 -3.724851
wb_dma/wire_mast0_drdy -2.130539 0.820261 1.050426 -1.527561 -1.962827 -2.491904 -1.810887 -0.730369 -0.047620 -0.042881 -3.206371 -3.281908 -3.469003 -0.925260 -2.659656 -0.570741 0.366085 4.527435 0.335448 0.108799
wb_dma_ch_pri_enc/wire_pri8_out 0.229551 -0.134384 -1.111444 2.162705 2.042242 0.299448 -0.781813 -2.066710 -2.176042 0.585889 -2.465572 1.295259 -0.969268 -0.758085 0.474375 0.771606 0.771156 0.076459 0.253897 1.440558
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.323509 -0.189433 -1.236590 2.253220 2.079609 0.421511 -0.643547 -2.102529 -2.087064 0.479879 -2.408619 1.445424 -1.047300 -0.884261 0.472288 0.914237 0.858914 0.309867 0.329250 1.397302
wb_dma_wb_if/wire_pt_sel_o -1.591628 2.837573 1.286066 -5.458701 -0.281633 -1.693740 -3.771709 -1.027198 -2.325394 4.197456 -1.465936 -3.634694 1.037021 0.524211 -2.039308 0.771386 -1.364877 -3.038787 0.305806 -0.209226
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.315251 0.416362 -0.407666 0.947547 0.750496 -0.202443 -2.701878 -0.345828 -0.203277 1.018719 -1.712090 0.364503 0.561933 0.510020 1.128965 0.416467 -1.492022 -2.346106 -0.343073 0.683719
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.381086 -0.518485 1.195842 0.736379 0.460056 0.177545 0.472981 -2.752417 -2.361108 1.652973 0.944315 0.591152 -1.701109 -1.999682 0.666776 -0.370829 1.781951 2.122166 0.597098 0.767759
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.286269 -0.166331 -1.168530 2.140642 2.022930 0.342231 -0.680067 -2.097823 -2.124630 0.533344 -2.353308 1.358191 -0.990252 -0.783221 0.480669 0.792503 0.805367 0.232119 0.294938 1.423016
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 2.193781 -1.001804 -0.547272 0.014772 -3.820658 0.519735 -2.937230 -0.072886 -0.341705 0.234125 1.477835 0.838601 1.560166 0.244522 -0.020333 -2.076723 0.543238 -0.832169 2.009686 0.216996
wb_dma_ch_pri_enc/wire_pri22_out 0.270602 -0.225008 -1.195783 2.274281 2.107800 0.343162 -0.742000 -2.159261 -2.161485 0.598288 -2.442142 1.389930 -1.051833 -0.836225 0.481882 0.848106 0.817323 0.159727 0.323561 1.500468
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.397208 -0.524455 1.191382 0.735427 0.449002 0.076552 0.478365 -2.700356 -2.443330 1.686116 0.863630 0.500149 -1.726375 -1.982702 0.642879 -0.491440 1.754273 2.152205 0.479159 0.768614
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.021684 2.137110 2.708579 0.294969 0.368425 0.261883 3.012568 -0.014735 -0.055307 -3.674099 0.822918 1.024368 0.482942 -0.297261 1.488540 0.858204 0.242311 1.892307 -1.448223 -2.017244
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.392082 0.871549 1.226733 0.063762 -1.796576 0.271879 2.196615 0.573847 0.145314 -3.421675 -0.139160 1.578494 -0.524238 -1.926680 0.480064 -1.087313 0.367335 2.415678 -2.566101 -1.581179
wb_dma_ch_sel/assign_135_req_p0 1.374873 0.820957 1.218959 0.153346 -1.661872 0.196304 2.387862 0.717869 0.224442 -3.458203 -0.095871 1.574208 -0.554544 -1.906697 0.530823 -1.135869 0.288692 2.527363 -2.758147 -1.567059
wb_dma_ch_sel/wire_gnt_p0_d 1.549547 2.105368 4.596886 -1.297810 -0.757541 1.260184 1.832526 -3.803378 -4.702405 -0.785688 3.393427 -0.889819 2.057131 -0.252986 -2.112522 -1.109348 4.496082 -0.486261 3.397491 -1.040788
wb_dma_wb_if/inst_check_wb_dma_wb_if -3.350484 1.289124 1.996682 -3.666544 -1.091859 -2.353854 -3.214509 -1.189999 -1.459555 2.665047 0.022131 -1.845184 0.102573 -0.756827 -1.265499 -1.069391 -1.321117 -1.782115 0.347613 0.086518
wb_dma_ch_sel/assign_153_req_p0 1.277332 1.054015 1.314563 -0.136609 -1.771959 0.101942 2.147544 0.583464 0.311527 -3.358615 -0.071478 1.658239 -0.277026 -1.771441 0.493742 -1.058516 0.192492 2.378103 -2.635269 -1.586913
wb_dma_de/assign_82_rd_ack/expr_1 -1.010415 2.968510 -2.231886 -3.118319 0.149992 -0.405346 -1.380309 -0.871825 0.435777 0.106819 -3.672024 1.702801 0.015565 -0.576038 -1.612538 2.030616 -0.412833 0.784874 -1.689643 0.618433
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.854488 1.759322 -0.616066 -1.168636 0.864572 -0.144097 0.473162 -0.043813 0.030169 -0.835566 -2.919393 0.271800 -1.410253 -1.145479 -0.525447 1.412009 -0.359355 0.791176 -2.380976 0.185095
wb_dma_de/reg_de_csr_we 3.666961 3.673325 -2.038221 -3.394409 3.700445 -0.828135 3.639158 -2.987809 -0.669301 0.611530 -3.473295 -1.209211 -0.019143 0.062442 -3.145206 1.939686 4.203923 3.075385 0.899989 -0.998093
wb_dma/wire_wb0_ack_o 0.358666 1.509124 0.782449 -1.946071 -0.884283 -1.182487 -3.051466 -1.507901 1.500342 1.049212 -1.054009 -1.177052 -1.332672 -1.079074 0.111573 -2.513063 0.351940 -1.561163 -0.582720 0.110432
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.550517 -0.574477 -0.728555 1.247511 1.321510 0.579622 2.111219 -1.833587 -1.885585 -0.460761 -0.669179 1.068633 -1.603426 -1.378427 -0.723921 0.450781 2.384804 2.701579 0.677442 0.731611
wb_dma_ch_pri_enc/wire_pri23_out 0.314843 -0.220533 -1.153878 2.210804 2.041451 0.403409 -0.610582 -2.130644 -2.096610 0.536956 -2.378605 1.378246 -1.038133 -0.823941 0.467576 0.817241 0.858496 0.287897 0.317586 1.418065
wb_dma_ch_sel/assign_103_valid -0.764176 1.172184 0.970990 0.134827 0.736076 -0.320726 3.835113 -0.249392 0.469414 -3.066064 -0.179155 2.232186 -0.641563 -1.547393 0.147988 -0.109200 0.306899 3.206193 -2.413370 -0.489291
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -2.073995 -1.677777 0.463501 0.623334 -0.095389 -0.744616 1.158418 2.510888 1.950754 -0.175582 0.244077 -1.319753 -1.369987 -0.782395 0.385527 -1.952893 -1.957932 -0.914837 -2.554896 0.337107
wb_dma_rf/wire_ch1_txsz 0.553463 0.143437 -1.253547 -0.457813 1.001523 -0.263782 -2.569135 -0.163251 -3.084787 2.359892 -3.744669 -2.701029 -1.615791 0.332316 -0.964149 0.714111 0.400564 -1.585655 -0.715207 1.139325
wb_dma_de/always_23/block_1/stmt_13 -4.197447 -3.074485 -0.002568 0.233573 -1.602659 0.791814 1.375907 3.602456 -3.800116 -1.686186 -2.134424 -2.336745 -2.793019 -0.448189 -3.234616 -1.324701 0.691176 -0.540755 -4.135252 0.503338
wb_dma_de/always_23/block_1/stmt_14 -4.542873 3.220628 -0.426766 -2.656439 0.345576 -3.975746 0.662697 -2.097794 5.604077 -2.506716 1.630042 6.954875 4.800104 1.816024 1.034032 -0.322887 -1.422210 1.071916 -0.117219 1.590018
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -0.595144 2.025636 -3.039622 -2.821654 -1.336445 -0.372212 -2.688170 -1.608203 0.315073 0.678292 -2.066571 2.947947 1.454534 0.016580 -1.834472 0.757222 0.109131 0.660524 0.531075 1.862613
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.222941 -1.344670 1.681342 1.986828 0.722877 0.255617 2.043613 0.981661 -0.418940 -0.932948 0.832372 -1.719152 -1.651263 -0.624432 1.078083 -0.746579 0.143701 0.111421 -0.802029 -0.432086
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.262210 -0.165950 -1.116758 2.145395 2.005643 0.313198 -0.832574 -2.095502 -2.112230 0.628343 -2.409125 1.323321 -0.967157 -0.746822 0.460998 0.788862 0.745266 0.121899 0.267271 1.402572
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -0.817236 2.370637 -0.675783 -1.645748 0.118447 -0.576838 2.032454 -1.057057 0.827215 -2.272454 -1.022762 3.813079 0.828385 -0.982877 -0.817923 0.543696 0.153057 3.114376 -1.872474 -0.049655
wb_dma_ch_rf/input_ch_sel -2.490431 -0.273909 1.225321 -0.692950 1.176942 -1.488957 2.617240 -1.546262 2.796902 1.809783 -1.329054 -1.932616 -1.323581 -3.368802 -0.831735 -4.737787 1.758501 -3.307117 -2.085753 3.793796
wb_dma_ch_sel/always_45/case_1/stmt_2 0.205175 -0.864688 -1.008677 0.003267 -1.526529 -0.068699 -1.483041 -0.760299 -0.046085 0.640194 1.410145 1.315712 1.367139 0.534213 -0.450399 -1.225305 0.558833 -0.097521 2.191795 1.345916
wb_dma_ch_pri_enc/wire_pri4_out 0.288062 -0.148768 -1.112154 2.233825 2.066497 0.322048 -0.827074 -2.130053 -2.196311 0.601152 -2.504222 1.341790 -0.972164 -0.758543 0.532245 0.807190 0.764892 0.081245 0.228529 1.441458
wb_dma_ch_rf/wire_ch_txsz_we -0.427914 1.232365 -2.791395 -3.903076 -3.280522 0.287296 -0.559164 -0.578131 -1.231698 -1.359110 -1.052848 3.113215 0.838852 -0.742398 -3.244040 -0.308567 1.998519 2.352688 -0.540205 1.713562
wb_dma_de/assign_70_de_adr1/expr_1 0.194019 -0.869081 -0.872104 0.092014 -1.455211 -0.073204 -1.403911 -0.796864 -0.090473 0.628188 1.430068 1.265893 1.350253 0.568297 -0.421284 -1.274333 0.591711 -0.067895 2.149949 1.315237
wb_dma_ch_sel/assign_116_valid -0.787922 1.113877 0.967878 0.093779 0.712794 -0.381150 3.896944 -0.213891 0.469608 -3.069823 -0.243881 2.141563 -0.693166 -1.608051 0.037546 -0.225074 0.359277 3.285781 -2.500948 -0.496539
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.549361 -2.264641 0.592017 2.775256 0.509111 1.215588 3.428128 0.065144 -4.039149 -2.582574 -0.760752 -0.091014 -3.267294 -2.244144 -0.128864 -1.112371 2.833718 2.180574 -1.846281 0.822655
wb_dma_wb_mast/wire_wb_addr_o 3.266523 1.504319 0.648243 -1.308528 -1.754751 2.030935 -1.113786 0.866337 -0.809548 -0.164108 0.940169 -1.085635 1.484226 0.459954 0.089328 1.013385 -0.006792 -1.967530 0.743175 -1.526040
wb_dma_ch_rf/reg_ch_csr_r2 0.405090 3.793841 -0.484298 -0.237102 0.919199 0.852241 -0.734685 -2.986758 0.756991 -2.219295 -1.509242 4.907825 1.912051 -0.405735 1.203667 3.339807 -0.017075 1.137327 0.553823 -0.534762
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -4.226662 -1.399236 1.418018 0.607429 -1.116158 0.656691 -1.758909 -0.319205 -1.861359 0.146352 -0.504083 1.035133 0.670905 0.608937 -0.780605 0.451731 0.936422 -1.675945 -0.744554 -1.861422
wb_dma_ch_sel/assign_11_pri3 -0.199306 0.037697 -1.070972 0.316399 0.450693 1.064035 1.200111 -1.704814 0.621363 -0.529445 0.304155 1.857930 -0.739861 -1.299838 -0.501130 1.333376 1.461952 1.924241 1.557780 0.315279
wb_dma_de -0.588150 1.715737 2.429378 -1.159083 -0.995300 -2.728344 -0.568192 -0.145985 -0.281803 -1.655620 -0.798348 -2.103275 1.973964 1.773007 -1.395401 -3.547594 -0.474412 -1.491523 -0.002713 1.389722
wb_dma_wb_slv/wire_wb_data_o 0.377511 3.116700 1.753318 -1.907462 -0.247493 -0.647057 -1.435838 1.881462 2.351684 0.569394 3.397791 -1.103241 2.914582 2.215625 2.420225 0.453401 -2.191432 -4.610526 1.518448 2.082840
wb_dma_inc30r/always_1/stmt_1 -2.357638 0.180193 1.455229 -0.484141 -1.024035 2.873744 0.554845 1.477691 -4.150650 0.118843 3.348197 0.667276 4.465901 4.398730 -2.769453 1.522770 -1.040209 0.072867 1.254624 -1.354323
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.300764 0.391150 -0.459217 0.988732 0.760027 -0.186708 -2.753642 -0.397701 -0.207356 1.006077 -1.783253 0.455000 0.515560 0.465192 1.207732 0.455530 -1.512060 -2.415845 -0.318257 0.699330
wb_dma_ch_sel/assign_127_req_p0 0.694368 3.458701 0.086561 -1.292745 0.114341 1.032968 2.144778 -2.632095 1.044766 -3.264664 0.426067 4.508934 1.448549 -0.866838 0.011496 2.933572 1.498344 3.660207 0.899611 -1.293449
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.234346 -0.135638 -1.108724 2.135967 2.003527 0.283679 -0.784289 -2.084056 -2.120985 0.575725 -2.455186 1.329922 -0.969868 -0.781977 0.484665 0.781762 0.738506 0.150591 0.217986 1.415465
wb_dma_ch_sel/assign_94_valid -2.083273 -0.339647 -1.052322 -0.102361 -2.509667 0.271075 -2.657109 2.648833 -2.677224 -4.991503 -3.258749 0.568689 -1.592606 -0.686143 -2.061326 -0.174367 -0.729289 -1.995586 -2.462872 -0.245096
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -0.911323 1.579172 -3.151875 -3.122193 -2.716287 0.004214 -3.152359 -0.704152 -1.463969 -0.505665 -2.889518 3.292090 1.225409 -0.321614 -2.290891 -0.026144 0.524282 0.107177 -1.154567 2.316612
wb_dma_ch_pri_enc/wire_pri12_out 0.271912 -0.219910 -1.262518 2.219921 2.093800 0.430059 -0.614627 -2.221903 -2.077472 0.539667 -2.398511 1.486684 -1.123341 -0.900988 0.408446 0.957388 0.904791 0.392061 0.441969 1.430795
wb_dma_ch_rf/always_20/if_1/block_1 -2.156213 0.421548 5.486480 -0.016415 1.455825 -3.001626 1.962612 -0.122015 -1.904749 1.291565 2.807594 -1.961395 1.115703 2.005743 2.039388 -2.616174 -1.616617 0.329499 -2.570788 -0.308576
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.400593 -0.543808 1.288777 0.773782 0.447563 0.103582 0.488720 -2.781135 -2.438578 1.724443 0.975491 0.573761 -1.773379 -2.036832 0.736689 -0.427293 1.754022 2.148596 0.539438 0.787005
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.059497 3.195295 0.074168 0.564931 1.632551 0.176328 0.089374 -3.050274 -1.816255 -1.992084 -2.340343 3.854467 1.162932 -0.311235 0.927628 2.165774 0.862807 1.765803 -0.410489 -0.130597
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -2.335895 -0.424765 -1.021793 -1.333872 -0.867615 -1.125466 -0.899203 1.621252 2.405282 0.829297 -0.460738 0.227146 0.282662 -0.071874 -0.663199 -1.405470 -2.200157 -1.104559 -1.830269 0.733730
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.126457 -0.224199 -0.171392 1.106070 3.315223 -1.462601 2.621731 -3.161507 -0.591976 0.812179 -1.350356 -0.096520 -1.275335 -1.584146 -1.349198 -1.948221 2.911959 1.273440 1.006217 1.165082
wb_dma_wb_if/input_slv_din 0.400039 3.108858 1.875498 -1.784656 -0.262187 -0.633616 -1.277401 1.657899 2.004639 0.402222 3.353818 -0.983430 2.939473 2.110505 2.390924 0.388909 -1.938701 -4.428372 1.425508 2.067995
wb_dma_ch_sel/assign_94_valid/expr_1 -2.046415 -0.347541 -1.129884 -0.058177 -2.318031 0.211675 -2.584576 2.530166 -2.465371 -5.084996 -3.188442 0.536049 -1.793960 -0.805343 -2.053209 -0.112434 -0.696795 -1.918481 -2.233045 -0.248873
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.102185 1.060081 -1.663830 -0.700187 -0.018549 -0.111098 2.071970 3.024681 0.536084 -2.329920 -1.984420 1.264331 0.076156 -0.402161 0.666344 -0.131099 -1.671231 0.905489 -4.614451 -0.402260
wb_dma_de/always_21 0.748525 -1.408576 -0.007557 0.476926 1.201214 1.062926 3.161896 -0.298262 -2.461774 -0.056634 -0.688295 -3.036400 -4.131534 -1.907055 -1.593338 0.735578 3.190380 2.533143 0.260377 0.266874
wb_dma_de/always_22 -0.343112 2.012778 0.821416 -0.875364 -0.370140 -3.160988 0.079756 0.009312 1.105181 -3.368265 -2.114092 -1.242044 2.562662 2.172549 -2.015959 -3.100019 0.486581 -1.861942 0.687083 1.515173
wb_dma_de/always_23 -0.250307 2.035568 0.785825 -1.068844 -0.383299 -3.245975 0.099797 0.293786 0.999482 -3.270112 -1.993650 -1.433331 2.635702 2.352049 -2.096393 -3.238497 0.336888 -1.958058 0.595139 1.536931
wb_dma_ch_pri_enc/wire_pri1_out 0.234708 -0.197483 -1.116044 2.111201 1.999347 0.279133 -0.694093 -2.090834 -2.155669 0.606925 -2.375753 1.293750 -1.004155 -0.798595 0.406624 0.716535 0.810530 0.201573 0.240555 1.403922
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.288182 0.429078 -0.483892 1.043776 0.773952 -0.179947 -2.706117 -0.420645 -0.273991 0.969295 -1.814723 0.441579 0.515248 0.509596 1.214290 0.500202 -1.493521 -2.335244 -0.313021 0.655670
wb_dma_de/assign_78_mast0_go -0.345600 0.435232 -0.407022 0.922822 0.707316 -0.267874 -2.862210 -0.337797 -0.216716 1.075798 -1.754922 0.360080 0.608453 0.548122 1.196487 0.353884 -1.565225 -2.491672 -0.369229 0.725041
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 2.134668 -0.212883 0.249082 -0.012444 -2.451255 0.632472 -1.597234 0.715719 -0.238834 -0.437807 0.090604 -0.354457 0.193362 -0.367621 0.388476 -0.820985 0.019013 -0.621092 -0.065190 -1.073659
wb_dma_de/wire_dma_done -4.246709 0.612893 0.011149 0.193893 1.271859 -0.086755 1.375662 -0.605121 -1.728570 -2.613613 -3.832582 1.468569 -0.709605 -1.107601 -2.406467 -0.167139 1.299007 -0.673476 -2.895447 0.375177
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.338835 0.828074 1.220630 0.104087 -1.720985 0.166080 2.124141 0.444216 0.179498 -3.281982 -0.122539 1.550455 -0.536585 -1.888049 0.425713 -1.072649 0.408396 2.434245 -2.430292 -1.541488
wb_dma_rf/input_wb_rf_adr 1.541121 1.455737 1.431258 -3.634566 -0.701304 -3.278617 -2.133607 4.104631 -4.051185 1.322126 -1.328132 -1.958268 3.231518 2.844677 1.024131 -4.930972 -2.672468 -5.530488 -6.834419 1.275413
wb_dma_wb_if -1.061514 1.251476 2.592766 -4.383543 -1.132878 -4.576407 -4.151428 -1.136582 -0.471270 3.034123 -0.493950 -3.520983 0.953217 1.186852 -0.546310 -3.833749 -0.099949 -2.774152 -0.192598 -0.837833
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.319233 3.623797 -1.841211 -3.409614 3.598449 -0.924790 3.547544 -3.091899 -0.518604 0.694227 -3.229912 -1.140546 0.121834 0.090355 -3.147520 1.800059 4.155823 2.965409 1.062964 -0.975257
wb_dma_ch_pri_enc/wire_pri25_out 0.288198 -0.151490 -1.090242 2.173630 2.022454 0.273614 -0.685036 -2.099038 -2.222148 0.571403 -2.382462 1.291593 -1.006039 -0.788842 0.458450 0.731570 0.815544 0.192187 0.260031 1.441339
wb_dma_wb_mast/reg_mast_cyc -0.276731 0.368252 -0.532658 1.040260 0.790560 -0.143720 -2.782630 -0.423256 -0.223634 0.960043 -1.836352 0.495153 0.519868 0.477717 1.210257 0.523547 -1.478284 -2.417792 -0.326780 0.703366
wb_dma_ch_rf/input_wb_rf_we -1.367524 0.600843 4.231116 -2.448437 -4.567999 -1.149204 -1.844930 -1.053527 -1.688309 3.923551 -1.037461 -2.411732 4.254046 2.923070 -0.839817 -1.911139 1.677157 -0.729687 -1.815648 -0.208821
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.354360 0.542946 5.711911 -0.154037 1.528237 -3.249755 1.975680 -0.052241 -1.705715 1.295985 2.963646 -1.930032 1.272815 2.180134 2.231015 -2.682198 -1.839775 0.170925 -2.697957 -0.298413
wb_dma_de/always_6/if_1 -0.739926 1.587069 -3.301575 -3.003608 -2.644911 0.080676 -2.998249 -0.794085 -1.496694 -0.660341 -2.962566 3.437599 1.090952 -0.405923 -2.236174 0.136277 0.642635 0.338692 -1.168639 2.296440
wb_dma_wb_slv/always_4/stmt_1 5.897559 0.475242 1.258258 -3.654840 -2.809006 -5.328714 -0.879302 5.564171 -4.068969 -0.319539 -0.380452 -4.834713 0.760662 2.479218 0.811557 -4.568742 -1.105171 0.628082 -4.294298 0.161449
wb_dma_de/assign_3_ptr_valid 0.135006 -1.174355 -1.120684 1.224329 1.747710 -1.489421 1.238209 -3.760960 -0.683684 1.362829 0.058510 1.184770 0.015943 -1.025339 -1.757776 -3.142005 3.440485 1.191699 3.099153 2.421256
wb_dma_wb_mast/input_pt_sel 3.753780 2.771784 -2.687919 -2.813472 2.346954 1.993884 -1.450858 0.544464 -1.540363 3.095876 -3.121750 -3.594137 0.769390 2.210587 -1.447507 4.614475 0.121789 -2.857075 1.015338 -0.469523
wb_dma_ch_pri_enc/wire_pri15_out 0.267731 -0.179720 -1.061260 2.170513 1.996731 0.244613 -0.800892 -2.059549 -2.251870 0.634118 -2.431569 1.231407 -0.994752 -0.718565 0.480523 0.649504 0.769262 0.104997 0.189634 1.425475
wb_dma_wb_slv/input_wb_we_i 7.918337 1.227158 -1.472726 1.798321 0.517583 2.320196 0.840983 2.983325 -0.372010 -2.291946 -2.667536 -1.002933 -0.031305 0.333270 3.236922 2.267730 -0.960854 -1.149647 -2.737257 -2.747676
wb_dma_de/reg_tsz_cnt_is_0_r -1.509666 3.252271 -2.013598 -4.928420 -1.365099 0.186245 0.348310 -0.596449 3.007743 -0.963520 -0.996116 2.281704 0.507937 -0.992632 -2.484299 2.468409 0.157242 2.363002 -0.444471 -0.458126
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -2.270374 2.368525 -3.853737 -2.019491 2.394447 -1.673091 0.898179 0.404878 0.641432 -0.460976 -3.207200 3.804141 3.654605 4.390525 -1.620110 3.613405 -0.789062 2.069097 -1.490883 -0.064546
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.244891 -0.172674 -1.158281 2.173366 2.050253 0.328905 -0.821639 -2.112500 -2.135096 0.608338 -2.413698 1.336510 -0.960781 -0.752562 0.454204 0.844267 0.734340 0.131913 0.306544 1.398087
wb_dma/wire_mast1_drdy -0.358102 2.128906 1.316849 0.519235 1.341935 -1.123876 -1.838404 -2.029385 -2.386935 -0.095541 -2.221489 1.467699 1.439411 0.787757 1.018961 0.219170 -0.430489 -0.833329 -1.035589 0.192446
wb_dma_ch_rf/wire_ch_csr_we -0.023542 3.820643 4.767386 -2.742562 -2.487296 -0.976306 0.641298 -0.311218 -1.841357 0.759060 0.618402 -2.849206 4.097135 2.998503 -1.126696 -1.390490 0.948250 -0.452211 -0.274926 0.983446
wb_dma_ch_pri_enc/inst_u9 0.274366 -0.239653 -1.171185 2.196393 2.029469 0.312113 -0.740604 -2.070857 -2.136581 0.617628 -2.462326 1.312588 -1.065991 -0.810341 0.467150 0.780356 0.809716 0.187772 0.278225 1.455995
wb_dma_ch_rf/assign_8_ch_csr -1.147282 3.540183 4.135314 -3.184344 -1.806099 -2.950028 -1.253084 0.709104 0.576402 0.643685 0.881540 -2.985561 2.509074 0.963752 -0.659313 -3.151706 -1.158620 -3.032138 -0.805969 1.278960
wb_dma_ch_rf/wire_this_ptr_set -0.124095 -0.310810 -0.232699 1.122011 3.275048 -1.371262 2.685930 -3.181768 -0.613312 0.793757 -1.276507 -0.040137 -1.297469 -1.615015 -1.350072 -1.841482 2.995411 1.423310 1.168071 1.170229
wb_dma_ch_pri_enc/inst_u5 0.256208 -0.172617 -1.124547 2.160955 2.038801 0.288750 -0.804426 -2.084731 -2.132833 0.627730 -2.444341 1.357646 -0.951511 -0.753153 0.474054 0.755103 0.739745 0.061000 0.261145 1.455643
wb_dma_ch_pri_enc/inst_u4 0.255296 -0.190372 -1.109815 2.142768 1.993326 0.278420 -0.685750 -2.071113 -2.139712 0.562090 -2.340652 1.250778 -1.010226 -0.767440 0.440467 0.718770 0.809392 0.250588 0.260596 1.379159
wb_dma_ch_pri_enc/inst_u7 0.280778 -0.181451 -1.143756 2.133329 2.028352 0.292847 -0.811457 -2.066546 -2.124137 0.605132 -2.437472 1.320804 -0.944690 -0.767310 0.488615 0.766665 0.746442 0.081044 0.249971 1.398113
wb_dma_ch_pri_enc/inst_u6 0.261647 -0.133626 -1.100098 2.024821 1.954733 0.308778 -0.588493 -2.115415 -2.140319 0.477084 -2.301063 1.327093 -1.042277 -0.838870 0.311308 0.805272 0.925392 0.366259 0.302383 1.338587
wb_dma_ch_pri_enc/inst_u1 0.322464 -0.263977 -1.217410 2.243339 2.094892 0.355496 -0.635525 -2.133778 -2.180864 0.600845 -2.434440 1.310976 -1.076180 -0.839019 0.438108 0.776570 0.896553 0.283058 0.319989 1.470047
wb_dma_ch_pri_enc/inst_u0 0.353152 -0.180529 -1.148962 2.243644 2.090943 0.348172 -0.680833 -2.093935 -2.256778 0.541285 -2.493503 1.367921 -1.038647 -0.824423 0.498271 0.785801 0.845879 0.183595 0.232619 1.454072
wb_dma_ch_pri_enc/inst_u3 0.245386 -0.161005 -1.202761 2.151024 2.023341 0.371714 -0.697346 -2.150424 -2.077844 0.518500 -2.348909 1.416482 -0.985242 -0.821491 0.459116 0.833683 0.817706 0.248614 0.344357 1.408869
wb_dma_ch_pri_enc/inst_u2 0.288878 -0.136066 -1.194330 2.251276 2.108074 0.389439 -0.757191 -2.183719 -2.192061 0.585184 -2.468741 1.445170 -1.027768 -0.814971 0.498219 0.872509 0.821421 0.220429 0.324014 1.476920
wb_dma/wire_de_start -1.968800 -0.256130 -1.278162 -0.260905 -2.473140 0.300283 -2.582782 2.603007 -2.367903 -4.978806 -3.287171 0.676591 -1.610203 -0.759229 -2.037660 -0.033418 -0.721915 -1.901960 -2.420553 -0.186151
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.485100 4.277259 -0.262432 -3.779035 -2.503365 1.828471 -0.069598 -0.125192 2.447298 -2.283784 0.939494 3.279667 3.067462 -0.473742 -0.638895 2.264851 -0.654233 0.375758 -0.005889 -1.926736
wb_dma_rf/wire_ch_stop 1.178251 1.730976 1.732343 2.405326 2.276884 0.384489 1.975173 -1.899071 -2.149813 -2.727281 -1.439870 1.950068 -0.474590 -0.925104 1.957858 1.334394 0.855466 1.686503 -1.169709 -0.543580
wb_dma/wire_mast0_dout -0.796322 0.795686 1.748030 -3.685922 0.057029 -3.861743 -1.980636 -0.808064 0.280782 2.681983 -1.289053 -3.667006 0.210807 0.765883 -1.814389 -4.296727 0.660349 -2.081967 -1.484212 -2.072226
wb_dma_ch_rf/input_de_adr0 -3.944875 0.025648 5.058711 -0.008566 1.254312 -3.832596 0.384056 -0.422175 0.660382 1.239920 2.213650 -1.418159 0.375492 1.317606 3.089915 -2.386360 -1.881557 -1.069264 -2.414730 0.357085
wb_dma_ch_rf/input_de_adr1 0.126435 -0.897018 -0.879701 0.095756 -1.439237 -0.084329 -1.497353 -0.792074 -0.037343 0.741298 1.433775 1.216293 1.350744 0.557816 -0.394267 -1.273485 0.575301 -0.250344 2.171909 1.329176
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.296722 0.420971 -0.453899 0.998797 0.758803 -0.172803 -2.746160 -0.382128 -0.249167 1.003978 -1.783505 0.395883 0.534609 0.506738 1.160952 0.453539 -1.521922 -2.390338 -0.364223 0.667339
wb_dma_wb_if/input_wbs_data_i -0.795079 0.912654 1.860775 -3.665795 0.061816 -3.855675 -1.827991 -0.886882 0.404233 2.664372 -1.277016 -3.646409 0.236048 0.660712 -1.750185 -4.288539 0.689777 -2.047180 -1.468968 -2.047599
wb_dma_de/reg_tsz_dec -1.212669 3.320991 -0.990331 -5.222661 -1.790428 -0.701760 -0.597501 0.977138 2.362012 -0.646903 -1.380032 0.517297 1.090220 0.210661 -2.073642 1.376180 -1.063207 0.736202 -1.883438 -0.835930
wb_dma_ch_sel/input_ch0_am1 -2.737484 -0.829279 0.418316 1.388708 -0.319808 1.306783 0.497867 0.125686 -1.352518 -1.707333 0.169771 1.501016 0.582849 0.634050 -1.030417 1.173124 0.442052 -0.055177 0.228191 -0.661757
wb_dma_ch_sel/assign_162_req_p1 -0.280170 0.397403 -0.458015 0.988983 0.754478 -0.207459 -2.722416 -0.406309 -0.228664 0.985084 -1.795380 0.421906 0.541412 0.507832 1.197629 0.450863 -1.514482 -2.406982 -0.354937 0.675143
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -0.133188 0.322113 -2.069667 -2.197465 -0.257387 1.336010 0.417812 -1.248248 0.350575 0.847942 -0.572607 -0.621486 -1.921561 -1.366380 -2.530174 2.400721 2.354837 1.908811 2.068193 0.320633
wb_dma_rf/wire_ch5_csr -2.270380 1.543493 2.962047 -2.992601 -1.560573 -2.320925 -2.012597 -0.470337 -1.276710 2.363171 0.187729 -2.537509 1.065623 1.054010 -2.560780 -2.635748 -1.094112 0.407544 -0.800818 -1.579290
wb_dma_ch_rf/wire_ch_am1_we -4.455029 -1.464619 1.438146 0.726630 -1.144010 0.780631 -1.703128 -0.365443 -1.992322 0.072368 -0.476204 1.085857 0.625567 0.622114 -0.972263 0.530938 0.975110 -1.617406 -0.726036 -1.854131
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.296753 0.354682 -0.542474 1.038789 0.816792 -0.158269 -2.797956 -0.442055 -0.229171 1.046651 -1.845919 0.445948 0.468007 0.455853 1.201379 0.525669 -1.523253 -2.473037 -0.286251 0.762759
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.163201 -1.097851 -1.173031 1.141230 1.741388 -1.454534 1.166106 -3.809046 -0.660527 1.384024 -0.006708 1.200311 0.106375 -0.978864 -1.807014 -3.098663 3.462752 1.204184 3.118618 2.423796
wb_dma_inc30r/wire_out -3.629794 0.858622 4.305170 -1.147090 -1.352635 0.979103 -1.271920 -1.386035 -3.955641 1.426125 4.651452 0.574273 4.436217 3.120068 -1.176607 -0.475917 -0.667335 -1.971788 1.840232 0.005229
wb_dma_ch_pri_enc/reg_pri_out 0.236798 -0.195977 -1.112280 2.125267 1.998339 0.307438 -0.755043 -2.072629 -2.056787 0.605784 -2.345799 1.261372 -0.996054 -0.767546 0.441899 0.746527 0.815562 0.201567 0.305500 1.375854
wb_dma/input_wb0_we_i 8.192088 1.291492 -1.538186 1.812456 0.651123 2.351958 0.830378 2.935281 -0.567751 -2.315944 -2.934911 -1.082209 -0.037297 0.391755 3.209522 2.299556 -0.841183 -1.238638 -2.743508 -2.758029
wb_dma_de/always_2/if_1/if_1/stmt_1 -5.457208 -0.164331 4.950945 0.004094 -0.723371 -0.095022 -0.808088 -1.195902 -3.390531 1.070182 3.249039 0.214767 2.394908 2.196905 -0.577177 -0.929127 -1.143321 -1.029931 -0.172354 -0.657039
wb_dma_ch_rf/wire_ch_txsz_dewe 1.114207 1.949908 -4.101663 -3.731474 -1.100456 1.703770 1.561958 1.856941 3.476593 -1.535675 -1.610545 1.543176 -1.015619 -1.703247 -1.579842 3.143586 -0.315304 1.913277 -1.648320 -0.456885
wb_dma_de/always_22/if_1/stmt_2 -0.079362 2.199873 0.735504 -0.886915 -0.221479 -2.956380 0.234169 0.123399 0.708621 -3.545735 -1.980446 -1.142411 2.637866 2.326963 -2.025899 -2.877884 0.440005 -1.810631 0.732806 1.540524
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.695621 2.033392 -0.973923 -0.296763 -0.035769 1.510238 2.155930 1.591275 0.704381 -3.290748 -0.556650 1.929900 0.643726 -0.302451 1.513079 2.232853 -0.406840 1.327126 -1.943795 -1.604235
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.320700 -0.283344 -1.310128 2.324157 2.148600 0.424684 -0.644168 -2.148680 -2.197260 0.573917 -2.475507 1.388406 -1.160432 -0.880277 0.446925 0.866324 0.892091 0.303320 0.331544 1.457228
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -4.272962 -1.454628 1.356827 0.645475 -1.074089 0.680660 -1.741743 -0.304375 -1.705130 0.157923 -0.434901 1.068059 0.614100 0.629052 -0.776372 0.497168 0.844812 -1.689646 -0.656355 -1.902056
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.168742 0.964146 1.261417 0.006491 -1.706877 0.234226 2.284819 0.446612 0.262810 -3.444838 -0.063848 1.719420 -0.433208 -1.873957 0.369021 -1.028668 0.360204 2.541065 -2.492068 -1.548941
wb_dma/wire_de_ack -0.056867 -1.323626 0.014663 0.059074 1.678022 -0.366843 3.158263 -0.874879 -2.857520 -0.157853 -2.321332 -3.108235 -3.802042 -2.348765 -2.619934 -2.031769 4.145245 0.928121 -0.898682 1.164155
wb_dma_wb_mast/always_1/if_1 -0.764758 0.685455 1.623501 -3.360854 -0.002301 -3.655576 -1.957581 -0.909818 0.397071 2.508647 -1.352980 -3.270137 0.111385 0.556886 -1.605554 -4.094186 0.702765 -1.942295 -1.393700 -2.036163
wb_dma_wb_if/wire_wb_cyc_o -0.304130 0.429423 -0.429371 0.987930 0.771225 -0.225657 -2.780686 -0.402902 -0.262848 1.006241 -1.819986 0.412410 0.539902 0.541070 1.175332 0.420603 -1.529927 -2.448927 -0.352473 0.689361
wb_dma_ch_sel/assign_143_req_p0 1.157091 0.845054 1.291250 0.025543 -1.712644 0.092871 2.164078 0.534617 0.203049 -3.267448 -0.076544 1.587621 -0.440448 -1.787422 0.425618 -1.152610 0.318334 2.398976 -2.575376 -1.508950
wb_dma_wb_mast/wire_mast_err 1.233781 1.899897 1.443383 2.408605 2.332806 0.555395 2.068554 -2.061203 -2.056664 -2.917738 -1.534837 2.354398 -0.444395 -1.036867 1.976228 1.682971 0.940419 1.893754 -1.122074 -0.545735
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.208296 0.003495 -1.067696 0.360255 0.484405 1.047871 1.211712 -1.776590 0.602060 -0.547276 0.329618 1.887353 -0.758668 -1.356549 -0.556009 1.355209 1.516066 2.008228 1.628842 0.343471
wb_dma/wire_slv0_dout 5.253411 0.556922 1.234578 -4.188815 -3.628337 -5.491796 -0.349510 6.485520 -3.308754 -0.573242 -0.483029 -4.774868 1.078964 2.484947 0.341168 -5.140173 -1.817303 0.863157 -5.457866 0.241422
wb_dma_ch_sel/reg_am1 -2.763986 -0.875491 0.437810 1.359049 -0.304966 1.273067 0.474646 0.178479 -1.302923 -1.716873 0.168268 1.464770 0.565537 0.639548 -1.028080 1.154099 0.450907 -0.028896 0.184700 -0.719861
wb_dma_ch_sel/input_next_ch -4.572436 0.556569 0.111876 0.036386 1.092413 -0.146921 1.083150 -0.553925 -1.781495 -2.395936 -3.821337 1.185573 -0.653957 -0.963178 -2.602809 -0.249272 1.247689 -0.844458 -2.852749 0.351599
wb_dma_de/always_9 -1.173643 3.196899 -1.024912 -4.978103 -1.748827 -0.663056 -0.512006 1.023693 2.453161 -0.661824 -1.285918 0.684485 1.160499 0.177951 -1.881707 1.314946 -1.204027 0.707496 -1.947663 -0.796022
wb_dma_de/always_8 -1.148916 2.702121 -1.029869 -0.669135 0.828238 -0.780152 -0.832580 -1.473942 0.605792 -1.112071 -2.623272 4.056493 1.425627 -0.382111 0.354681 0.999479 -1.308845 0.699937 -1.949040 0.618102
wb_dma_wb_mast/always_1/if_1/cond -0.765111 0.736866 1.665462 -3.552318 0.000855 -3.757502 -1.997349 -0.858279 0.404248 2.563744 -1.266090 -3.418063 0.146988 0.584061 -1.689474 -4.203661 0.719280 -2.008083 -1.411969 -2.082586
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.968133 3.502060 3.370403 -1.181880 -1.522241 2.085527 1.527722 0.764856 -0.937422 -3.494660 1.688363 -0.226747 2.027714 0.240316 1.349692 1.622552 0.266982 -0.347663 -0.619720 -3.338359
wb_dma_rf/always_1/case_1/stmt_12 -2.820555 -0.425283 -0.742800 -2.410311 0.863399 -3.382740 -2.123383 -0.369230 0.028034 2.280763 0.555242 -1.010791 -1.153786 -0.268992 -2.168857 -2.593419 -1.224766 -0.087359 0.634973 1.350866
wb_dma_rf/always_1/case_1/stmt_13 -1.747551 -0.523855 1.167619 -0.585252 -0.872752 -0.425146 -2.047181 -0.503475 -0.830367 1.597335 -0.681316 -0.146126 0.256362 0.053907 0.182418 -0.688433 0.533931 -1.677997 -1.157331 -1.145676
wb_dma_de/always_3 0.639043 -0.156993 0.154617 0.231210 -3.276579 3.071320 -1.761015 0.130996 -2.257342 -1.432706 2.279475 1.725737 3.249601 1.466991 -1.423266 0.847849 1.121910 -1.827688 2.903078 -0.906127
wb_dma_de/always_2 -4.692503 -0.269137 5.761568 1.013426 1.112973 -2.121867 2.178286 0.031451 -2.903636 -0.272386 2.800678 -0.528995 1.645099 2.595121 1.140764 -1.599907 -1.278102 0.225143 -2.490989 -0.858312
wb_dma_de/always_5 -0.855745 2.419590 -0.622633 -1.728879 0.016759 -0.729657 1.911503 -0.956194 0.811688 -2.204506 -1.045768 3.663348 0.902945 -0.883397 -0.839051 0.421284 0.073778 3.050334 -1.969404 -0.076410
wb_dma_de/always_4 -1.094105 2.698764 -1.152787 -0.678989 0.891425 -0.761259 -0.746049 -1.468210 0.581516 -1.164593 -2.802706 4.089355 1.309275 -0.472595 0.305274 0.943061 -1.261295 0.695266 -2.075804 0.619347
wb_dma_de/always_7 -1.483821 3.238847 -1.976136 -4.897746 -1.382385 0.208225 0.443968 -0.503761 3.024395 -1.036426 -0.980105 2.240745 0.414044 -0.992005 -2.508330 2.489685 0.174236 2.411679 -0.516871 -0.494611
wb_dma_de/always_6 -0.902956 1.581995 -3.252654 -3.046181 -2.608722 0.054933 -3.122836 -0.822014 -1.337397 -0.504431 -2.886277 3.501745 1.214810 -0.357880 -2.213492 0.073144 0.556359 0.139022 -1.061243 2.417194
wb_dma_ch_sel/input_ch3_txsz 0.625578 -0.609852 -0.730260 1.261700 1.347249 0.587008 2.094165 -1.737546 -1.902453 -0.459071 -0.654910 1.002752 -1.548698 -1.357204 -0.743869 0.393436 2.348569 2.649230 0.627396 0.754204
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -2.283396 -0.394714 -1.018190 -1.277646 -0.867937 -1.125868 -0.894605 1.562530 2.320494 0.805116 -0.458557 0.275850 0.282358 -0.098934 -0.636569 -1.387666 -2.172213 -1.055601 -1.810932 0.756472
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.261675 0.365094 -0.535710 1.003837 0.801715 -0.147171 -2.752097 -0.411955 -0.225673 1.015951 -1.820661 0.423648 0.468800 0.450563 1.187340 0.478762 -1.453757 -2.364464 -0.317802 0.727360
wb_dma_ch_rf/always_11/if_1 0.287547 3.779384 -0.349608 -0.387647 0.823374 0.772911 -0.761630 -2.997367 0.810059 -2.116267 -1.318985 4.834657 2.004701 -0.335809 1.139631 3.235297 -0.047424 1.130117 0.570730 -0.513008
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.180681 0.845451 1.212426 -0.010352 -1.774939 0.048729 2.039672 0.552858 0.266842 -3.224658 -0.154140 1.564835 -0.485427 -1.849128 0.420769 -1.208963 0.254624 2.363154 -2.536317 -1.507891
wb_dma_ch_sel/always_45/case_1/cond 2.302114 -1.023863 -0.652873 -0.029194 -3.985472 0.503179 -3.053402 -0.064485 -0.321659 0.221692 1.464756 0.910518 1.577739 0.193004 -0.058515 -2.152864 0.589273 -0.789400 2.021917 0.258254
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 2.109158 -0.211710 0.260832 -0.035853 -2.480657 0.650151 -1.606969 0.701529 -0.262314 -0.461486 0.102993 -0.344023 0.161370 -0.400000 0.416891 -0.831091 0.042068 -0.653466 -0.081184 -1.094648
wb_dma_de/assign_68_de_txsz -1.548589 2.926349 -2.114252 -5.155655 -2.830829 0.692643 0.008497 0.292530 1.180211 -2.406878 -1.827573 2.777613 0.383192 -1.326336 -2.867913 1.715129 0.683588 1.936505 -2.151793 -0.070207
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.449035 -1.734073 -0.324995 0.152595 -0.226378 1.426849 2.498563 0.430094 -4.244323 -1.186579 -1.637560 -2.316986 -4.146505 -2.172602 -2.003661 -0.056535 3.581067 1.947741 -1.401034 0.846750
wb_dma_ch_rf/always_20/if_1 -2.301427 0.423789 5.556980 -0.052487 1.462229 -3.079933 1.926028 0.019324 -1.816327 1.293398 2.923412 -1.983261 1.260602 2.185543 2.070787 -2.612949 -1.801118 0.218258 -2.566740 -0.304679
wb_dma/input_wb0s_data_i -0.806004 0.830094 1.996065 -3.551307 0.296405 -4.063506 -1.666180 -0.832729 0.498007 2.675124 -1.237409 -3.894898 0.096476 0.662678 -1.735711 -4.497139 0.642746 -1.978947 -1.428388 -2.040945
wb_dma_de/reg_dma_done_d -1.553165 1.520680 -0.373438 -1.146810 1.500357 -1.283222 1.107230 -0.794186 -0.551503 -1.199752 -4.169389 0.153297 -1.501870 -1.942836 -1.462638 -1.255676 0.989877 -0.336842 -3.378153 1.043888
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.213171 -1.285745 1.563921 1.887246 0.677904 0.276630 1.988618 0.962182 -0.377206 -0.937980 0.795160 -1.603070 -1.591750 -0.639983 1.029184 -0.659736 0.161384 0.148095 -0.747819 -0.448481
wb_dma_wb_slv/assign_1_rf_sel 3.994945 1.241362 1.307456 -0.717208 -2.806658 -0.351955 -2.225277 0.923415 3.857525 -1.943470 -0.219752 -0.488819 -1.789612 -2.991228 3.813627 -3.077940 -0.183682 -2.795963 -2.609614 -1.281974
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.254557 3.625092 -1.798131 -3.389079 3.614832 -0.972576 3.600297 -3.184954 -0.698371 0.729023 -3.352440 -1.207283 0.041017 0.040111 -3.287438 1.744134 4.248473 3.041661 1.027587 -0.903429
wb_dma_de/always_4/if_1/if_1/cond -1.110281 2.758651 -1.154478 -0.775924 0.778863 -0.778056 -0.765419 -1.408359 0.739376 -1.216835 -2.740547 4.113144 1.390918 -0.436212 0.282185 1.003947 -1.353467 0.787877 -2.093429 0.546182
wb_dma_ch_sel/assign_376_gnt_p1 -0.253362 0.376891 -0.500683 1.036727 0.835093 -0.161758 -2.755592 -0.421897 -0.232685 0.994049 -1.821524 0.429306 0.495638 0.482092 1.191275 0.486489 -1.467876 -2.378399 -0.268549 0.684832
wb_dma_de/wire_wr_ack -0.995209 2.980211 -2.115308 -2.988005 0.195641 -0.389591 -1.328912 -0.950304 0.380458 0.053806 -3.602229 1.798081 0.120576 -0.591241 -1.492328 2.045948 -0.423611 0.761659 -1.637180 0.603437
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.179559 0.379660 -2.122812 -2.224970 -0.242498 1.377230 0.343078 -1.312498 0.398599 0.835999 -0.608545 -0.524900 -1.902403 -1.368902 -2.520200 2.418569 2.352414 1.890276 2.125337 0.348491
wb_dma_ch_arb/always_1 1.396210 2.385768 4.125221 -0.153998 -0.040817 1.346093 -0.409911 -4.348113 -5.032052 -0.166606 1.739349 -0.352302 2.240505 -0.155184 -1.024560 -0.574358 3.358203 -2.353971 3.192339 -0.346474
wb_dma_ch_arb/always_2 1.346271 2.539066 4.286242 -0.185073 0.040141 1.229145 -0.150147 -4.217566 -4.757468 -0.367192 1.893414 -0.307212 2.456132 0.068655 -0.832119 -0.431689 3.261179 -2.264486 3.100033 -0.554772
wb_dma/wire_ch0_txsz -0.814183 2.226061 -1.883667 -4.218749 -1.953618 0.266609 0.738071 0.226895 -1.258161 -2.219095 -2.808069 1.925142 -0.587194 -1.361502 -2.997998 0.853141 1.482368 2.494787 -3.016442 0.406682
wb_dma_de/always_19 -3.129408 0.035166 3.416091 1.548581 1.231059 1.518022 1.666478 -0.883048 -1.588036 -2.473837 1.814275 -0.535050 0.505910 0.192691 -0.126800 1.106711 1.380047 -3.498277 1.333004 -0.088931
wb_dma_de/always_18 2.426723 0.193698 1.511940 -0.813169 -5.272538 -1.098407 -2.959189 0.757764 0.345904 -1.419059 -0.630179 -2.698594 -1.517028 -0.453737 -0.927111 -1.695565 0.412809 3.355209 1.377580 -2.022105
wb_dma_de/always_15 -0.791690 2.665151 -1.658776 -4.115206 -0.673466 -0.272817 1.187494 -0.508268 0.664639 -0.842132 -1.894750 1.278036 -0.343163 -0.999731 -2.714949 1.543438 0.930457 2.931061 -1.391329 -0.053827
wb_dma_de/always_14 1.234806 1.897455 1.507586 2.313632 2.287867 0.480783 2.011810 -2.047616 -2.059748 -2.838885 -1.520149 2.268025 -0.385260 -0.961855 1.910020 1.540099 0.924031 1.832802 -1.134115 -0.515224
wb_dma_de/always_11 2.100220 -0.192034 0.256783 -0.017983 -2.383769 0.633950 -1.522928 0.712986 -0.211142 -0.445833 0.106876 -0.340235 0.150005 -0.351442 0.401765 -0.746797 0.015569 -0.613782 -0.066317 -1.058188
wb_dma_de/always_13 -4.497335 0.597059 0.062016 -0.113107 1.121827 -0.355902 1.076957 -0.514291 -1.585214 -2.302027 -3.859957 1.064708 -0.704133 -1.024603 -2.640007 -0.366112 1.230183 -0.779340 -2.869728 0.381603
wb_dma_de/always_12 -1.036525 2.637294 -1.274028 -0.560413 0.898792 -0.736860 -0.677226 -1.377354 0.664800 -1.194496 -2.806825 4.126432 1.254070 -0.497493 0.340975 1.072769 -1.334025 0.806227 -2.119727 0.640272
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.801412 -0.894599 0.136895 2.674817 0.156556 -0.893057 1.385336 3.495566 -0.238223 -1.637008 -3.863996 0.929778 -0.553611 -1.613589 4.682065 -1.667219 -1.636626 -1.959167 -8.128104 -0.145688
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.233626 0.877299 1.191362 -0.003648 -1.863266 0.143051 2.163440 0.680683 0.418367 -3.403444 -0.130906 1.709941 -0.469255 -1.924148 0.481789 -1.109436 0.176230 2.404390 -2.629332 -1.546849
wb_dma_ch_pri_enc/wire_pri13_out 0.216372 -0.093842 -1.129916 2.144966 2.002278 0.323382 -0.812277 -2.149968 -2.070574 0.529833 -2.423443 1.436458 -0.949226 -0.764518 0.506401 0.873171 0.763905 0.171904 0.300871 1.386730
wb_dma_de/reg_read_r -0.701651 2.696568 -1.638669 -4.026379 -0.570358 -0.191592 1.364178 -0.689728 0.526219 -0.994991 -1.927159 1.500263 -0.385729 -1.071553 -2.757560 1.675100 1.137202 3.201356 -1.291335 -0.071883
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.282658 3.505712 -1.152847 -1.772569 1.018090 0.726624 -0.634235 -2.512889 -1.881230 -0.794435 -3.249170 1.604763 -0.097438 -0.474280 -0.835300 3.477625 1.616515 1.715533 0.093210 -0.141864
wb_dma/assign_9_slv0_pt_in 0.001297 1.532964 0.898694 -2.324789 -1.128043 -1.429701 -3.346408 -1.779894 1.440572 1.356218 -1.030111 -1.434608 -1.378679 -1.115917 -0.298399 -2.785602 0.502829 -1.415989 -0.342010 0.070354
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.436604 -1.785860 -0.208738 0.257859 -0.266262 1.428632 2.481368 0.455172 -4.212370 -1.229243 -1.552656 -2.295268 -4.052901 -2.128281 -1.914724 -0.165185 3.522574 1.844625 -1.424441 0.867440
wb_dma_ch_rf/always_17/if_1/block_1 -1.001527 1.642574 -3.174171 -2.999430 -2.628161 0.080610 -3.073997 -1.051856 -1.521709 -0.637403 -2.830616 3.694975 1.326896 -0.309683 -2.301313 0.062014 0.713278 0.358713 -0.912825 2.364697
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.031259 2.793562 3.688671 -0.691824 -0.631191 -2.179195 -1.988401 -1.003054 -1.482711 -3.587271 0.935164 -2.109671 1.000017 1.991520 -1.959534 -2.779464 -1.324291 -1.102690 2.826436 1.646956
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -0.892468 2.512263 -0.596971 -1.794157 0.024660 -0.631025 1.983500 -1.078033 0.909167 -2.279791 -0.989050 3.820904 0.933070 -0.958088 -0.852241 0.525817 0.112050 3.122295 -1.852222 -0.134202
wb_dma_de/always_8/stmt_1/expr_1 -1.087357 2.717827 -1.188708 -0.538727 0.913602 -0.715089 -0.715231 -1.528896 0.575994 -1.228459 -2.814836 4.212200 1.298308 -0.478966 0.380404 1.066860 -1.277753 0.787549 -2.003221 0.624474
wb_dma_ch_pri_enc/wire_pri2_out 0.283921 -0.186910 -1.164070 2.201989 2.055573 0.316867 -0.740911 -2.106593 -2.186487 0.532150 -2.430532 1.369019 -0.992610 -0.792215 0.487101 0.811984 0.808785 0.143498 0.215246 1.453249
wb_dma_de/always_11/stmt_1 2.137922 -0.156863 0.277474 -0.084455 -2.510993 0.597163 -1.584517 0.729997 -0.273897 -0.477174 0.084640 -0.379553 0.195171 -0.371076 0.401371 -0.834224 0.048488 -0.653194 -0.057920 -1.124379
wb_dma_ch_rf/wire_ch_adr1_we 2.259438 -1.055337 -0.655844 0.027788 -3.919669 0.576669 -2.987728 -0.138610 -0.298466 0.265790 1.571226 0.942452 1.585902 0.201981 -0.052645 -2.025753 0.616061 -0.774514 2.197993 0.258733
wb_dma_ch_sel_checker/input_ch_sel 0.750828 -0.613144 0.309170 0.921889 0.854023 -0.457104 0.862294 -0.085513 -2.521043 0.109079 -0.949093 -0.850463 -0.849730 -0.041899 -0.182972 -0.901920 0.874084 0.703237 -0.881928 0.456715
wb_dma_ch_sel/input_ch1_adr1 0.172790 -0.843845 -0.937870 0.077005 -1.432811 -0.045407 -1.438008 -0.775876 -0.098241 0.689260 1.339201 1.229591 1.323975 0.543452 -0.449476 -1.192153 0.564732 -0.154532 2.154386 1.286363
wb_dma/wire_slv0_pt_in -0.008154 1.559373 0.883617 -2.146725 -1.092172 -1.281473 -3.230392 -1.748084 1.556899 1.117308 -1.020083 -1.146326 -1.433413 -1.196167 -0.146353 -2.622985 0.439869 -1.328506 -0.436993 -0.010990
wb_dma_rf/always_2/if_1/if_1/cond -0.630699 0.372288 1.304697 1.735665 2.113471 -3.061121 1.852549 -1.592142 1.651107 -0.178439 -3.405744 2.256923 0.250428 -2.410687 2.735698 -2.900695 0.674073 -0.854545 -4.753848 0.535387
wb_dma_pri_enc_sub/reg_pri_out_d 0.286157 -0.155982 -1.146923 2.239254 2.107383 0.330201 -0.784785 -2.229308 -2.258108 0.594317 -2.534572 1.368318 -1.027747 -0.808242 0.481364 0.834629 0.828917 0.177420 0.293416 1.470573
wb_dma_ch_pri_enc/always_4/case_1 0.262760 -0.123489 -1.025658 2.076143 1.970515 0.242850 -0.765862 -2.024583 -2.208048 0.564950 -2.407978 1.273276 -0.940333 -0.693350 0.436238 0.698596 0.755684 0.155346 0.205069 1.389416
wb_dma_ch_pri_enc/wire_pri29_out 0.297161 -0.141518 -1.220292 2.187645 2.062505 0.426733 -0.672705 -2.102534 -2.092394 0.522731 -2.383318 1.417189 -0.996562 -0.858921 0.469359 0.901188 0.819209 0.265627 0.309350 1.373211
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.623565 -0.203152 -1.768584 -1.379705 0.550583 0.892401 1.234628 -1.353639 -2.120449 0.932891 -1.571546 -1.394322 -2.730176 -1.372893 -2.733227 1.529948 3.227214 2.578869 1.130991 0.751621
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -0.945413 1.517923 -3.068975 -2.982370 -2.610986 -0.029221 -3.277637 -0.882097 -1.536458 -0.351901 -2.874474 3.284263 1.303052 -0.231085 -2.155197 -0.058093 0.520321 -0.024435 -1.021768 2.381177
wb_dma_de/wire_read_hold -0.284568 0.400468 -0.505484 1.106171 0.847271 -0.172169 -2.817821 -0.449736 -0.230673 1.020802 -1.854980 0.507389 0.496134 0.497436 1.238443 0.505882 -1.509074 -2.460002 -0.340451 0.753564
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 2.364967 -1.017749 -0.695638 0.040101 -3.926831 0.569500 -2.942107 -0.069472 -0.284694 0.108673 1.446045 0.895943 1.489102 0.150077 -0.024173 -2.035360 0.577968 -0.701775 2.036854 0.152380
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.219852 0.014456 -1.052884 0.304314 0.452688 1.042160 1.208246 -1.701560 0.627097 -0.539485 0.350373 1.876665 -0.710048 -1.314918 -0.525293 1.321085 1.481385 1.967855 1.595536 0.332228
wb_dma_ch_rf/wire_sw_pointer -3.494276 -0.607380 1.043775 0.106431 -1.539666 0.292383 -1.960609 -0.116944 -2.145839 -1.019228 -3.716702 0.576655 -0.462317 -1.170391 -1.522341 -1.201425 1.509349 -2.822044 -3.314490 -1.853213
wb_dma/wire_slv0_din -1.915266 2.995176 1.503488 -4.253201 1.551392 -8.256060 -2.087496 2.757127 1.661484 0.459853 0.973800 -0.852048 3.094649 3.615541 2.371508 -3.223469 -2.904707 -3.739119 -2.490400 2.768015
wb_dma_ch_rf/input_dma_err 1.365270 1.851964 1.583144 2.371304 2.281203 0.570531 2.261188 -1.949205 -2.091266 -3.004090 -1.453205 2.182871 -0.492939 -1.008285 1.964286 1.552038 0.969643 1.966918 -1.184303 -0.643322
wb_dma_ch_sel/assign_158_req_p1 -0.299958 0.387083 -0.565112 1.044123 0.852700 -0.155800 -2.827430 -0.412775 -0.215287 1.049774 -1.866484 0.487069 0.498785 0.492252 1.209646 0.496135 -1.509378 -2.462944 -0.307810 0.760170
wb_dma_ch_rf/assign_17_ch_am1_we -4.165977 -1.392693 1.496211 0.655245 -1.080538 0.712445 -1.552911 -0.420533 -1.899724 0.112522 -0.327086 1.008275 0.632040 0.604786 -0.857225 0.512979 0.977771 -1.467824 -0.560409 -1.829548
wb_dma_ch_rf/assign_7_pointer_s -0.709795 -0.827389 1.401091 -1.056398 -1.461375 -1.668882 -1.563846 -0.656848 0.276689 2.659390 0.341056 -1.726215 0.330297 0.011283 -0.429148 -1.564412 -0.008288 -0.260051 -0.099344 -0.093902
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.255540 -0.208409 -1.178972 2.232501 2.083635 0.362183 -0.729791 -2.114707 -2.140208 0.588451 -2.454932 1.342272 -1.066910 -0.815004 0.465056 0.812131 0.819218 0.185680 0.289095 1.461092
wb_dma_wb_slv/always_5/stmt_1 5.865879 0.457436 0.975755 1.617751 -1.720875 2.335924 2.575266 3.162428 0.037255 -4.532492 0.422521 -0.160301 -0.770256 -1.270048 2.936417 0.592198 -0.256863 0.734350 -2.720357 -3.004843
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.262382 0.402104 -0.530064 1.044216 0.815134 -0.103650 -2.650665 -0.422489 -0.246288 0.953850 -1.807765 0.487904 0.482663 0.463479 1.222744 0.547785 -1.454328 -2.296908 -0.332631 0.707083
wb_dma_wb_mast/assign_1 5.896828 2.693318 -2.429965 -3.008267 0.062617 2.587899 -2.797670 1.250769 -1.703112 2.655420 -2.967643 -4.068483 1.012971 1.966739 -1.104718 3.934710 0.193233 -3.415410 0.927590 -1.582931
wb_dma_ch_sel/input_de_ack -0.136980 -1.350985 0.093822 0.052891 1.597602 -0.363165 3.084322 -0.825428 -2.727983 -0.120124 -2.148851 -3.132608 -3.695874 -2.349343 -2.502076 -2.094411 4.013008 0.684097 -0.921886 1.161104
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.263383 3.520325 3.110881 -1.100758 -1.471298 2.241022 1.608139 0.877757 -0.836774 -3.574017 1.579675 -0.164148 1.946828 0.186066 1.469349 1.796042 0.207030 -0.241707 -0.682643 -3.381263
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.712201 3.456774 0.082018 -1.289756 0.073927 1.040902 2.118596 -2.544970 1.051727 -3.296549 0.441098 4.475270 1.437881 -0.869069 0.025819 2.905304 1.438214 3.584860 0.805668 -1.296603
wb_dma_ch_sel/reg_valid_sel -1.972474 -0.311590 -1.129412 -0.179035 -2.354788 0.181665 -2.649233 2.609929 -2.493844 -4.935314 -3.305480 0.425846 -1.737202 -0.740324 -2.017017 -0.144618 -0.747529 -1.961142 -2.442605 -0.237951
wb_dma_de/assign_63_chunk_cnt_is_0_d -1.132809 2.705948 -1.124608 -0.717918 0.812551 -0.802060 -0.785306 -1.381776 0.668279 -1.139461 -2.735076 4.139416 1.361089 -0.467361 0.334553 0.914726 -1.362185 0.689606 -2.145269 0.648307
wb_dma_de/assign_64_tsz_cnt_is_0_d -0.608838 2.122696 -2.979990 -3.009900 -1.457199 -0.484547 -2.792756 -1.547367 0.274378 0.652405 -2.096028 2.889225 1.501106 0.086316 -1.961139 0.709886 0.086426 0.624148 0.454528 1.812603
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.607109 -0.729115 1.657179 -1.124349 -1.714892 -1.604340 -1.530350 -0.843289 -0.153154 2.632060 0.238819 -1.698265 0.554872 0.097138 -0.461320 -1.570302 0.333879 -0.169271 -0.200485 -0.180784
wb_dma_wb_mast/always_4/stmt_1 -0.296390 0.394693 -0.487742 1.044172 0.822056 -0.160650 -2.781856 -0.420892 -0.252151 1.008020 -1.849234 0.418333 0.535632 0.521876 1.242372 0.491003 -1.503157 -2.429796 -0.349487 0.706334
wb_dma_ch_sel/assign_375_gnt_p0 1.394236 1.891077 4.582450 -1.099835 -0.849916 1.336141 1.800507 -3.776158 -4.695125 -0.867481 3.537833 -0.740648 2.099924 -0.303026 -2.010664 -1.131228 4.461350 -0.608705 3.476184 -0.941616
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.253160 0.391404 -0.523501 1.017975 0.801030 -0.117578 -2.643357 -0.413393 -0.237484 0.939674 -1.736531 0.448379 0.446320 0.436081 1.129251 0.486856 -1.381989 -2.258148 -0.310130 0.682147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.000319 3.514991 3.309392 -1.135716 -1.518842 2.073982 1.589762 0.806346 -0.894027 -3.576828 1.706944 -0.118404 2.067268 0.252755 1.439203 1.664125 0.196795 -0.226129 -0.644728 -3.374438
wb_dma/inst_u2 -0.670230 1.620881 2.367223 -1.232289 -1.083995 -2.868439 -0.743542 -0.214249 -0.316693 -1.290869 -0.893132 -2.088386 2.003920 1.824298 -1.408836 -3.477413 -0.368759 -1.271315 -0.043504 1.359943
wb_dma/inst_u1 -1.774104 2.119589 2.831321 -2.300030 -0.934252 -2.844563 -1.644960 -0.380557 0.301111 0.169089 -0.199621 -2.232736 1.354980 0.276769 -1.874658 -3.953466 -1.511209 -2.127391 -0.634270 0.562904
wb_dma/inst_u0 -2.159801 1.010003 3.278270 -3.540319 -2.641018 -4.123022 -3.157057 0.175454 -0.684275 2.717900 0.145122 -2.419126 2.198852 0.883960 -1.269719 -4.468146 -1.020004 -2.435688 -1.759943 0.905688
wb_dma/inst_u4 0.518860 3.248985 1.883829 -4.390760 -0.906818 -0.672622 -4.097323 -2.333261 -1.157066 2.548394 -1.029418 -2.356506 -0.825076 -1.627383 -0.345991 0.041957 -0.479481 -2.230705 0.186207 -1.454114
wb_dma_ch_rf/assign_2_ch_adr1 1.591223 -2.056620 -1.220485 -0.817833 -5.862272 0.139678 -4.905378 -0.599666 -0.925829 1.034970 -0.314366 1.279420 1.657618 0.034481 -0.667738 -3.686645 0.927871 -0.822557 0.679364 0.652404
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.403306 -0.489393 1.094087 0.695340 0.460491 0.150878 0.472219 -2.720551 -2.296213 1.532327 0.812017 0.622707 -1.723859 -2.023827 0.651926 -0.333123 1.727805 2.168850 0.450600 0.764432
wb_dma_ch_rf/wire_pointer_s -0.532881 -0.873607 1.316654 -0.847464 -1.433749 -1.397408 -1.393339 -0.709848 0.041658 2.538805 0.360115 -1.609829 0.291289 0.029518 -0.367352 -1.341552 0.175257 -0.116124 0.025755 -0.140190
wb_dma_ch_sel/always_40/case_1/stmt_1 0.777637 -1.385824 -1.630088 1.162944 -0.303012 0.464907 0.440300 -2.468497 -2.025436 0.235269 0.751027 2.182964 -0.109449 -0.715055 -1.142756 -0.892519 2.816413 2.308589 2.752736 2.077415
wb_dma_ch_sel/always_40/case_1/stmt_2 0.575121 -0.584267 -0.704937 1.266501 1.351073 0.506701 2.084481 -1.816664 -2.051617 -0.425586 -0.741358 0.944936 -1.595219 -1.334265 -0.766327 0.372350 2.384833 2.613985 0.637723 0.788997
wb_dma_ch_sel/always_40/case_1/stmt_3 0.791908 -0.593880 0.347172 0.910813 0.837008 -0.497583 0.883731 -0.101458 -2.551162 0.100459 -0.982196 -0.869377 -0.893587 -0.071245 -0.226730 -0.954879 0.915723 0.716888 -0.899265 0.439610
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.070744 -0.196400 -0.262423 1.094145 3.270027 -1.363619 2.646891 -3.126693 -0.583004 0.673478 -1.383803 0.054312 -1.252930 -1.577911 -1.355225 -1.767637 2.930960 1.395239 1.014296 1.136488
wb_dma_pri_enc_sub 0.299736 -0.117237 -1.140290 2.212032 2.092191 0.311345 -0.869618 -2.103008 -2.231993 0.595600 -2.523994 1.386732 -0.941845 -0.754832 0.529621 0.794186 0.686235 0.090177 0.190253 1.437499
wb_dma_ch_rf/reg_ch_am1_r -4.029615 -1.363850 1.260082 0.709823 -1.009031 0.717507 -1.563891 -0.268252 -1.862916 -0.010347 -0.564081 1.060355 0.557496 0.580153 -0.741049 0.546208 0.894329 -1.561772 -0.774131 -1.782816
wb_dma_de/assign_72_dma_err 1.174615 1.922199 1.603967 2.473772 2.402024 0.515812 2.106764 -2.190337 -2.149620 -2.939000 -1.570363 2.334571 -0.431058 -1.001365 1.979402 1.649664 0.985103 1.897340 -1.139130 -0.525861
wb_dma_de/reg_ptr_adr_low 0.384806 0.229871 1.282148 -0.840442 -3.089032 -1.841852 -1.578097 0.163266 0.494919 -0.844481 -0.772104 -2.725681 -1.906484 -0.047615 -1.424199 -1.035054 0.374367 4.199916 1.554159 -0.970870
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.412431 -0.548640 1.242344 0.774526 0.538170 0.010059 0.547642 -2.704139 -2.564019 1.619497 0.709174 0.437301 -1.763237 -1.974108 0.552441 -0.539958 1.836440 2.148340 0.408058 0.793944
wb_dma_de/reg_state -0.045383 2.116112 0.733833 -1.128695 -0.208098 -3.352921 0.064355 0.331879 1.092814 -3.244377 -2.047284 -1.424717 2.704247 2.412403 -1.819411 -3.231344 0.320715 -2.213931 0.455293 1.531033
wb_dma_ch_rf/always_26/if_1 -3.466524 -0.705988 0.936991 -0.112957 -1.695571 0.243495 -1.986048 0.024490 -1.822485 -0.821309 -3.442025 0.531021 -0.373974 -1.053065 -1.494919 -1.227431 1.477514 -2.746089 -3.201743 -1.886185
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -4.219722 2.402864 -2.248907 -1.793122 4.001547 -4.022742 0.493508 -2.384507 2.333277 0.238191 -3.187874 2.759459 3.699102 3.442672 -1.754995 0.612493 0.468568 -1.110821 0.159109 1.358160
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.589012 -1.763111 -0.324914 0.203653 -0.197813 1.520463 2.581172 0.488051 -4.160632 -1.239267 -1.546895 -2.322376 -4.154259 -2.166918 -1.929079 0.040738 3.560040 1.997787 -1.329187 0.787795
wb_dma_ch_sel/assign_113_valid -0.641380 1.104597 0.862533 0.226435 0.822028 -0.294970 3.999393 -0.103308 0.400593 -3.127170 -0.301564 2.094964 -0.744528 -1.599544 0.138668 -0.129929 0.328618 3.268379 -2.627495 -0.522044
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.180579 -1.269691 1.605365 1.830360 0.645022 0.249706 1.954627 0.955212 -0.415879 -0.877700 0.755165 -1.666290 -1.548975 -0.591202 0.992611 -0.743453 0.116943 0.058594 -0.800360 -0.425669
wb_dma_inc30r/always_1 -2.238459 0.203633 1.493559 -0.446406 -1.010519 2.844052 0.657115 1.367809 -3.948550 0.065913 3.429310 0.722975 4.431509 4.350519 -2.633684 1.524711 -0.988769 0.189047 1.326464 -1.362356
wb_dma_de/always_23/block_1/case_1/cond -0.246334 2.188033 0.820747 -1.076989 -0.316189 -3.430800 0.001355 0.271219 1.012935 -3.340455 -2.050069 -1.443574 2.731002 2.446439 -2.092938 -3.368568 0.196609 -1.982476 0.560207 1.610035
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.601902 4.302857 -0.195619 -3.725419 -2.544992 1.939415 -0.015089 -0.136869 2.412168 -2.452599 0.936787 3.343488 3.106961 -0.474258 -0.562871 2.366485 -0.622164 0.356242 -0.033511 -2.008790
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -0.813568 2.434379 -0.545094 -1.669823 0.107824 -0.685406 1.959103 -1.079984 0.719936 -2.207824 -1.059324 3.645336 0.905382 -0.875724 -0.825408 0.442655 0.174030 3.060546 -1.848270 -0.116798
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.645489 -0.609882 -0.739273 1.256544 1.290094 0.529603 2.058078 -1.648798 -1.909137 -0.427776 -0.664569 0.936483 -1.564460 -1.305774 -0.680849 0.402179 2.275381 2.544507 0.585196 0.733801
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -4.990882 1.356413 -0.028565 -5.058857 -1.851233 -2.318333 -2.764170 -0.504530 1.800452 2.627538 -0.809371 -1.339585 0.591167 0.532059 -3.627968 -0.890374 -0.837435 -0.577769 -0.085563 0.741470
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 4.712965 1.838869 3.282461 -0.149261 -2.218520 2.203680 0.741576 -2.305411 -3.186657 -1.176207 3.796704 1.359135 1.357503 -1.194550 1.819911 0.140999 2.275259 1.499354 1.757278 -1.283971
wb_dma_ch_sel/assign_148_req_p0 1.211956 0.820834 1.202339 0.049189 -1.713151 0.179638 2.151196 0.462326 0.216907 -3.254027 -0.142966 1.618178 -0.529167 -1.887520 0.397490 -1.150299 0.324475 2.402317 -2.512005 -1.441821
wb_dma/wire_ndr 0.650540 3.469643 0.093185 -1.300407 0.123505 1.008169 2.051337 -2.679052 0.986000 -3.216511 0.411518 4.533556 1.497711 -0.862453 0.023805 2.872800 1.510781 3.607878 0.941711 -1.233405
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.606959 -0.608011 -0.702689 1.238611 1.321674 0.546564 2.078030 -1.776095 -2.017900 -0.421749 -0.674112 0.967023 -1.567498 -1.332173 -0.736454 0.378292 2.384109 2.658453 0.633332 0.749651
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.335633 -0.122276 -1.104245 2.202634 2.040037 0.322017 -0.672172 -2.117485 -2.182697 0.514416 -2.416699 1.357929 -1.013341 -0.784490 0.486383 0.828092 0.813132 0.218391 0.238581 1.392060
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.089245 -0.214725 -0.281861 1.115741 3.230271 -1.333577 2.655101 -3.101273 -0.558425 0.678765 -1.318889 0.094538 -1.257343 -1.602322 -1.282861 -1.786734 2.901135 1.386369 1.046199 1.149138
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.556208 -1.303406 0.286580 0.631965 -1.074238 -0.042402 -1.003977 -3.257439 -2.365381 2.228965 2.136267 1.721767 -0.313666 -1.351725 0.209098 -1.706119 2.172843 1.860223 2.461234 2.051159
wb_dma_rf/input_dma_done_all -0.696935 2.734343 -1.720220 -4.059920 -0.500466 -0.220824 1.372458 -0.691599 0.500144 -0.963376 -1.992049 1.488473 -0.406248 -1.051929 -2.799848 1.665773 1.158207 3.269459 -1.324646 -0.096448
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.618184 -0.609294 1.544149 -1.157733 -1.607786 -1.588765 -1.449637 -0.692573 -0.020495 2.399819 0.205048 -1.599790 0.532025 0.090535 -0.457211 -1.499363 0.216963 -0.175336 -0.262810 -0.183166
wb_dma_de/assign_66_dma_done -4.346292 0.662553 0.012659 0.014124 1.093201 -0.083328 1.207371 -0.536925 -1.622009 -2.537048 -3.756813 1.376402 -0.610446 -1.025252 -2.538879 -0.181926 1.226695 -0.713487 -2.808452 0.317959
wb_dma/wire_ch4_csr -2.232064 1.477036 2.872754 -2.849420 -1.440487 -2.288871 -1.975263 -0.652723 -1.393587 2.371625 0.012838 -2.525283 1.048686 1.068459 -2.599497 -2.571202 -0.823172 0.406405 -0.676738 -1.553781
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.316489 0.446533 -0.460129 1.004849 0.804713 -0.214929 -2.896544 -0.447031 -0.248305 1.054774 -1.886170 0.435687 0.585340 0.539584 1.243893 0.440368 -1.555022 -2.537040 -0.344394 0.707333
wb_dma_ch_sel/input_ch3_csr -2.079151 1.519438 2.212708 -2.885019 -0.875449 -1.287094 -0.676668 1.919893 -1.354106 1.761658 -1.529949 -3.924550 0.401520 1.539947 -3.641425 -1.346132 -1.808416 1.006622 -2.602096 -3.337507
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.430571 -0.527053 1.149254 0.758761 0.473389 0.125942 0.572467 -2.679264 -2.443660 1.531606 0.843979 0.541442 -1.704771 -1.997143 0.629774 -0.396064 1.771211 2.180051 0.433319 0.745848
wb_dma_de/wire_adr1_cnt_next -1.289226 0.005986 -0.001812 0.335513 -1.030551 2.732579 -0.143670 -0.325600 -2.030771 -1.108910 2.400329 2.043822 3.146073 1.968065 -1.709477 1.871760 1.004568 -1.304327 2.983933 -0.058190
wb_dma/wire_de_adr0 -2.160373 0.431625 5.750676 0.093353 1.552975 -2.987469 2.168346 -0.197065 -1.924229 1.163884 3.160401 -1.870329 1.259331 2.100218 2.190819 -2.602480 -1.612237 0.370846 -2.437515 -0.326338
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.205813 -0.094468 -1.048324 2.146698 2.038015 0.248505 -0.923755 -2.084521 -2.176694 0.645150 -2.475374 1.290317 -0.901981 -0.710376 0.486000 0.755596 0.681630 -0.025231 0.201988 1.398263
wb_dma_de/reg_adr0_cnt -4.728183 -0.345274 5.997625 1.078397 1.049300 -1.966087 2.273264 0.068124 -3.071061 -0.429246 2.939130 -0.631947 1.503839 2.442417 1.127789 -1.653018 -1.183092 0.192996 -2.532368 -0.958821
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.269347 -0.216234 -1.176834 2.167838 2.011750 0.335694 -0.671064 -2.073655 -2.074431 0.595112 -2.346399 1.337063 -1.052494 -0.845162 0.440690 0.814516 0.864675 0.249171 0.347005 1.437992
wb_dma/wire_am1 -2.760367 -0.844632 0.453249 1.368993 -0.299160 1.309713 0.525655 0.078365 -1.348413 -1.684821 0.202559 1.490692 0.591604 0.601917 -1.083489 1.195794 0.499642 0.028195 0.302311 -0.670036
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.249352 0.815466 1.250735 0.102819 -1.702840 0.168510 2.214776 0.447813 0.252147 -3.355047 -0.122987 1.638903 -0.553146 -1.976676 0.454236 -1.128265 0.416989 2.429992 -2.521476 -1.516113
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.224339 0.849830 1.159639 0.085074 -1.674200 0.191977 2.178811 0.494301 0.191141 -3.308016 -0.113780 1.639477 -0.518274 -1.909027 0.410849 -1.078357 0.377552 2.428499 -2.475862 -1.486342
wb_dma_de/assign_69_de_adr0 -2.187466 0.382135 5.707284 0.117048 1.581587 -2.938812 2.269202 -0.101645 -1.895677 1.159543 3.137526 -1.849530 1.228871 2.150058 2.196103 -2.487025 -1.669321 0.481648 -2.527812 -0.386597
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.054041 2.180089 2.702024 0.170128 0.278283 0.209667 2.912038 0.031506 -0.013575 -3.665048 0.844084 0.974679 0.567156 -0.182377 1.493964 0.819026 0.162817 1.786650 -1.486244 -1.996160
wb_dma_de/wire_mast0_go -0.332413 0.421718 -0.436754 0.988282 0.783973 -0.244380 -2.892221 -0.366860 -0.202282 1.076594 -1.862623 0.366184 0.547620 0.579435 1.198017 0.425349 -1.594097 -2.535737 -0.347615 0.705760
wb_dma_wb_slv/input_slv_din 0.405548 3.029846 1.791805 -1.854848 -0.369948 -0.652643 -1.443937 1.931144 2.302546 0.518496 3.460883 -1.105575 2.933177 2.189668 2.471744 0.422113 -2.143983 -4.495539 1.432414 1.971145
wb_dma_de/always_3/if_1/if_1 0.869271 -0.054695 0.178584 0.240573 -3.301959 3.282069 -1.640271 0.270119 -2.208823 -1.543008 2.325272 1.710890 3.235088 1.497329 -1.298741 1.085728 1.068949 -1.813381 2.873999 -1.095458
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.388233 -0.580390 1.298738 0.788117 0.503097 0.102482 0.507392 -2.757216 -2.424347 1.660973 0.951681 0.471158 -1.719743 -1.973769 0.683921 -0.454253 1.796950 2.147796 0.539175 0.760025
wb_dma_ch_sel/always_47/case_1 -2.896585 -0.879009 0.434291 1.440324 -0.305281 1.354512 0.529699 0.119789 -1.429795 -1.783214 0.242011 1.552548 0.592298 0.649006 -1.121823 1.244829 0.536816 -0.032043 0.327595 -0.719628
wb_dma_ch_sel/assign_152_req_p0 1.306999 0.901487 1.270010 0.012030 -1.787456 0.176004 2.219071 0.509184 0.165920 -3.337065 -0.071687 1.633308 -0.467149 -1.876370 0.409558 -1.153309 0.370823 2.439233 -2.555846 -1.520071
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.407423 -1.749340 -0.311282 0.193852 -0.231918 1.433758 2.438791 0.416703 -4.165876 -1.177009 -1.579827 -2.229729 -4.030775 -2.136608 -1.899145 -0.080014 3.492494 1.842048 -1.371083 0.852567
wb_dma_de/reg_de_adr0_we 0.205653 -1.251079 1.628198 1.810699 0.646649 0.255206 1.919955 0.951519 -0.361858 -0.871227 0.794994 -1.628354 -1.540131 -0.611292 1.021848 -0.680283 0.098077 0.059960 -0.747757 -0.406204
wb_dma_ch_sel/assign_114_valid -0.849490 1.059418 0.946536 0.134642 0.760903 -0.356074 3.860959 -0.224590 0.459170 -3.016036 -0.162690 2.160997 -0.698854 -1.560037 0.059866 -0.191685 0.349341 3.245926 -2.434256 -0.451569
wb_dma_ch_rf/assign_4_ch_am1 -4.164136 -1.240617 1.480107 0.541110 -1.015860 0.588006 -1.562144 -0.330708 -1.715660 0.069387 -0.373644 0.955321 0.672210 0.681765 -0.850286 0.446858 0.844497 -1.586414 -0.603072 -1.884469
wb_dma_de/wire_dma_done_all -0.929623 2.805240 -1.491775 -4.196482 -0.634457 -0.394686 1.143950 -0.724691 0.535315 -0.872089 -1.915404 1.384381 -0.303118 -1.014706 -2.759787 1.505650 1.059277 2.980302 -1.380261 -0.043041
wb_dma_de/assign_6_adr0_cnt_next -2.751631 0.854172 -0.091503 -0.669957 0.820014 -0.647769 -0.322853 0.595134 1.540077 -0.029802 0.032703 1.411523 1.533602 1.774941 0.209822 1.132837 -1.740323 -0.182673 -0.775694 -0.492296
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.874934 3.555378 3.290563 -1.196443 -1.304652 2.123348 1.690346 0.785565 -0.877537 -3.538809 1.596975 -0.186990 1.967345 0.233708 1.338229 1.753939 0.212030 -0.284407 -0.709764 -3.349229
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -2.126180 -0.380863 -1.032493 -0.182528 -2.494922 0.168115 -2.921229 2.704388 -2.545696 -4.766898 -3.303616 0.385026 -1.565868 -0.611866 -2.002156 -0.216566 -0.879792 -2.285018 -2.477604 -0.215417
wb_dma_wb_slv/input_wb_data_i 6.184276 0.407301 1.093889 -3.262480 -2.607193 -5.275908 -0.542537 5.740636 -4.210201 -0.577132 -0.519766 -4.900375 0.680677 2.551548 0.731903 -4.528846 -1.202932 0.940523 -4.319252 0.175744
wb_dma_ch_sel/assign_126_ch_sel -2.551832 1.907309 3.668777 -0.981254 -0.784590 -0.306807 0.491203 -1.286382 -1.467538 -0.143730 1.047215 1.497051 4.027856 0.429887 0.141432 -3.615461 -0.168927 -4.167514 -2.496912 2.237419
wb_dma/wire_mast1_err 1.285832 1.989179 1.384296 2.276663 2.314284 0.585198 2.000299 -2.148288 -2.063626 -2.911709 -1.595656 2.396694 -0.383665 -1.004516 1.898674 1.755557 0.993437 1.913235 -1.067198 -0.552439
wb_dma_de/wire_ptr_valid 0.195854 -1.043002 -1.149380 1.204386 1.743015 -1.412127 1.267537 -3.631216 -0.602094 1.271268 0.065300 1.182268 0.091044 -0.994305 -1.649004 -2.960837 3.305312 1.193909 3.011167 2.362093
wb_dma/wire_ch_sel -2.290158 -0.171500 1.386914 -0.625390 1.297768 -1.510328 2.833225 -1.608355 2.475637 1.648128 -1.264501 -2.002669 -1.230837 -3.264009 -0.860528 -4.830680 1.864099 -3.208292 -1.967376 3.902101
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.570036 -1.318511 0.406395 0.779667 -0.985753 0.019275 -0.882583 -3.493168 -2.518186 2.267472 2.227774 1.732261 -0.476021 -1.519425 0.261114 -1.626793 2.339577 2.060016 2.511775 2.023596
wb_dma_de/always_12/stmt_1/expr_1 -1.150180 2.806592 -1.083748 -0.713104 0.802187 -0.780947 -0.740284 -1.454963 0.586465 -1.206214 -2.787984 4.140090 1.399976 -0.434782 0.271287 1.010260 -1.318270 0.784644 -2.150385 0.580969
wb_dma/wire_dma_req -0.222148 -1.358598 0.278746 0.065397 1.571449 -0.409878 3.090552 -0.908273 -2.731544 -0.132664 -2.010978 -3.078182 -3.613784 -2.335835 -2.449422 -2.191043 3.990444 0.637472 -0.879298 1.231933
wb_dma_ch_sel/assign_136_req_p0 1.251058 0.909762 1.275096 0.105245 -1.675919 0.184943 2.276479 0.418048 0.152655 -3.412843 -0.122471 1.699126 -0.482161 -1.907583 0.434874 -1.075943 0.385347 2.500395 -2.525162 -1.520607
wb_dma_ch_rf/assign_5_sw_pointer -3.500928 -0.553100 0.923886 -0.295454 -1.896285 0.269616 -2.186260 -0.074464 -1.762245 -0.804460 -3.515322 0.573702 -0.280765 -1.104031 -1.692246 -1.237020 1.393345 -2.770984 -3.134499 -1.958802
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.555701 -0.164527 -1.670480 -1.370355 0.553235 0.845109 1.184870 -1.318572 -2.156193 0.944482 -1.558354 -1.439414 -2.716027 -1.366225 -2.661161 1.443076 3.169080 2.500104 1.089824 0.749392
wb_dma_ch_rf/always_25/if_1/if_1/cond -4.121479 -1.368084 1.467055 0.588974 -1.120889 0.582826 -1.695297 -0.262798 -1.918918 0.203190 -0.449451 0.926157 0.679987 0.649620 -0.781249 0.368733 0.868158 -1.679961 -0.837819 -1.815531
wb_dma_ch_sel/assign_97_valid/expr_1 -1.325850 1.077356 3.823929 -1.095815 -3.917620 -0.030640 2.557666 3.755654 -3.482668 -4.516954 0.951416 -0.731789 1.431516 2.951289 -2.203439 -0.117685 -0.963423 5.910881 -3.149049 -3.775313
wb_dma_de/always_9/stmt_1 -1.364000 3.237468 -0.942263 -5.165335 -1.772324 -0.757804 -0.742697 0.891320 2.416531 -0.514700 -1.306143 0.533956 1.149783 0.249906 -2.003635 1.286407 -1.181115 0.550700 -1.830620 -0.714820
wb_dma_de/input_pause_req -1.890897 2.239673 1.902071 0.408782 2.322316 -3.564054 -0.200950 -2.046300 2.183327 -1.502319 -2.668220 0.707532 0.737604 -2.002044 0.946151 -4.866811 -1.060343 -4.583714 -2.228338 3.213410
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.428216 -1.759829 -0.248910 0.070121 -0.383390 1.441257 2.372682 0.534303 -4.158151 -1.163228 -1.518536 -2.344542 -4.054144 -2.113501 -1.955422 -0.105211 3.462995 1.826796 -1.360064 0.837196
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -0.050049 0.104478 -1.240580 -1.273712 2.592159 -1.023669 1.876132 -2.765527 -0.919296 2.025598 -2.318989 -2.309031 -2.512875 -1.692981 -3.218399 -0.697480 3.832751 1.348189 1.467519 1.222636
wb_dma_de/wire_dma_busy -2.605975 1.116722 0.403514 -1.124070 -1.505737 -0.310304 0.000044 -1.571563 3.685748 -0.142184 -0.103256 2.927992 1.593446 -2.641293 0.361279 -3.028082 -0.324228 -2.885968 -1.607417 3.614161
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.685606 -0.226707 -1.809546 -1.353589 0.611959 0.917719 1.248324 -1.357600 -2.183351 0.922657 -1.582955 -1.421894 -2.764569 -1.390447 -2.736902 1.560814 3.242615 2.606220 1.198100 0.734272
wb_dma_ch_pri_enc/always_2/if_1 0.264624 -0.170664 -1.103568 2.162891 2.050707 0.295641 -0.750813 -2.083598 -2.183237 0.579613 -2.419636 1.305439 -0.975806 -0.779785 0.438881 0.759783 0.808632 0.171456 0.248366 1.435609
wb_dma_de/always_6/if_1/stmt_1 -1.462154 1.774172 -3.096977 -4.786065 -4.088923 0.831525 -1.258742 -0.596438 1.058088 -1.683142 -0.359595 4.056301 1.435755 -0.923450 -3.249380 0.691336 1.336635 1.926283 0.127454 1.287544
wb_dma_ch_rf/input_de_txsz_we 1.157640 1.955072 -4.017106 -3.748897 -1.121158 1.675481 1.523394 1.926246 3.500652 -1.602788 -1.583774 1.543225 -0.947011 -1.655322 -1.540341 3.043502 -0.381426 1.887435 -1.711086 -0.494743
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.258823 0.370737 -0.524665 1.052481 0.779728 -0.159697 -2.698344 -0.421219 -0.244792 0.952795 -1.801733 0.454888 0.493486 0.497636 1.164666 0.487646 -1.462655 -2.347135 -0.266570 0.707376
wb_dma_wb_if/input_wb_addr_i 1.590236 1.969034 1.610113 -3.607409 -0.534443 -2.608603 -3.615673 1.804586 -2.445263 1.664606 -1.048951 -1.933472 1.866682 2.215948 1.009427 -4.860165 -1.674344 -4.994907 -4.895894 0.306773
wb_dma_ch_sel/always_7/stmt_1 0.651823 -0.228085 -1.704971 -1.409884 0.574720 0.748749 1.126662 -1.249123 -2.236418 1.026264 -1.684834 -1.550226 -2.757888 -1.327634 -2.719323 1.409949 3.157997 2.497423 1.032965 0.750649
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.036158 2.814007 3.866846 -0.796220 -0.735667 -2.121632 -1.893714 -1.106331 -1.564409 -3.392000 0.995327 -2.364231 1.064520 1.995431 -2.135973 -2.937735 -1.197423 -1.154400 2.874567 1.714454
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.278267 3.948006 -2.601810 -2.378809 4.451511 -0.909355 1.047186 -3.489377 -0.887631 1.592267 -5.217752 -0.787915 0.313668 0.426166 -2.153358 2.488862 2.914308 0.950169 0.808403 -0.284532
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.087468 3.533505 3.279491 -1.148566 -1.542293 2.256892 1.624679 0.810891 -0.799924 -3.581527 1.774555 -0.144623 2.003810 0.257916 1.441815 1.838097 0.202628 -0.236072 -0.550653 -3.386096
wb_dma_ch_rf/always_4/if_1/block_1 -3.226962 -0.799391 0.978154 -3.310817 -0.680603 -4.689220 -3.234699 -1.101880 -0.300514 4.170394 0.755567 -2.045757 -0.235492 -0.039233 -2.292414 -3.894596 -0.995653 -0.344208 0.134037 1.114533
wb_dma_de/reg_dma_abort_r 1.220961 1.937192 1.572362 2.375124 2.329704 0.483011 2.006755 -2.042089 -2.123143 -2.897348 -1.645366 2.260839 -0.464271 -1.001490 1.943408 1.542691 0.936154 1.781173 -1.195577 -0.503754
wb_dma_ch_sel/input_ch2_txsz 0.633474 -0.217666 -1.685186 -1.443729 0.514585 0.786714 1.165278 -1.223266 -2.235222 1.027562 -1.613406 -1.646011 -2.760725 -1.300136 -2.762289 1.381478 3.177825 2.493500 1.048493 0.738753
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.328016 0.392213 -0.469722 0.965943 0.778594 -0.234657 -2.845645 -0.371148 -0.198722 1.058877 -1.765877 0.401780 0.563492 0.555276 1.231419 0.418046 -1.540397 -2.508476 -0.365639 0.698370
wb_dma_ch_sel/input_ch5_csr -2.036163 1.572344 2.992351 -2.868543 -1.528568 -2.231361 -1.997944 -0.437019 -1.562160 2.321245 -0.015918 -2.621201 0.959733 1.034860 -2.518588 -2.564775 -1.038915 0.429115 -0.969874 -1.618978
wb_dma_ch_sel/assign_150_req_p0 1.254581 0.887845 1.116146 0.006846 -1.777056 0.181685 2.064492 0.395912 0.229196 -3.236298 -0.075786 1.695101 -0.431118 -1.902899 0.427934 -1.061861 0.388125 2.420792 -2.355567 -1.437982
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.283684 0.379726 -0.525258 0.994616 0.777105 -0.149545 -2.720637 -0.380886 -0.233735 0.987600 -1.791836 0.443888 0.509655 0.477828 1.200227 0.473953 -1.474778 -2.391480 -0.312879 0.679347
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.174913 -1.265923 1.627530 1.875418 0.657938 0.254508 1.988662 0.941581 -0.443564 -0.913881 0.755029 -1.669212 -1.585870 -0.620204 1.014061 -0.724864 0.133289 0.117137 -0.800546 -0.435589
wb_dma_ch_sel/assign_155_req_p0 1.172692 0.893312 1.243982 0.024667 -1.643989 0.113756 2.290182 0.439310 0.165925 -3.343598 -0.142533 1.656690 -0.542445 -1.914571 0.373932 -1.148305 0.403439 2.513743 -2.578670 -1.483334
wb_dma_ch_sel/always_43/case_1/stmt_4 0.566966 -0.547885 -0.673443 1.178893 1.281217 0.512933 2.018875 -1.720706 -1.872265 -0.395606 -0.629185 0.916995 -1.507201 -1.309147 -0.693127 0.321680 2.264993 2.536919 0.607511 0.736641
wb_dma_ch_sel/always_43/case_1/stmt_3 0.544914 -0.182167 -1.623338 -1.389114 0.531959 0.796591 1.238953 -1.384903 -2.139181 0.904408 -1.545911 -1.450765 -2.667470 -1.383195 -2.732341 1.414739 3.228675 2.524913 1.140201 0.756488
wb_dma_ch_sel/always_43/case_1/stmt_2 0.572563 0.148977 -1.188857 -0.553180 0.952730 -0.326641 -2.665362 -0.064356 -2.926563 2.431043 -3.650746 -2.710374 -1.453995 0.389371 -0.939849 0.649035 0.246389 -1.751614 -0.741648 1.156022
wb_dma_ch_sel/always_43/case_1/stmt_1 -1.089199 2.285469 -1.826825 -4.270988 -2.000367 0.163980 0.607012 0.012238 -1.144014 -2.104356 -2.731128 2.003231 -0.428136 -1.328198 -3.097791 0.826133 1.492956 2.489643 -2.804880 0.427965
wb_dma_de/always_19/stmt_1/expr_1 -3.059227 0.036708 3.421074 1.472822 1.111593 1.475632 1.509807 -0.971068 -1.430940 -2.429496 1.881415 -0.553202 0.503294 0.093686 0.012194 0.959516 1.400382 -3.624204 1.442218 0.039558
wb_dma_ch_rf/wire_ch_err_we 1.183363 1.825274 1.552762 2.376826 2.330246 0.426569 1.940617 -2.088588 -2.187393 -2.813456 -1.618531 2.189042 -0.507836 -0.993061 1.875998 1.518443 0.950188 1.801006 -1.157179 -0.467938
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.998685 1.265554 2.122515 -0.209108 -0.955690 -0.411054 -0.464323 -1.649289 1.450651 -0.176357 -0.159478 1.413169 1.910232 -1.593267 1.449546 -3.079429 0.119806 -3.866849 -1.557385 2.784834
wb_dma_rf/wire_ch1_adr1 0.172162 -0.888838 -0.949165 0.071648 -1.531409 -0.028138 -1.501736 -0.871433 -0.125859 0.719393 1.468101 1.265591 1.368528 0.567355 -0.449583 -1.258746 0.621869 -0.156423 2.256757 1.357778
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.933843 2.074855 -0.007572 0.025247 0.940137 -4.466566 2.023249 0.379148 1.290060 -0.910630 -1.872489 -0.546574 2.515204 3.596008 -0.789697 -2.417580 -0.947187 5.747854 -0.346161 -1.977448
assert_wb_dma_wb_if/input_pt_sel_i -3.272264 1.068927 1.781362 -3.210842 -0.866400 -2.195175 -2.811616 -1.120689 -1.248803 2.377365 0.124889 -1.462351 0.079975 -0.770298 -1.066244 -0.847075 -1.332564 -1.564307 0.338768 0.108061
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.314671 3.798805 2.958673 -1.059598 0.906355 1.829649 3.343961 0.312431 -0.567787 -3.331998 1.739645 0.277556 1.863744 0.586756 1.163542 2.823997 0.128545 0.475706 -0.588832 -2.461011
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.257764 0.380816 -0.548972 1.068994 0.801664 -0.148929 -2.691695 -0.419741 -0.247545 0.953134 -1.785703 0.511541 0.477019 0.438220 1.220271 0.522160 -1.432963 -2.339090 -0.304850 0.718980
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.574882 -0.585309 -0.663963 1.194851 1.308434 0.534243 2.011914 -1.721197 -1.933417 -0.408762 -0.653787 0.919171 -1.516190 -1.325701 -0.745213 0.334915 2.311249 2.580397 0.636444 0.716196
wb_dma_rf/input_paused -0.395715 -0.313368 -1.010424 -0.376799 0.486122 -2.002813 -1.632479 1.384240 0.316251 -1.422049 -0.705040 -1.175600 -1.042967 0.322608 -0.685199 -1.153694 -1.387315 -1.545514 0.359098 0.607522
wb_dma/wire_mast0_adr 2.543717 0.156309 1.585832 -0.852040 -5.358710 -1.136978 -2.956912 0.829921 0.167144 -1.409885 -0.695866 -2.903553 -1.606090 -0.399340 -0.989658 -1.786926 0.429805 3.520746 1.375979 -2.076753
wb_dma_ch_pri_enc/inst_u8 0.267729 -0.224269 -1.177605 2.133978 2.053905 0.283447 -0.751994 -2.082841 -2.159999 0.638911 -2.430131 1.306346 -0.999061 -0.784010 0.443493 0.743571 0.807783 0.159003 0.259072 1.451102
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.274073 0.811162 1.016570 -0.002912 -1.754337 0.156171 1.986104 0.631663 0.323937 -3.179024 -0.185416 1.618757 -0.445976 -1.837328 0.446668 -1.134848 0.188130 2.199722 -2.561787 -1.390935
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.424708 0.732980 -1.614290 -1.583445 -0.831865 -0.230091 0.143390 2.479238 3.080750 -0.933875 -0.656845 1.421660 0.630554 -0.399658 0.354256 -0.145781 -2.504342 -0.787240 -2.988509 -0.114847
wb_dma_ch_arb/always_2/block_1 1.547733 2.589329 4.107150 -0.155603 0.160694 1.276832 -0.289247 -4.378962 -4.905516 -0.157375 1.750712 -0.219202 2.549400 0.083246 -0.915052 -0.400756 3.222416 -2.275792 3.216833 -0.512312
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -0.897347 2.690907 -1.483276 -4.024229 -0.592955 -0.313804 1.143024 -0.773075 0.472900 -0.815768 -1.875500 1.347301 -0.327301 -0.966572 -2.744107 1.520609 1.082609 3.024773 -1.217761 -0.022481
wb_dma_ch_sel/always_40/case_1/cond 0.168552 -1.051481 -1.095609 1.124276 1.669847 -1.488343 1.105724 -3.663992 -0.657345 1.349433 0.098035 1.183518 0.192736 -0.881260 -1.694703 -3.101654 3.292493 1.081106 3.029275 2.390599
wb_dma_ch_rf/assign_22_ch_err_we 1.109770 2.041669 1.422650 2.235228 2.298319 0.540505 1.842317 -2.183120 -2.004231 -2.843996 -1.640087 2.479686 -0.312076 -0.957698 1.886212 1.728331 0.913444 1.773350 -1.042341 -0.505330
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.069558 3.451199 3.250620 -1.036769 -1.373891 2.204490 1.712910 0.777617 -0.876405 -3.556082 1.727307 -0.204756 1.833902 0.149193 1.427873 1.791149 0.296462 -0.172740 -0.584057 -3.391704
wb_dma_ch_rf/wire_pointer -2.627878 -1.225141 -1.852931 -1.034876 2.667306 -4.343193 -0.677731 -3.443016 0.029632 2.969464 0.806712 0.448455 -0.917801 -1.161079 -3.272099 -4.983604 1.382279 0.760396 3.405098 3.449360
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.295211 -0.230102 -1.183950 2.241226 2.123643 0.356979 -0.640558 -2.167147 -2.211039 0.591531 -2.432101 1.318364 -1.111845 -0.862764 0.408188 0.799568 0.949998 0.317054 0.324028 1.431027
wb_dma_ch_pri_enc/wire_pri19_out 0.296807 -0.183186 -1.136857 2.157091 2.040402 0.294752 -0.705191 -2.089869 -2.160597 0.573921 -2.437479 1.300387 -1.011885 -0.769369 0.470759 0.736586 0.811079 0.155287 0.254986 1.413731
wb_dma_ch_sel/assign_5_pri1 -0.480831 0.419841 -1.512984 1.333323 1.244906 0.886810 -1.529681 -2.107459 0.372555 0.417185 -1.425766 2.265898 -0.163585 -0.788676 0.669437 1.789177 -0.049230 -0.425083 1.243692 0.974312
wb_dma_rf/inst_u26 1.086744 1.830901 1.664016 2.348707 2.277333 0.467355 1.961852 -2.108411 -2.061409 -2.775371 -1.433092 2.168616 -0.441888 -0.957560 1.914567 1.525376 0.911997 1.771503 -1.037708 -0.507361
wb_dma_rf/inst_u27 1.236990 2.042254 1.579593 2.328121 2.312980 0.474094 1.918531 -2.032023 -2.110318 -2.925926 -1.614067 2.268579 -0.296116 -0.902829 1.986854 1.645763 0.829394 1.736602 -1.232430 -0.577812
wb_dma_de/always_23/block_1/case_1/block_10 0.478858 -1.763546 -0.285940 0.216323 -0.248871 1.507082 2.515560 0.475549 -4.062037 -1.234790 -1.550987 -2.306482 -4.158152 -2.193241 -1.890633 0.020422 3.513274 1.882644 -1.360672 0.784645
wb_dma_de/always_23/block_1/case_1/block_11 0.795480 -1.452054 -0.146465 0.372295 1.152760 1.095039 3.098854 -0.258771 -2.511812 0.047722 -0.791549 -3.223506 -4.240404 -1.939682 -1.751843 0.713992 3.274328 2.562625 0.293439 0.268328
wb_dma_rf/inst_u22 1.154028 1.974059 1.600338 2.376328 2.341302 0.471438 2.102348 -2.271994 -2.175545 -2.903394 -1.533211 2.362888 -0.384634 -1.022697 1.903277 1.558336 1.042332 1.989786 -1.081882 -0.509591
wb_dma_rf/inst_u23 1.242565 1.883050 1.501220 2.421601 2.354342 0.604797 2.165756 -2.073087 -2.046275 -2.960221 -1.457550 2.372633 -0.452072 -1.017272 1.951430 1.707224 1.013664 1.978533 -1.041065 -0.587851
wb_dma_rf/inst_u20 1.200888 1.990653 1.627366 2.359031 2.345979 0.468704 1.983956 -2.079150 -2.174153 -2.880095 -1.611301 2.209810 -0.383147 -0.927578 1.997679 1.547799 0.877076 1.770491 -1.226677 -0.552490
wb_dma_de/assign_86_de_ack -0.168286 -1.294689 0.070432 0.153920 1.700826 -0.300832 3.138300 -0.984149 -2.696272 -0.207952 -2.159475 -2.913588 -3.722483 -2.411851 -2.447884 -1.992235 4.085749 0.780730 -0.890081 1.226193
wb_dma_rf/inst_u28 1.110700 1.833570 1.646112 2.428858 2.337191 0.468203 1.962952 -2.126116 -2.058933 -2.827162 -1.452620 2.241783 -0.378843 -0.984362 2.009145 1.519619 0.912731 1.745453 -1.059875 -0.512649
wb_dma_rf/inst_u29 1.233750 1.979515 1.593759 2.309668 2.251599 0.489455 2.063032 -2.076288 -2.151654 -2.931091 -1.538472 2.276927 -0.364392 -0.946807 1.941883 1.612138 0.949656 1.842316 -1.195719 -0.555712
wb_dma_ch_sel/always_1/stmt_1 -0.060226 -1.329221 0.105800 0.024578 1.536480 -0.325578 3.010063 -0.809641 -2.838505 -0.164916 -2.214221 -3.032439 -3.683350 -2.360682 -2.476815 -2.043482 4.056836 0.784099 -0.935135 1.189772
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -2.178502 -0.056610 -2.096788 -3.650128 -1.482309 -0.767755 -1.593301 1.937298 2.104813 2.050363 -1.397308 -1.984413 -0.910650 -0.170974 -2.553505 -0.274262 -1.249862 -1.034465 -1.278819 0.764150
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.399478 0.864528 1.269792 0.120771 -1.693808 0.297685 2.399186 0.470652 0.179117 -3.477025 -0.016456 1.659294 -0.542385 -1.943093 0.479425 -0.988163 0.428296 2.635569 -2.491209 -1.630432
wb_dma_rf/inst_check_wb_dma_rf -2.088857 -1.728512 0.427419 -1.409798 -3.081476 -0.703753 -4.083447 -0.738234 -1.192380 2.533672 -1.908784 0.049988 0.485251 0.100808 -0.334712 -2.324847 0.634555 -1.774543 -2.057979 -0.640538
wb_dma_rf/reg_wb_rf_dout -2.584701 1.192884 1.265519 -4.320105 -0.929565 -7.422235 -4.697095 2.584028 0.260048 1.541549 -0.879747 -0.533547 3.001741 3.594346 2.345814 -4.217996 -2.051685 -4.759594 -4.200735 1.771703
wb_dma/input_dma_req_i -0.174568 -1.354644 0.225665 0.220666 1.866653 -0.539106 3.243032 -1.012422 -2.656475 -0.043040 -2.165739 -3.159244 -3.750546 -2.403536 -2.450869 -2.194246 4.054779 0.813076 -0.819971 1.190396
wb_dma_de/input_am1 -2.826336 -0.879800 0.505663 1.409231 -0.326172 1.334942 0.497382 0.135106 -1.315042 -1.734852 0.290930 1.415021 0.618528 0.642514 -1.066759 1.185950 0.450942 -0.038930 0.327550 -0.705534
wb_dma_ch_sel/reg_next_start -3.939401 -0.085658 -1.322492 -0.270772 -0.253143 -0.308487 -1.216558 2.042861 -2.437369 -4.524601 -3.389500 0.726434 -1.835007 -0.332334 -2.506515 0.662226 -0.783220 -1.287356 -2.401228 0.682455
wb_dma_ch_sel/input_ch4_csr -2.335745 1.528372 3.087451 -2.969786 -1.753912 -2.415867 -2.208440 -0.483851 -1.209742 2.328283 0.253979 -2.518883 1.138622 1.118085 -2.506003 -2.685112 -1.157560 0.502997 -0.685547 -1.521860
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.244982 0.015201 -1.068701 0.332710 0.464344 1.071303 1.209006 -1.739712 0.632783 -0.518007 0.317825 1.878697 -0.733709 -1.339883 -0.545445 1.330466 1.520194 1.977495 1.582054 0.303687
wb_dma_ch_sel/assign_107_valid -0.930894 1.157143 0.929622 -0.031014 0.660326 -0.435504 3.878743 -0.131357 0.707196 -3.106804 -0.236029 2.194959 -0.690302 -1.657266 0.072298 -0.211241 0.194384 3.178371 -2.672415 -0.520649
wb_dma/wire_next_ch -4.410016 0.614434 0.280946 0.007696 1.065056 -0.171871 1.262051 -0.500497 -1.634862 -2.428511 -3.551758 1.230812 -0.565103 -0.988921 -2.457587 -0.295864 1.180454 -0.782846 -2.816923 0.279229
wb_dma_rf/wire_ch2_txsz 0.634261 -0.206993 -1.782825 -1.329921 0.643669 0.833681 1.233245 -1.369128 -2.157247 0.965258 -1.655140 -1.423410 -2.753814 -1.373785 -2.714336 1.476649 3.238458 2.561160 1.127484 0.745986
wb_dma_ch_rf/wire_ch_am1 -4.245774 -1.400499 1.438322 0.698727 -1.190253 0.755845 -1.654701 -0.349886 -1.933757 -0.027201 -0.518570 1.175288 0.648049 0.572405 -0.840686 0.533244 0.966623 -1.591735 -0.767217 -1.873848
wb_dma/wire_ch6_csr -2.177940 1.686288 3.071015 -3.049611 -1.650218 -2.491123 -2.090878 -0.566126 -1.364257 2.324756 0.054709 -2.538256 1.020543 0.989706 -2.530786 -2.693310 -1.001032 0.558931 -0.849104 -1.588570
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.245977 -0.110502 -1.100564 2.187468 2.053509 0.278244 -0.819472 -2.122762 -2.179283 0.571180 -2.441736 1.318269 -0.941123 -0.771560 0.496071 0.796811 0.770175 0.143711 0.247915 1.436827
wb_dma_de/input_csr 3.524090 5.104195 0.207288 -1.922976 7.366861 -0.977855 5.927628 -0.378228 -1.914227 0.388306 -2.409085 -2.168916 2.414231 3.745435 -0.740416 3.709896 0.723643 1.669389 -1.485544 -2.221470
wb_dma_de/reg_read -0.827696 3.059325 -2.242236 -2.896776 0.266144 -0.274807 -1.335802 -1.001215 0.399946 -0.104304 -3.661786 1.990504 0.143584 -0.586497 -1.395105 2.280860 -0.413785 0.838648 -1.614121 0.570351
wb_dma/input_wb1_cyc_i -3.497777 1.073441 1.935215 -3.403964 -1.071998 -2.425674 -3.158921 -1.196269 -1.351442 2.556623 0.065461 -1.594042 0.108840 -0.764056 -1.172900 -1.181041 -1.345353 -1.612436 0.291032 0.092235
wb_dma_ch_rf/wire_ch_adr0_we -2.335556 0.344347 5.708295 -0.047923 1.379158 -3.104654 1.762955 -0.082422 -1.859160 1.394674 3.016399 -2.072557 1.155943 2.022016 2.147901 -2.789605 -1.745802 0.009034 -2.560600 -0.220583
wb_dma_ch_sel/assign_140_req_p0 1.243420 0.871434 1.218490 0.044042 -1.712024 0.081926 2.176448 0.573610 0.267611 -3.250112 -0.025574 1.623545 -0.373023 -1.731136 0.471970 -1.151861 0.203422 2.361316 -2.553570 -1.482238
wb_dma_rf/wire_ch3_txsz 0.587289 -0.603407 -0.753981 1.249683 1.375755 0.585290 2.065289 -1.807206 -1.967294 -0.390940 -0.669784 0.960417 -1.597608 -1.349706 -0.729284 0.425940 2.422139 2.661512 0.676209 0.755016
wb_dma_rf/input_wb_rf_din 5.363786 0.361379 1.090327 -4.022625 -3.620678 -5.362313 -0.420526 6.493758 -3.568418 -0.533086 -0.528457 -4.710846 1.049922 2.399782 0.316303 -5.220290 -1.753333 0.802501 -5.491848 0.248663
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.220980 0.490534 5.538076 -0.028972 1.596972 -3.074612 2.087585 -0.123510 -1.899045 1.296411 2.902855 -1.892043 1.303449 2.197536 2.020899 -2.595553 -1.697809 0.444949 -2.582468 -0.330882
wb_dma_de/always_18/stmt_1/expr_1/expr_2 2.135276 -0.151450 0.280823 0.020040 -2.416210 0.632253 -1.521419 0.704980 -0.253365 -0.494038 0.114510 -0.313076 0.183353 -0.349772 0.394264 -0.783398 0.037061 -0.626091 -0.077628 -1.080993
wb_dma_pri_enc_sub/reg_pri_out_d1 0.299913 -0.253584 -1.138874 2.244737 2.069894 0.315577 -0.706520 -2.108940 -2.238893 0.623036 -2.470403 1.273785 -1.049833 -0.792304 0.469458 0.753883 0.837775 0.215772 0.257401 1.439272
wb_dma_ch_rf/always_19/if_1/block_1 -2.316249 -0.374613 -1.076327 -1.320124 -0.847733 -1.100503 -0.925739 1.602003 2.410014 0.830360 -0.489496 0.266902 0.262252 -0.117625 -0.641930 -1.376154 -2.205938 -1.104469 -1.841210 0.737484
wb_dma_ch_rf/always_2 0.091202 -1.032064 -1.136358 1.073387 1.636110 -1.360413 1.113982 -3.760765 -0.699856 1.352352 0.089821 1.193035 0.114642 -0.963812 -1.758081 -2.982529 3.371832 1.173719 3.125982 2.381156
wb_dma_ch_rf/always_1 -1.980104 -1.700233 0.591271 0.651067 -0.114401 -0.780541 1.157773 2.535553 1.913932 -0.168767 0.338393 -1.402688 -1.391338 -0.732359 0.416588 -1.986378 -1.996393 -0.896220 -2.521570 0.257574
wb_dma_ch_sel/always_9/stmt_1 0.528996 -0.609504 -0.694883 1.219077 1.315763 0.495173 2.015351 -1.780335 -1.932410 -0.387004 -0.638064 0.921552 -1.543900 -1.311451 -0.729522 0.334695 2.316368 2.570921 0.629277 0.749767
wb_dma_ch_rf/always_6 -0.485907 2.812819 2.602776 -1.174435 0.255894 -2.158987 -1.419353 -0.882091 -1.265690 -2.287991 0.154361 -3.066916 1.491365 2.770741 -2.342482 -2.566171 -1.070837 -1.395894 2.769920 1.452047
wb_dma_ch_rf/always_5 -0.604249 -0.844403 1.431637 -0.956813 -1.534938 -1.495284 -1.434026 -0.739568 0.036420 2.583741 0.347736 -1.671803 0.343048 0.039912 -0.424742 -1.456663 0.202804 -0.106131 -0.064520 -0.173349
wb_dma_ch_rf/always_4 -3.147994 -0.870175 0.866831 -3.314772 -0.671108 -4.697001 -3.235629 -1.040396 -0.166204 4.274335 0.776459 -2.240618 -0.402395 -0.071712 -2.367765 -3.921996 -1.036340 -0.238171 0.242436 1.055362
wb_dma_ch_rf/always_9 1.225412 1.815520 1.575315 2.464799 2.361800 0.522179 2.190621 -2.102189 -2.225212 -2.903650 -1.511826 2.174857 -0.560199 -1.056645 1.882853 1.576268 1.086628 2.031233 -1.107459 -0.533966
wb_dma_ch_rf/always_8 -2.629736 1.228307 1.542237 -1.410583 -1.826043 -1.254657 -0.910371 -0.511536 2.780366 0.278574 -0.570314 1.421957 2.206815 -1.639089 0.597088 -4.413669 -1.360779 -4.481630 -3.044310 3.464001
assert_wb_dma_rf/input_wb_rf_dout -2.428489 -1.815257 0.452334 -1.352599 -3.046042 -0.621880 -4.125217 -0.923260 -1.365905 2.598356 -1.998317 0.150572 0.437216 0.039478 -0.462402 -2.290284 0.829715 -1.864871 -2.021723 -0.676041
wb_dma/wire_wb1_addr_o 1.339787 1.743174 0.407197 -1.226194 0.693623 1.599129 0.674905 0.275749 -0.582822 0.109794 0.968497 -0.654193 1.365408 0.868090 -0.255220 2.005512 -0.040540 -1.238771 0.815417 -0.621623
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.239023 -0.164512 -1.132588 2.169049 2.045201 0.343720 -0.615680 -2.150210 -2.108892 0.509279 -2.337813 1.378095 -1.049932 -0.838554 0.415644 0.803057 0.898175 0.323700 0.338121 1.408648
wb_dma_wb_slv/always_3/stmt_1/expr_1 -0.096629 -0.206075 4.542462 -1.613179 -4.383090 -1.899999 -1.730173 -1.632868 -2.158224 4.385370 -1.578977 -1.956335 4.343966 2.335803 0.943444 -1.974277 3.214341 -1.088497 -2.489884 -0.374052
wb_dma_ch_sel/assign_154_req_p0 1.169501 0.736539 1.126172 0.148066 -1.675114 0.152224 2.049254 0.420222 0.286481 -3.126686 -0.107160 1.631641 -0.516727 -1.837445 0.472194 -1.103541 0.297016 2.313577 -2.376535 -1.420816
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -0.019099 -0.208287 4.659696 -1.285625 -4.328820 -1.701653 -1.627248 -1.614473 -2.145056 4.049012 -1.345765 -1.864306 4.431689 2.449404 1.131750 -1.851026 3.125612 -1.054094 -2.248598 -0.445449
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 5.589036 0.984435 0.327757 2.281933 -1.107710 2.067470 -0.400619 2.847352 -0.038085 -3.408452 -1.505892 0.251960 -0.170125 -0.703777 4.015858 1.032608 -1.810408 -1.788751 -3.094857 -2.277900
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.226371 0.042821 -1.004028 0.285920 0.412919 1.016632 1.169748 -1.705139 0.632163 -0.482261 0.366459 1.797433 -0.674106 -1.262559 -0.529881 1.252249 1.441430 1.885554 1.542995 0.332734
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.270623 0.385017 -0.494277 1.010992 0.789254 -0.156745 -2.778737 -0.384601 -0.255483 0.979821 -1.825691 0.403319 0.487918 0.502104 1.160667 0.462949 -1.493092 -2.414280 -0.319660 0.711050
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.389090 -0.534175 1.224084 0.725085 0.479483 0.033231 0.558018 -2.649422 -2.461311 1.587970 0.836615 0.476916 -1.692862 -1.928754 0.613859 -0.459360 1.772455 2.147664 0.472947 0.733808
wb_dma_wb_slv/reg_slv_dout 6.550170 0.328957 0.999145 -3.326792 -2.828615 -5.040827 -0.520896 5.888839 -4.062527 -0.619090 -0.335175 -4.867370 0.607309 2.370387 0.927008 -4.359220 -1.186117 0.978863 -4.346314 -0.034323
wb_dma_ch_pri_enc/always_2 0.275509 -0.094580 -1.076881 2.170183 2.071105 0.339653 -0.628148 -2.160980 -2.282231 0.515870 -2.450371 1.366110 -0.997797 -0.820615 0.438257 0.819146 0.881731 0.258463 0.234924 1.425436
wb_dma_ch_pri_enc/always_4 0.259987 -0.132862 -1.177287 2.182483 2.028507 0.401955 -0.693017 -2.201652 -2.082815 0.518121 -2.381823 1.435495 -1.044528 -0.877036 0.412994 0.878579 0.847896 0.271152 0.346228 1.394647
wb_dma/inst_u3 -1.098135 1.395431 2.797975 -4.452675 -1.316029 -4.646032 -4.343817 -1.118720 -0.713551 3.031102 -0.363668 -3.296935 1.262549 1.289754 -0.383807 -3.800988 -0.268046 -2.862477 -0.283957 -0.778278
wb_dma_wb_slv/always_1/stmt_1 1.981096 1.508614 1.332983 -3.215000 0.201714 -2.950122 -2.184794 3.346978 -4.445662 1.218199 -1.073648 -2.022095 2.742977 2.887133 1.217341 -4.016406 -2.124759 -5.205461 -5.593606 1.060637
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.917552 3.567654 3.447464 -1.239627 -1.521924 2.079460 1.569293 0.747571 -0.872236 -3.515985 1.726756 -0.273064 2.036659 0.273967 1.397694 1.628692 0.260757 -0.302429 -0.585408 -3.356147
wb_dma_rf/wire_ch0_am1 -4.197603 -1.401420 1.478014 0.594156 -1.231318 0.626254 -1.693012 -0.144856 -1.946672 0.119415 -0.435978 0.886843 0.744850 0.770550 -0.805740 0.382870 0.808049 -1.751603 -0.847838 -1.902488
wb_dma_wb_mast/wire_mast_drdy 1.378949 2.113775 1.748752 -0.714012 -1.425884 -0.880262 -0.750417 -1.442326 -1.362878 -1.988876 -2.713823 -2.584390 -3.199024 -1.017874 -0.970543 1.574117 1.764911 5.184338 1.123012 -1.305635
wb_dma_wb_if/wire_mast_pt_out 0.286436 1.407226 0.669420 -1.853430 -0.908911 -1.038306 -2.984305 -1.501441 1.374884 0.987277 -1.064689 -1.062073 -1.403893 -1.127034 0.013577 -2.387526 0.386369 -1.389166 -0.503711 0.074459
wb_dma_ch_sel/assign_95_valid/expr_1 -1.511496 1.727821 2.863562 -1.864792 -3.357063 0.111005 0.315127 3.681437 -3.773410 -2.823344 -1.038426 -2.359910 0.869945 3.526243 -2.634113 1.540378 -1.537238 4.434440 -2.788008 -3.330825
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.335858 -0.179359 -1.214693 2.280440 2.133456 0.381822 -0.733649 -2.151222 -2.162597 0.554107 -2.467023 1.384861 -1.050871 -0.806481 0.508932 0.863925 0.789859 0.184876 0.273771 1.412809
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.263200 -0.115823 -1.098643 2.145546 2.033586 0.301197 -0.751111 -2.095316 -2.144438 0.576974 -2.406250 1.337277 -0.968419 -0.810037 0.445150 0.778021 0.799417 0.185592 0.267982 1.380022
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.276009 -0.264899 -1.246830 2.253783 2.118508 0.328368 -0.692580 -2.176592 -2.209699 0.636777 -2.436565 1.353033 -1.106281 -0.839288 0.467192 0.815548 0.892414 0.231073 0.296615 1.502083
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 4.483219 1.939054 3.519001 -0.311459 -2.370904 2.017931 0.589234 -2.520478 -3.211405 -1.031388 3.884691 1.333849 1.448447 -1.176414 1.616280 -0.088264 2.427223 1.573100 1.884851 -1.258027
wb_dma/constraint_slv0_din 0.350327 -1.135119 -0.047459 0.199329 -0.752806 -2.970060 -1.492361 1.307427 0.092462 -1.080058 -1.944262 -0.071507 -0.360017 -0.732697 1.430369 -2.579577 -0.132304 -2.219059 -2.659486 0.566669
wb_dma_de/always_4/if_1/if_1 -1.038834 2.788211 -1.114225 -0.676230 0.842868 -0.724084 -0.596468 -1.408715 0.648684 -1.332599 -2.725616 4.185830 1.350400 -0.464795 0.330205 1.032092 -1.282825 0.903325 -2.119483 0.536827
wb_dma_rf/always_2 -0.641247 0.080626 0.127815 1.449126 2.611130 -4.680419 0.015267 -0.508753 1.443262 -1.361371 -4.068120 1.028641 -0.661790 -1.896304 1.887496 -3.585112 -0.429425 -2.192803 -3.807241 1.075285
wb_dma_rf/inst_u24 1.181768 1.842948 1.569951 2.311790 2.284998 0.417021 1.982419 -2.061470 -2.059128 -2.759387 -1.459200 2.112372 -0.413255 -0.906527 1.875871 1.517794 0.935824 1.822753 -1.075722 -0.549067
wb_dma_rf/always_1 -2.857765 1.282892 1.404965 -4.491436 -1.059528 -7.491369 -4.959972 2.532540 0.208383 1.533677 -0.832027 -0.500516 3.032814 3.506288 2.272272 -4.397550 -2.139805 -5.004074 -4.208494 1.809958
wb_dma_ch_sel/always_38 -2.134820 -0.474284 -1.098086 -0.155231 -2.618807 0.303735 -2.736477 2.695512 -2.673766 -4.931281 -3.326872 0.403145 -1.814932 -0.746479 -2.134320 -0.168028 -0.662194 -1.962749 -2.574870 -0.310431
wb_dma_ch_sel/always_39 0.711519 3.496660 0.139271 -1.311744 0.060418 1.030518 2.122814 -2.570896 0.976743 -3.228593 0.397232 4.482362 1.504660 -0.827333 0.033808 2.839940 1.442845 3.602550 0.799579 -1.300473
wb_dma_ch_sel/always_37 -4.118552 1.840284 3.600490 -1.087439 0.915943 -0.789002 1.261497 -1.614700 -1.323560 0.622710 1.297373 1.322178 3.779945 0.815825 0.062513 -3.009843 -0.415133 -3.957718 -2.382268 3.082335
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.065368 2.096967 2.762058 0.249066 0.276219 0.235209 2.957403 0.074063 0.002441 -3.564034 0.883345 0.891972 0.562064 -0.200527 1.523611 0.845047 0.168673 1.751875 -1.455114 -2.035923
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -1.147580 4.032661 -1.489692 -3.091333 2.989345 -0.763381 1.612317 -0.748474 -1.420364 -0.363335 -1.024843 2.256217 5.247990 4.863326 -2.209682 3.506189 -0.070039 -0.311806 0.215767 0.178971
wb_dma_ch_sel/assign_10_pri3 -0.239436 -0.004558 -1.051042 0.323687 0.464928 1.027049 1.186359 -1.700553 0.625696 -0.533032 0.343842 1.837074 -0.718189 -1.295109 -0.548721 1.315396 1.474174 1.980587 1.603257 0.327413
wb_dma_rf/inst_u21 1.267469 1.884337 1.565036 2.351065 2.261437 0.546081 2.104873 -2.051662 -2.087599 -2.970619 -1.461295 2.298350 -0.408253 -0.993595 1.922130 1.580727 0.975915 1.883138 -1.109719 -0.553843
wb_dma_rf/wire_ch3_adr0 -2.047462 0.498267 3.277090 -0.718426 -0.431674 -1.912515 -2.481186 -3.400951 0.074186 1.798605 1.727691 -0.133308 0.092349 -1.206946 1.601515 -2.157332 0.509272 -2.639063 1.117958 1.563801
wb_dma_ch_rf/input_dma_busy -2.717224 1.275227 1.646687 -1.401309 -1.837589 -1.313650 -0.941543 -0.652127 2.838279 0.375288 -0.671352 1.522959 2.287264 -1.707609 0.667221 -4.446474 -1.269643 -4.611962 -3.129638 3.445885
wb_dma_ch_sel/assign_134_req_p0 2.664294 1.420180 2.208904 -1.149410 -2.824714 1.349104 0.283794 -0.819456 -1.048617 -0.562059 3.258247 1.668471 1.453991 -1.342550 1.050448 -1.045538 0.424445 0.834088 0.125375 -0.650468
wb_dma/wire_wb0m_data_o 0.318875 3.144253 1.959977 -1.898312 -0.333480 -0.801837 -1.423810 1.747426 2.137627 0.422219 3.436522 -1.186316 2.990142 2.231301 2.353455 0.204848 -2.117003 -4.613902 1.526090 2.092655
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.910328 2.200212 2.769680 0.191613 0.337028 0.199036 2.957327 -0.099480 -0.035418 -3.693859 0.804825 1.023721 0.562154 -0.250954 1.450194 0.875896 0.287093 1.899190 -1.459761 -2.017330
wb_dma_ch_rf/always_6/if_1 -0.423443 2.628007 2.572060 -0.884965 0.451380 -2.119437 -1.282049 -0.747014 -1.629169 -2.427775 0.021809 -3.339757 1.321435 2.882440 -2.461139 -2.529291 -0.951211 -1.404564 2.912260 1.340219
wb_dma -1.737747 1.733870 2.881662 -5.280518 -1.754621 -4.479720 -4.443356 -0.843634 -0.504620 3.777610 -0.162628 -3.418459 1.025734 0.365069 -1.405939 -4.445486 -0.905835 -2.895815 -1.028402 -0.992826
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -0.621249 2.041600 -2.987563 -2.785315 -1.282934 -0.442210 -2.749719 -1.498902 0.191828 0.634597 -2.208090 2.901758 1.437004 0.064196 -1.784103 0.818031 -0.031611 0.518384 0.328700 1.864681
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -2.168576 -0.322393 -1.100507 -1.260701 -0.780368 -1.056292 -0.820447 1.522543 2.315500 0.748437 -0.502102 0.298672 0.237683 -0.092952 -0.605116 -1.271082 -2.143005 -1.023782 -1.798461 0.703433
assert_wb_dma_rf/input_wb_rf_adr -2.077634 -1.734389 0.258449 -1.313359 -2.975766 -0.573094 -3.966088 -0.767560 -1.181056 2.355619 -2.064170 0.239737 0.324084 -0.029578 -0.333187 -2.161065 0.671542 -1.647477 -2.140918 -0.679727
wb_dma_ch_rf/always_6/if_1/if_1 -0.312542 2.817352 2.466287 -1.142954 0.365407 -1.938821 -1.221008 -1.105916 -1.320530 -2.248661 0.283752 -3.093040 1.470332 2.785895 -2.446757 -2.278438 -0.673423 -1.180674 3.230755 1.467316
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.368034 -0.193279 -1.207715 2.326386 2.141859 0.381058 -0.586957 -2.187770 -2.274210 0.465280 -2.516289 1.388074 -1.097802 -0.873302 0.481384 0.870447 0.887883 0.340875 0.259999 1.441760
wb_dma_ch_arb/wire_gnt 1.527368 2.294276 3.888158 0.064429 0.019942 1.468671 -0.167303 -4.389489 -5.023365 -0.273085 1.765500 -0.100432 2.224722 -0.130850 -1.057155 -0.425064 3.512704 -1.996424 3.331837 -0.431570
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.053982 1.961895 1.742067 2.288726 2.254446 0.398847 1.908193 -2.156448 -2.093629 -2.819837 -1.460176 2.167574 -0.353670 -0.915408 1.944217 1.498871 0.903773 1.755608 -1.068369 -0.564379
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.404662 -0.244076 -1.046899 -0.291805 0.633978 -2.098541 -1.618745 1.395606 0.240529 -1.661095 -0.869010 -1.211668 -1.146615 0.327807 -0.790857 -1.111794 -1.397787 -1.489268 0.380756 0.672291
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.630430 3.462502 0.129118 -1.264263 0.142144 1.010786 2.132290 -2.680829 0.925986 -3.306258 0.377460 4.509213 1.477317 -0.878904 0.005007 2.882964 1.540626 3.626526 0.863630 -1.276583
wb_dma_rf/always_1/case_1/cond -2.907011 1.244812 1.498278 -4.355066 -0.973507 -7.456186 -4.671116 2.579432 0.157866 1.362805 -0.784837 -0.497003 2.985884 3.530966 2.280753 -4.307698 -2.014143 -4.834858 -4.282850 1.799619
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.288928 -0.167636 -1.173318 2.245018 2.108238 0.345681 -0.752431 -2.089128 -2.181229 0.561129 -2.457950 1.384134 -0.987198 -0.801999 0.535277 0.810609 0.778084 0.156788 0.230820 1.436287
wb_dma_wb_slv/assign_4/expr_1 1.033676 4.618756 2.602298 -3.863527 -1.115999 -1.896644 -3.799809 -0.020519 2.736086 1.251789 1.800713 -2.544978 1.380951 1.179281 1.789028 -1.920275 -0.864756 -4.942560 0.979437 1.813407
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.590631 -0.193240 -1.704704 -1.263626 0.648733 0.817201 1.218822 -1.392166 -2.126853 0.970934 -1.510077 -1.351899 -2.654604 -1.344195 -2.638820 1.410892 3.167427 2.499877 1.185399 0.756255
wb_dma_de/always_3/if_1/stmt_1 2.129999 -0.197606 0.303985 -0.019060 -2.485107 0.645150 -1.558527 0.701929 -0.236924 -0.497107 0.113433 -0.365486 0.200205 -0.382358 0.399629 -0.802952 0.040306 -0.606994 -0.100145 -1.125729
wb_dma_ch_sel/assign_104_valid -0.771364 1.164335 0.902405 0.153013 0.781515 -0.343872 3.892366 -0.187771 0.415118 -3.078489 -0.303371 2.144132 -0.714987 -1.593726 0.085667 -0.149371 0.317491 3.235477 -2.551257 -0.485374
wb_dma_ch_rf/always_9/stmt_1 1.227183 1.931091 1.531540 2.387672 2.322662 0.522659 2.010270 -2.092628 -2.116761 -2.918677 -1.569788 2.300679 -0.394694 -0.938510 1.948689 1.647868 0.950682 1.876723 -1.063207 -0.574117
wb_dma_wb_if/input_mast_adr 3.394170 1.563015 0.666137 -1.224615 -1.688864 2.128551 -0.947286 0.951068 -0.853674 -0.296862 0.966864 -1.088080 1.495358 0.436122 0.185397 1.105445 -0.036260 -1.941876 0.684241 -1.620377
assert_wb_dma_ch_arb/input_req 0.784580 3.354623 1.087156 -1.506461 -0.353983 -0.013809 0.904311 -1.013846 0.406726 -2.663190 0.098705 2.672991 2.091129 0.398805 0.502108 1.584514 0.089064 1.729011 -0.584250 -1.565111
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.397349 -0.549560 1.201484 0.729657 0.483053 0.128049 0.509484 -2.715809 -2.388031 1.583266 0.831737 0.545758 -1.758148 -2.017532 0.687063 -0.388910 1.775507 2.137892 0.477423 0.784829
wb_dma_wb_if/input_wbm_data_i 6.284506 0.251594 0.996464 -3.351667 -2.877615 -4.925179 -0.561927 5.802719 -4.202998 -0.566575 -0.432598 -4.716045 0.771192 2.511718 0.904839 -4.400209 -1.073021 0.805865 -4.455165 0.067399
wb_dma_de/wire_tsz_cnt_is_0_d -0.742719 2.058058 -3.040019 -2.722342 -1.165016 -0.370606 -2.674838 -1.666700 0.333034 0.632845 -2.181833 3.061522 1.396796 -0.039464 -1.817886 0.962660 0.029113 0.666401 0.483852 1.841978
wb_dma/wire_dma_err 1.204404 1.840854 1.618632 2.446800 2.347335 0.536927 2.097575 -2.089104 -2.129025 -2.906146 -1.488690 2.230407 -0.415794 -0.968163 1.974963 1.546843 1.003958 1.876999 -1.100610 -0.537138
wb_dma_ch_sel_checker/input_ch_sel_r 0.800775 -0.665638 0.365439 0.985436 0.882760 -0.524053 0.928779 -0.122143 -2.661930 0.147304 -1.009914 -0.914580 -0.901056 -0.047126 -0.219457 -0.980137 0.980402 0.713690 -0.912329 0.453888
wb_dma_ch_sel/assign_119_valid -0.797910 1.099661 0.903162 0.078777 0.692909 -0.441758 3.705756 -0.208625 0.451171 -2.870263 -0.268835 1.984078 -0.694789 -1.528757 0.029161 -0.243045 0.334338 3.061206 -2.436635 -0.416912
wb_dma_inc30r/input_in -2.834792 -1.513038 4.211386 0.652468 -2.585283 0.517842 -1.417843 -2.389228 -5.043048 1.406914 4.346034 0.211418 2.300115 1.175044 -1.300871 -2.808887 0.986872 -0.668925 2.311964 0.842213
wb_dma_ch_pri_enc/inst_u15 0.251789 -0.136264 -1.069879 2.208290 2.111957 0.289031 -0.729823 -2.179419 -2.284243 0.564653 -2.492386 1.328800 -0.994678 -0.788799 0.462378 0.766264 0.886293 0.226084 0.279435 1.417483
wb_dma_ch_pri_enc/inst_u14 0.228453 -0.141990 -1.111893 2.162073 2.066593 0.294640 -0.861518 -2.107663 -2.186240 0.645468 -2.476481 1.305301 -0.926559 -0.755101 0.483555 0.779005 0.767389 0.088967 0.259057 1.438743
wb_dma_ch_pri_enc/inst_u17 0.276177 -0.152272 -1.143981 2.249922 2.080383 0.311484 -0.794687 -2.125191 -2.193842 0.601327 -2.475738 1.339069 -0.978229 -0.764249 0.534080 0.776534 0.772545 0.155648 0.234958 1.442829
wb_dma_de/wire_dma_err 1.304320 1.788119 1.470271 2.491129 2.383716 0.535451 2.034224 -2.013057 -2.094157 -2.864789 -1.597159 2.237367 -0.529534 -1.009900 2.002849 1.609099 0.954139 1.871996 -1.102627 -0.493937
wb_dma_ch_pri_enc/inst_u11 0.302548 -0.138528 -1.053068 2.143177 2.016544 0.335631 -0.641844 -2.084937 -2.157943 0.495605 -2.380041 1.308250 -0.982739 -0.788637 0.414383 0.783845 0.833697 0.266238 0.261125 1.358660
wb_dma_ch_pri_enc/inst_u10 0.319103 -0.152440 -1.174078 2.206027 2.055833 0.379185 -0.614831 -2.125668 -2.174194 0.513532 -2.387790 1.444115 -1.042645 -0.857431 0.445765 0.883295 0.857877 0.352528 0.296882 1.417178
wb_dma_ch_pri_enc/inst_u13 0.345307 -0.174400 -1.064994 2.120064 2.010288 0.248365 -0.687689 -1.999839 -2.228652 0.562080 -2.372187 1.209403 -0.955691 -0.725827 0.473580 0.706130 0.773294 0.149575 0.187472 1.384365
wb_dma_ch_pri_enc/inst_u12 0.309526 -0.170669 -1.126265 2.188965 2.078462 0.313327 -0.793513 -2.104683 -2.202088 0.591205 -2.464633 1.321176 -0.964461 -0.754482 0.503911 0.796272 0.771004 0.142481 0.271082 1.425819
wb_dma_ch_pri_enc/inst_u19 0.280225 -0.131026 -1.093173 2.179008 2.043419 0.288329 -0.762885 -2.076002 -2.209671 0.551724 -2.470100 1.334470 -0.960848 -0.797693 0.474491 0.735989 0.798966 0.170420 0.219628 1.426153
wb_dma_ch_pri_enc/inst_u18 0.342390 -0.170427 -1.129551 2.263292 2.119577 0.342859 -0.711952 -2.124194 -2.296074 0.567932 -2.507898 1.359976 -1.043373 -0.765773 0.496758 0.798602 0.807446 0.171789 0.217205 1.450843
wb_dma_ch_sel/assign_110_valid -0.696056 1.200335 1.028829 0.083350 0.763591 -0.468854 3.765208 -0.212017 0.396509 -3.008091 -0.258459 2.051465 -0.592382 -1.446983 0.156394 -0.236280 0.314929 3.117500 -2.522866 -0.477870
wb_dma_rf/inst_u30 1.075491 1.856170 1.687937 2.354214 2.268690 0.490084 2.135112 -2.209749 -2.039656 -2.888843 -1.364994 2.256206 -0.467849 -1.051219 1.871935 1.528761 1.060886 2.036094 -0.955403 -0.564715
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.546022 -2.229406 0.571863 2.828631 0.503606 1.243870 3.436439 0.076521 -4.134304 -2.652997 -0.870905 -0.017100 -3.210192 -2.278162 -0.071020 -1.112265 2.868926 2.204074 -1.968909 0.840765
wb_dma/wire_pointer3 -0.070533 -0.212542 -0.259834 1.130689 3.290187 -1.374405 2.668864 -3.158676 -0.617790 0.689712 -1.388062 0.057832 -1.280983 -1.589418 -1.349300 -1.810064 2.924630 1.360561 1.030718 1.180016
wb_dma_ch_pri_enc/wire_pri6_out 0.246495 -0.128706 -1.171530 2.274849 2.135524 0.349064 -0.777568 -2.205520 -2.184974 0.586945 -2.510965 1.446894 -1.005060 -0.842725 0.468344 0.863415 0.817853 0.162305 0.303582 1.452623
wb_dma_rf/assign_6_csr_we -0.593501 0.460004 1.358785 1.758402 2.018331 -3.113714 1.686754 -1.519181 1.703403 -0.196306 -3.522315 2.346102 0.510193 -2.340491 2.860325 -3.036430 0.528331 -1.044390 -4.971503 0.528274
wb_dma_de/assign_82_rd_ack -0.883299 2.958288 -2.185017 -2.910910 0.233035 -0.379842 -1.274989 -0.985666 0.273697 0.045728 -3.699493 1.763345 -0.017266 -0.638353 -1.558594 2.049205 -0.326887 0.859339 -1.644931 0.645133
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.039170 -0.246018 -0.202466 1.148156 3.248773 -1.343412 2.697080 -3.053173 -0.588435 0.689343 -1.256299 0.015075 -1.232231 -1.581917 -1.248049 -1.809265 2.855437 1.371512 0.984142 1.127777
wb_dma_ch_sel/assign_96_valid -1.640705 1.566934 3.512954 0.257722 -1.089512 -1.420195 1.529279 2.189919 -2.456125 -3.054548 -1.107817 -1.050159 1.883458 3.064455 -1.829084 -1.126392 -1.441763 3.555408 -2.551684 -3.027879
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.291828 -0.165354 -1.176697 2.164002 2.052141 0.346434 -0.736174 -2.098825 -2.080066 0.536138 -2.428607 1.396096 -0.987951 -0.804310 0.464410 0.871583 0.771402 0.185298 0.279085 1.384306
wb_dma_de/reg_next_ch -4.412373 0.566905 -0.003121 0.044323 1.064039 -0.187102 1.254330 -0.496616 -1.616708 -2.512441 -3.759124 1.327508 -0.652613 -1.027311 -2.574101 -0.323494 1.267828 -0.753040 -2.894653 0.382698
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.251072 0.464248 -0.465862 0.978467 0.794576 -0.159093 -2.686522 -0.391729 -0.275889 0.901042 -1.776565 0.490859 0.504628 0.466123 1.191266 0.493529 -1.469124 -2.294134 -0.318046 0.666625
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.272404 0.403984 -0.472472 1.004038 0.766994 -0.135108 -2.694720 -0.395853 -0.247884 0.985471 -1.759708 0.418503 0.516166 0.477039 1.141618 0.460615 -1.428751 -2.327956 -0.295693 0.703060
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.013778 -0.285565 -0.350389 1.173333 3.257916 -1.327440 2.698095 -3.084279 -0.581351 0.729794 -1.379700 0.012930 -1.371738 -1.611750 -1.358188 -1.736652 2.923512 1.425728 1.071898 1.122324
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.190179 1.958004 -3.993531 -3.716117 -1.194508 1.707820 1.618673 1.971211 3.524627 -1.696425 -1.536765 1.617496 -0.914581 -1.661300 -1.503552 3.083121 -0.378293 1.944527 -1.750068 -0.512287
assert_wb_dma_ch_arb 0.971237 3.534118 1.118775 -1.636842 -0.375149 0.016428 1.017027 -0.914256 0.401655 -2.830717 0.079763 2.710618 2.195054 0.403330 0.556607 1.633979 0.075651 1.781869 -0.756846 -1.611164
wb_dma/wire_csr -0.831525 3.238667 0.615419 -3.185106 4.756201 -2.159163 1.941186 0.267793 1.493401 3.764004 -1.154252 -2.012098 1.151133 0.631774 -0.969863 -0.266942 -2.533433 -1.461105 -3.262809 -1.583298
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.251138 0.399491 -0.599701 1.152707 0.906003 -0.102328 -2.747756 -0.475824 -0.265224 0.973015 -1.884055 0.563970 0.446024 0.450687 1.255334 0.632099 -1.439308 -2.360833 -0.273442 0.737989
wb_dma_wb_if/input_mast_din 2.785626 0.809396 -2.980017 -3.099341 0.938512 0.648132 0.457334 0.695193 -0.682666 2.323684 -2.444490 -3.614224 -0.992813 1.096293 -2.730507 2.423620 1.689156 0.616630 0.636911 -0.594432
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.190819 -1.361796 1.650762 1.931909 0.717436 0.258790 2.059691 1.008611 -0.427603 -0.942989 0.835987 -1.715179 -1.671906 -0.628608 1.057289 -0.724735 0.146305 0.151535 -0.795050 -0.463864
wb_dma_ch_rf/reg_sw_pointer_r -3.591631 -0.621525 0.866355 -0.166747 -1.742975 0.299358 -2.045984 -0.118209 -2.080986 -0.906535 -3.751553 0.529377 -0.500500 -1.124732 -1.772296 -1.137248 1.623793 -2.670807 -3.249940 -1.865622
wb_dma_ch_sel/assign_142_req_p0 1.244463 0.793671 1.155780 0.134433 -1.639095 0.234291 2.248380 0.550766 0.270667 -3.331504 -0.077549 1.624434 -0.506118 -1.886672 0.490135 -1.001564 0.300107 2.450084 -2.491662 -1.509708
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 3.889987 3.505260 3.330931 -1.248954 -1.498047 2.010993 1.463609 0.727645 -0.861406 -3.424182 1.705734 -0.257159 2.012022 0.221285 1.363636 1.594043 0.233545 -0.337829 -0.637287 -3.304888
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.235247 0.039184 -0.978985 0.259941 0.421785 0.980597 1.163340 -1.652624 0.581036 -0.543690 0.327817 1.765166 -0.669801 -1.271075 -0.542225 1.253074 1.441063 1.857619 1.521258 0.313099
wb_dma_rf -2.016175 1.083555 3.365171 -3.694748 -2.786170 -3.940927 -3.154308 0.117650 -0.851346 2.853364 0.362272 -2.476325 2.210905 0.827889 -1.311330 -4.369489 -0.870954 -2.340245 -1.620311 0.835403
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.797555 0.870234 -0.106890 -0.693869 0.866843 -0.701920 -0.240607 0.602712 1.568305 -0.023739 0.039606 1.439622 1.582183 1.873273 0.221925 1.184580 -1.751058 -0.217103 -0.801349 -0.500522
wb_dma_de/reg_chunk_cnt -1.117805 2.757596 -1.210188 -0.716492 0.845954 -0.784992 -0.659486 -1.340569 0.735006 -1.297491 -2.774570 4.206905 1.312239 -0.509439 0.325486 1.011271 -1.346927 0.811256 -2.193450 0.590149
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.985170 3.772509 -1.552718 -2.835997 3.002481 -0.692830 1.542727 -0.706873 -1.472836 -0.300501 -1.088565 2.139774 5.047725 4.770205 -2.060901 3.459879 -0.011863 -0.436751 0.220630 0.259740
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.571079 3.791962 -1.099356 -2.971065 0.909735 -0.381834 0.306013 -0.331739 -1.579802 -0.727121 -0.861748 1.991473 5.410203 4.556576 -1.821757 2.611196 0.076829 -0.790127 0.271166 -0.769200
wb_dma/input_wb0m_data_i 6.283642 0.268953 1.089818 -3.281041 -2.895866 -4.939385 -0.541357 5.809136 -4.327742 -0.627699 -0.563049 -4.776943 0.612475 2.356022 0.888597 -4.511162 -0.993626 0.842361 -4.612844 0.085199
wb_dma_de/always_15/stmt_1 -0.841144 2.689746 -1.754570 -4.200189 -0.604539 -0.276789 1.199758 -0.573917 0.711874 -0.870562 -1.947937 1.393913 -0.356776 -1.038993 -2.774024 1.599228 0.987109 3.030324 -1.398525 -0.033519
wb_dma/wire_ch7_csr -2.102330 1.559281 2.977822 -2.866793 -1.378146 -2.285956 -1.861451 -0.471768 -1.388458 2.329287 0.053075 -2.633853 0.986273 1.007224 -2.516159 -2.596392 -1.039996 0.367104 -0.887662 -1.644563
wb_dma/input_wb0_ack_i -1.358289 1.833134 2.380137 -3.522013 -1.349751 -4.999598 -4.557282 -2.034880 0.001187 1.873069 -3.588339 -4.240389 -0.486701 0.801085 -2.330672 -4.356916 0.929021 -0.374232 -0.233897 -1.183472
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.064662 3.545488 3.307421 -1.089602 -1.491339 2.133142 1.636942 0.782652 -0.860742 -3.613369 1.711982 -0.143346 2.018459 0.203949 1.456290 1.728481 0.247018 -0.167205 -0.621250 -3.426345
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 3.899616 3.414899 3.345085 -1.104290 -1.354869 1.991561 1.611361 0.759078 -0.877481 -3.364381 1.672932 -0.313145 1.926180 0.262319 1.373985 1.583556 0.213476 -0.277525 -0.644149 -3.315769
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.072332 3.585283 3.371993 -1.251362 -1.555290 2.187388 1.460641 0.738404 -0.900633 -3.450037 1.749869 -0.297577 2.019542 0.190856 1.355734 1.697155 0.258461 -0.378122 -0.553151 -3.372280
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.816072 2.124644 -1.030996 -0.266326 -0.005255 1.589844 2.245450 1.598892 0.768644 -3.409381 -0.530504 2.008908 0.638087 -0.315213 1.584322 2.315537 -0.441516 1.393305 -2.015260 -1.671479
wb_dma_ch_sel/assign_125_de_start -1.931467 -0.218914 -1.108469 -0.333808 -2.392221 0.177279 -2.607549 2.580147 -2.569024 -4.955357 -3.261071 0.337752 -1.692538 -0.648018 -2.176958 -0.132885 -0.639772 -1.807080 -2.278111 -0.292622
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -0.042482 -0.171480 -0.333984 1.167034 3.384886 -1.336715 2.759064 -3.230540 -0.491747 0.666591 -1.329690 0.200394 -1.205452 -1.642177 -1.311224 -1.691399 2.951118 1.433281 1.127212 1.157393
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.291040 0.364385 -0.450763 0.940780 0.732387 -0.185477 -2.672569 -0.368964 -0.230839 0.975835 -1.746594 0.435878 0.519607 0.485078 1.155793 0.458669 -1.452097 -2.323755 -0.325852 0.686798
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.446732 -1.818252 -0.342969 0.120815 -0.365131 1.467778 2.410813 0.546113 -4.265569 -1.139625 -1.638926 -2.419403 -4.173572 -2.190151 -2.060556 -0.101344 3.601006 1.931181 -1.427687 0.876031
wb_dma_ch_sel/input_dma_busy -0.237612 0.015381 -1.057621 0.289998 0.423271 1.041636 1.193228 -1.685664 0.621668 -0.507471 0.335243 1.827672 -0.707783 -1.331735 -0.513523 1.284719 1.450408 1.913764 1.553371 0.323563
wb_dma_inc30r -3.716597 0.765635 4.279828 -1.150148 -1.478401 0.959902 -1.494378 -1.417472 -3.979332 1.483867 4.586240 0.585686 4.326073 3.082092 -1.083468 -0.470621 -0.612679 -2.045148 1.818688 -0.004355
wb_dma_ch_sel/always_45/case_1 2.170774 -1.060928 -0.593618 0.001010 -3.792078 0.525431 -2.969076 -0.188194 -0.379508 0.353512 1.485928 0.802267 1.489669 0.190093 -0.123653 -2.065531 0.677911 -0.799446 2.144230 0.309758
wb_dma_ch_sel/assign_117_valid -0.737271 1.057206 0.782033 0.138303 0.716535 -0.400571 3.844562 -0.019457 0.624961 -3.032323 -0.275604 2.129525 -0.700620 -1.606602 0.137753 -0.232681 0.136464 3.112090 -2.640518 -0.435218
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.434005 -1.814806 -0.243252 0.241490 -0.230090 1.511711 2.618700 0.462831 -4.079459 -1.231359 -1.513688 -2.354364 -4.237140 -2.273277 -1.951561 -0.080391 3.569268 2.007786 -1.317807 0.812904
wb_dma/wire_ch3_adr0 -1.988563 0.472319 3.295082 -0.690944 -0.543499 -1.786344 -2.490792 -3.294418 0.102810 1.831221 1.817859 -0.122753 0.009764 -1.255880 1.647762 -2.053681 0.395184 -2.557081 1.092792 1.441053
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 2.110775 -0.221188 0.251457 0.035308 -2.424123 0.650019 -1.502919 0.719802 -0.219100 -0.482712 0.112144 -0.300990 0.174792 -0.394929 0.416494 -0.770548 0.034393 -0.617514 -0.105781 -1.089991
wb_dma_de/always_6/if_1/if_1/cond -1.248472 3.296493 -1.044848 -5.147527 -1.721628 -0.677470 -0.556104 0.978525 2.472548 -0.678634 -1.414608 0.692521 1.107754 0.179987 -1.981484 1.390392 -1.133650 0.679414 -1.969814 -0.769399
wb_dma/wire_mast1_pt_out 0.301606 1.461390 0.659111 -2.027437 -0.975359 -1.195596 -3.214999 -1.643866 1.510102 1.112852 -1.172537 -1.190084 -1.443107 -1.223181 -0.031908 -2.564914 0.435172 -1.447872 -0.482202 0.123210
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.965722 2.188141 2.713807 0.244370 0.342984 0.299966 2.931791 -0.143312 -0.013780 -3.635742 0.851778 1.119556 0.592654 -0.250911 1.481573 0.937775 0.254778 1.918640 -1.373584 -1.997955
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.224766 -1.383852 1.713192 1.986049 0.692379 0.286663 2.077103 1.026079 -0.425410 -0.901924 0.869220 -1.738382 -1.618453 -0.646295 1.121675 -0.786205 0.104959 0.082441 -0.814544 -0.440999
wb_dma_ch_sel/always_48 1.183578 2.497303 4.202544 -0.210639 0.151238 1.075393 -0.320586 -4.441530 -4.929600 -0.214629 1.785941 -0.268390 2.497902 0.101349 -1.077584 -0.631549 3.326036 -2.299744 3.255300 -0.376401
wb_dma_ch_sel/always_43 -0.788481 1.615206 -3.063405 -3.021076 -2.743169 0.060935 -3.149277 -0.988082 -1.708652 -0.612529 -2.839270 3.499997 1.283222 -0.337115 -2.227134 0.003931 0.751227 0.297009 -1.007660 2.361270
wb_dma_ch_sel/always_42 -0.736993 3.306848 0.615965 -3.397469 4.536920 -2.268831 1.705401 0.374770 1.288253 4.015227 -1.340259 -2.414114 1.110548 0.779168 -1.316973 -0.437868 -2.491559 -1.369195 -3.221223 -1.664081
wb_dma_ch_sel/always_40 0.105996 -1.084757 -1.041927 1.198029 1.821637 -1.496434 1.303262 -3.700618 -0.721385 1.272942 -0.084886 1.071220 -0.072089 -1.092595 -1.699370 -3.109940 3.420253 1.183883 2.881960 2.363786
wb_dma_ch_sel/always_47 -2.765645 -0.861534 0.460600 1.344338 -0.281881 1.258785 0.480722 0.100297 -1.307514 -1.648162 0.290266 1.441683 0.612401 0.677616 -1.054654 1.122114 0.466004 -0.037833 0.282551 -0.657957
wb_dma_ch_sel/always_45 2.301257 -0.963635 -0.680101 -0.001469 -3.897472 0.539226 -2.948059 -0.157175 -0.314295 0.126754 1.423722 1.019357 1.560013 0.199809 -0.041534 -2.046358 0.611212 -0.693773 2.045157 0.217608
wb_dma_ch_sel/always_44 0.160470 -0.456358 5.959374 0.952410 1.124678 -2.496541 2.795264 -0.560681 -3.266997 1.098512 3.360710 -3.159053 -0.060345 0.740933 2.230382 -3.515906 -0.239315 0.578180 -1.803553 0.100116
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.131232 0.963799 1.207936 -0.089406 -1.784908 0.115638 2.141188 0.513546 0.279688 -3.364989 -0.140229 1.641270 -0.458537 -1.877949 0.340619 -1.124089 0.303859 2.471103 -2.586794 -1.519719
wb_dma_ch_rf/input_ndnr 1.569462 2.039728 -1.426510 -2.630712 -1.249345 0.759676 0.564447 -2.858983 -1.836999 -0.885527 0.097496 2.202898 0.748889 -0.293806 -2.398879 1.564435 3.612675 3.671208 2.605720 0.549965
wb_dma_de/always_4/if_1/stmt_1 -0.672921 2.417500 -0.657770 -1.563939 0.120336 -0.525694 2.115758 -0.957961 0.727592 -2.339479 -1.082273 3.767302 0.863076 -0.946189 -0.751502 0.590538 0.191753 3.163236 -1.956034 -0.166211
wb_dma_wb_if/wire_wb_addr_o 3.440008 1.533607 0.714446 -1.265030 -1.793216 2.120973 -0.950731 0.971843 -0.878939 -0.347163 1.023676 -1.098358 1.516628 0.424695 0.141556 1.044786 -0.011352 -1.871292 0.696139 -1.663062
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 2.049811 -0.173220 0.264807 -0.046437 -2.404334 0.598239 -1.553539 0.649282 -0.275336 -0.413502 0.098734 -0.338402 0.201337 -0.369724 0.348635 -0.826376 0.023427 -0.654306 -0.072996 -1.046088
wb_dma_ch_sel/assign_111_valid -0.603178 1.233227 1.034003 0.102019 0.723988 -0.276391 3.999920 -0.181790 0.363029 -3.179317 -0.183245 2.140165 -0.649347 -1.572186 0.155864 -0.112695 0.359052 3.235286 -2.543913 -0.599453
wb_dma_wb_slv/assign_2_pt_sel -0.779700 6.239580 3.324827 -7.909275 -1.152763 -3.246373 -6.013850 -1.154091 0.204749 4.338184 -0.053146 -5.132369 1.896087 1.287593 -0.631266 -1.051430 -1.610385 -6.036327 1.009722 1.265426
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -1.575769 -0.118159 0.453249 -1.252070 -3.957947 2.129931 1.334182 1.831998 -2.764836 -4.581832 -1.380477 1.211958 -1.028230 -1.434977 -2.738199 0.358945 1.892233 1.690056 -3.083404 -1.662484
wb_dma_ch_sel/assign_144_req_p0 1.191897 0.910836 1.219862 -0.034848 -1.791568 0.126222 2.066806 0.374891 0.192684 -3.276558 -0.107010 1.654419 -0.409373 -1.855527 0.366271 -1.101156 0.377207 2.466677 -2.417922 -1.511945
wb_dma_de/input_pointer 0.173804 -0.977300 -1.042125 1.163961 1.772529 -1.400147 1.312520 -3.736653 -0.745603 1.184018 -0.017437 1.258000 0.074799 -1.043391 -1.677152 -2.905647 3.376797 1.200292 2.933842 2.328298
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.732358 -1.383646 -0.102671 0.476571 1.221965 1.124251 3.159419 -0.401421 -2.505716 -0.024013 -0.796796 -3.012391 -4.196125 -1.976163 -1.625679 0.816664 3.263420 2.531599 0.330924 0.326690
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -0.158565 -1.877700 1.076036 2.695241 2.426384 -0.703001 4.059205 -1.325606 -2.593451 -1.470242 -1.322739 -0.846965 -2.787244 -2.500094 -0.642833 -3.270784 3.375607 0.931522 -1.364219 1.267761
wb_dma_ch_rf/input_wb_rf_adr 5.354023 -0.457859 -0.049858 -0.132147 -2.596161 4.082880 0.881564 2.901220 -6.083011 0.042259 -3.079826 -1.762627 1.586251 0.197318 -0.958461 -2.606338 -0.828274 -2.034090 -6.293869 -0.270225
wb_dma_ch_sel/input_pointer0 0.758532 -1.458171 -1.567537 1.210558 -0.255997 0.411893 0.554091 -2.402911 -1.932680 0.271615 0.841409 2.122163 -0.156183 -0.700172 -1.084439 -0.955196 2.761795 2.312957 2.772919 2.014950
wb_dma_ch_sel/input_pointer1 0.588926 -0.578685 -0.745733 1.209516 1.331600 0.569219 2.117550 -1.816035 -1.894916 -0.478475 -0.610185 1.035724 -1.578985 -1.394809 -0.747740 0.415800 2.396179 2.697238 0.707364 0.758314
wb_dma_ch_sel/input_pointer2 0.780685 -0.618783 0.281366 0.940246 0.868624 -0.483588 0.890121 -0.123919 -2.574666 0.134172 -0.988193 -0.885105 -0.866279 -0.061568 -0.213533 -0.933580 0.921039 0.691230 -0.878776 0.476300
wb_dma_ch_sel/input_pointer3 -0.061836 -0.343334 -0.253750 1.259579 3.347193 -1.323969 2.728527 -3.175855 -0.658383 0.739531 -1.333078 0.046435 -1.375878 -1.672409 -1.314947 -1.816600 2.978919 1.390139 1.089235 1.229671
wb_dma_de/reg_chunk_0 -1.233987 2.773143 -1.208829 -0.710442 0.852656 -0.825196 -0.841836 -1.504287 0.727056 -1.138004 -2.845375 4.208531 1.375679 -0.485137 0.294993 0.993909 -1.366517 0.701493 -2.039437 0.691707
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.232221 -0.002571 -1.020759 0.296629 0.432609 1.011540 1.158130 -1.678951 0.568389 -0.489328 0.319589 1.812254 -0.698060 -1.306878 -0.533993 1.287893 1.439165 1.899931 1.543787 0.329226
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.318290 0.780450 1.195909 0.118270 -1.729099 0.227489 2.226028 0.446069 0.166140 -3.229178 -0.034638 1.582852 -0.551133 -1.894943 0.418606 -1.118715 0.397219 2.446931 -2.370296 -1.475406
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.259289 0.857757 1.274532 0.114458 -1.700970 0.226738 2.266648 0.438949 0.208153 -3.400295 -0.045455 1.681543 -0.505675 -1.906313 0.456644 -1.061882 0.408104 2.509503 -2.453065 -1.562495
wb_dma/assign_2_dma_req -0.068523 -1.289714 0.194863 -0.065647 1.567918 -0.440382 3.028424 -0.800721 -2.779352 -0.071648 -2.122310 -3.198764 -3.640234 -2.233549 -2.542063 -2.102681 3.979256 0.717244 -0.939593 1.078070
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.458874 -0.812518 -0.174224 1.680058 -0.285750 -0.105048 -3.519205 -3.688431 -2.700327 2.987571 0.359285 2.175192 0.147530 -0.903627 1.385736 -1.075716 0.766342 -0.257491 2.073774 2.593701
wb_dma_ch_rf/wire_ch_csr -1.198897 3.546364 4.413954 -3.078229 -1.892474 -2.966671 -1.404150 0.476045 0.211595 0.869211 0.910063 -2.780336 2.727924 1.018010 -0.408190 -3.186183 -0.932449 -3.121874 -0.866502 1.350341
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 1.465406 -0.834283 1.841640 0.429729 -0.496781 1.415706 1.683782 1.192119 -3.849226 1.068429 1.945011 -2.329720 0.475464 1.288997 -1.195358 -0.924649 -0.396895 1.796689 -0.336206 -1.100048
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.255396 0.422683 -0.462649 0.975903 0.788044 -0.145616 -2.685393 -0.406946 -0.204350 0.923999 -1.748236 0.475243 0.501433 0.490461 1.156943 0.515243 -1.487551 -2.291764 -0.312801 0.641312
wb_dma_ch_sel/assign_118_valid -0.632593 1.092566 0.924133 0.136718 0.738857 -0.348791 3.911645 -0.050513 0.468354 -3.065232 -0.241577 2.011459 -0.720318 -1.555720 0.168270 -0.189714 0.275859 3.153257 -2.585406 -0.503864
wb_dma_ch_rf/input_de_adr1_we 2.094262 -0.179304 0.273223 -0.082388 -2.468035 0.575829 -1.625391 0.688231 -0.232155 -0.375026 0.142006 -0.406720 0.195143 -0.336697 0.365194 -0.857591 -0.015042 -0.706220 -0.042731 -1.050117
wb_dma_wb_mast/input_mast_din 2.912794 0.820216 -2.962896 -3.088686 0.974412 0.671555 0.484470 0.727052 -0.717200 2.367435 -2.403637 -3.700733 -0.921918 1.156732 -2.703504 2.457913 1.679789 0.619983 0.680335 -0.653768
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -0.163533 -0.719674 4.426385 -2.120298 -4.804152 -1.532808 -0.397027 -1.036192 -1.405090 4.048882 -0.437378 -2.046144 4.251960 2.092208 0.493886 -2.326245 3.752131 -0.550811 -2.405087 -0.573736
wb_dma_de/always_2/if_1/stmt_1 0.218197 -0.467062 6.015490 0.912827 1.036291 -2.467016 2.812526 -0.384371 -3.288676 1.055782 3.305131 -3.233169 -0.054537 0.722989 2.247231 -3.602834 -0.343612 0.640090 -2.010213 0.027562
wb_dma_de/assign_65_done/expr_1 -1.014926 3.102183 -2.089792 -3.033800 0.186360 -0.428141 -1.378801 -1.100900 0.220249 0.021272 -3.770862 1.858772 0.147016 -0.595932 -1.623868 2.023379 -0.355103 0.831957 -1.688659 0.640022
wb_dma_ch_sel/reg_de_start_r -1.818582 0.204550 -0.005913 0.072789 -3.056965 2.121228 -1.044907 1.326585 -3.254777 -3.952116 -3.181387 1.788736 -0.703484 -1.100597 -1.601131 0.959203 0.676500 -0.303944 -3.459866 -0.993809
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.299489 0.358995 -0.491737 0.980501 0.767639 -0.196927 -2.768742 -0.374410 -0.224254 1.003820 -1.774034 0.396662 0.510496 0.518973 1.193953 0.463805 -1.487919 -2.406169 -0.326552 0.691445
wb_dma_ch_rf/input_dma_rest -0.636315 0.247392 0.370109 0.033543 2.163945 -1.928982 0.843570 -1.539935 1.281696 1.204968 -0.779315 -0.978057 0.081537 -0.378505 -0.702519 -2.167410 0.841702 -0.986513 0.522260 0.450121
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.211899 -1.044401 -1.203213 1.170823 1.761479 -1.310232 1.321526 -3.747827 -0.617679 1.205942 0.021125 1.337091 0.033505 -1.084944 -1.674235 -2.886855 3.390055 1.316048 3.043233 2.332817
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.360718 -0.513398 1.204712 0.726937 0.443080 0.060162 0.506888 -2.703588 -2.404660 1.590034 0.856175 0.507021 -1.690889 -1.921807 0.616602 -0.430910 1.742099 2.099089 0.486747 0.789299
wb_dma_de/wire_de_csr -0.163741 0.179526 -1.162604 -1.358129 2.522763 -1.089438 1.827500 -2.775428 -0.825865 1.986803 -2.227003 -2.192743 -2.352726 -1.687561 -3.221738 -0.808651 3.790101 1.327369 1.508221 1.182392
wb_dma_ch_sel/reg_ndnr 1.715250 2.146388 -1.499243 -2.669004 -1.329515 0.855274 0.589330 -2.830169 -1.656338 -1.109225 0.133308 2.524516 0.874524 -0.370387 -2.326125 1.712765 3.568717 3.765109 2.599269 0.487259
wb_dma_ch_rf/assign_26_ch_adr1_dewe 2.157040 -0.181763 0.291820 -0.042698 -2.543525 0.615022 -1.667714 0.706431 -0.235977 -0.461582 0.105771 -0.387877 0.199806 -0.394583 0.403760 -0.881389 0.053858 -0.686198 -0.093780 -1.126851
wb_dma_ch_sel/reg_txsz -1.037501 1.519971 -3.291886 -2.923395 -2.511015 0.033234 -3.148953 -0.916072 -1.280412 -0.502461 -2.915374 3.557542 1.153729 -0.400656 -2.171731 0.096664 0.573391 0.187026 -1.023629 2.454588
wb_dma_rf/always_1/case_1/stmt_10 -0.252869 -1.746266 -0.987950 -0.652797 -2.631678 -0.195511 -2.443396 -0.162008 -0.663914 1.103110 -1.537945 0.211037 -0.071735 -0.159745 -0.485709 -1.833817 0.339055 -0.123200 -1.083183 0.514687
wb_dma_ch_pri_enc/inst_u28 0.233457 -0.148077 -1.167410 2.118080 2.013670 0.294570 -0.876983 -2.091310 -2.090790 0.663844 -2.447826 1.340433 -0.967097 -0.739571 0.426623 0.772880 0.739298 0.080939 0.270728 1.446115
wb_dma_ch_pri_enc/inst_u29 0.293082 -0.153902 -1.116112 2.212103 2.079399 0.275981 -0.812955 -2.070925 -2.203172 0.557946 -2.471813 1.348944 -0.949211 -0.757032 0.519708 0.793081 0.726328 0.113453 0.181218 1.423956
wb_dma/wire_de_adr1 0.153766 -0.894109 -0.936540 0.057637 -1.466975 -0.050543 -1.444335 -0.816726 -0.057093 0.746134 1.433520 1.182282 1.285793 0.524388 -0.437372 -1.224686 0.557014 -0.168191 2.182060 1.328655
wb_dma_ch_arb/always_2/block_1/case_1 1.292557 2.701700 4.261097 -0.211906 0.184128 1.191247 -0.183554 -4.193702 -4.885866 -0.249215 1.819071 -0.256809 2.706623 0.328669 -0.941344 -0.386839 3.063802 -2.317279 3.081899 -0.605160
wb_dma_de/always_18/stmt_1/expr_1 2.406837 0.168453 1.570107 -0.864880 -5.326150 -1.228951 -3.032602 0.719352 0.256155 -1.361899 -0.729502 -2.904246 -1.610505 -0.453017 -1.029429 -1.802127 0.460647 3.479079 1.430380 -1.982106
wb_dma_ch_arb/always_1/if_1 1.348923 2.505934 4.023939 -0.145207 0.177289 1.331059 -0.124758 -4.382621 -4.968729 -0.245040 1.869941 -0.171108 2.518733 0.102317 -1.069171 -0.424207 3.379786 -2.166411 3.332390 -0.436436
wb_dma_ch_pri_enc/inst_u20 0.359685 -0.137549 -1.144276 2.268392 2.130385 0.329666 -0.657097 -2.156765 -2.272889 0.520334 -2.519345 1.393722 -1.031369 -0.836460 0.476076 0.830787 0.853900 0.254588 0.218558 1.440678
wb_dma_ch_pri_enc/inst_u21 0.258113 -0.161344 -1.168064 2.197610 2.066697 0.354000 -0.671895 -2.101108 -2.109915 0.523431 -2.404703 1.380551 -1.041122 -0.819686 0.472984 0.831671 0.827377 0.220016 0.306451 1.404033
wb_dma_ch_pri_enc/inst_u22 0.344564 -0.182218 -1.191617 2.238733 2.083279 0.426210 -0.602864 -2.158966 -2.109169 0.514117 -2.426130 1.456326 -1.043565 -0.842677 0.468608 0.921204 0.848673 0.304583 0.313082 1.414733
wb_dma_ch_pri_enc/inst_u23 0.285668 -0.158230 -1.154750 2.160539 1.993283 0.301138 -0.807746 -2.017807 -2.092316 0.586144 -2.379909 1.289289 -0.972348 -0.761185 0.485419 0.792433 0.744127 0.118797 0.301147 1.389793
wb_dma_ch_pri_enc/inst_u24 0.224372 -0.139207 -1.106074 2.121802 2.003909 0.295888 -0.789089 -2.112593 -2.059576 0.604182 -2.349682 1.338255 -0.973513 -0.800833 0.448018 0.762207 0.764468 0.133611 0.284104 1.427837
wb_dma_ch_pri_enc/inst_u25 0.289365 -0.147957 -1.016894 2.171865 1.999066 0.259701 -0.696004 -2.074963 -2.212224 0.564986 -2.370750 1.291935 -0.982214 -0.771244 0.463268 0.688574 0.832326 0.180792 0.234837 1.397499
wb_dma_ch_pri_enc/inst_u26 0.227269 -0.171029 -1.152012 2.171074 2.011417 0.253376 -0.903214 -2.068033 -2.108381 0.674022 -2.440395 1.278064 -0.970069 -0.749212 0.502494 0.717252 0.729094 0.013300 0.220935 1.468440
wb_dma_ch_pri_enc/inst_u27 0.273534 -0.119062 -1.151476 2.211975 2.094120 0.373568 -0.653691 -2.180907 -2.175482 0.492340 -2.410220 1.454566 -1.009236 -0.819058 0.440568 0.881543 0.860962 0.255002 0.319175 1.399893
wb_dma/wire_dma_busy -2.778209 1.079240 0.497160 -0.923541 -1.419911 -0.166920 0.209845 -1.891956 3.722182 -0.247698 -0.044577 3.279735 1.653831 -2.809480 0.431186 -3.099319 -0.211296 -2.851626 -1.625859 3.720182
wb_dma_ch_sel/reg_ack_o -0.081477 -1.483411 0.189799 0.265047 1.709745 -0.357828 3.265085 -0.847620 -2.851042 -0.196669 -2.157264 -3.185442 -3.828935 -2.428711 -2.460867 -2.147631 4.070760 0.764908 -0.935338 1.220806
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.230739 -0.033311 -1.063533 0.367514 0.535904 1.078107 1.230849 -1.765031 0.546649 -0.532231 0.315822 1.857847 -0.750987 -1.339227 -0.545732 1.349389 1.528363 1.981277 1.570662 0.344565
wb_dma_rf/reg_csr_r -0.742587 0.012505 0.290631 1.464032 2.624055 -4.786771 0.065849 -0.471610 1.500657 -1.252121 -3.976404 0.923963 -0.660769 -1.885125 1.982051 -3.765252 -0.487865 -2.300806 -3.877359 1.083828
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.055148 2.138123 2.686392 0.288278 0.349636 0.270763 2.944154 -0.045868 -0.033290 -3.587334 0.857060 1.017793 0.538245 -0.249506 1.514175 0.864253 0.241565 1.844898 -1.432037 -2.007279
assert_wb_dma_ch_sel -0.235234 0.013795 -1.008121 0.289356 0.410837 1.037894 1.177843 -1.703057 0.636703 -0.528587 0.341755 1.867078 -0.685346 -1.297265 -0.551901 1.283480 1.458632 1.930954 1.569868 0.297813
wb_dma_ch_rf/always_27/stmt_1/expr_1 -2.207964 0.474484 0.361130 0.038282 -1.072125 0.428326 -0.104928 0.124746 -1.759394 -2.888992 -3.604236 0.832367 -0.425890 -1.295143 -2.087921 -0.989759 1.286554 -1.334228 -2.854064 -0.750970
wb_dma_ch_sel/inst_ch2 0.783736 -0.581021 0.300309 0.943863 0.879404 -0.495050 0.935722 -0.128517 -2.565430 0.095368 -1.030667 -0.845224 -0.876729 -0.063510 -0.247766 -0.898926 0.951211 0.726935 -0.916754 0.421152
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.192590 0.002697 -0.968763 0.298895 0.419644 0.986797 1.129947 -1.637835 0.619508 -0.529470 0.319191 1.751508 -0.676195 -1.238623 -0.484676 1.271660 1.409607 1.833727 1.512083 0.282965
wb_dma_ch_sel/assign_122_valid -0.829788 1.131353 0.885908 0.043197 0.701826 -0.371936 3.820423 -0.148647 0.504751 -3.050620 -0.261524 2.154321 -0.682982 -1.597549 0.045023 -0.140600 0.267014 3.178895 -2.532885 -0.516873
wb_dma_rf/wire_dma_abort 1.188183 1.866289 1.458472 2.425859 2.367598 0.548617 2.062472 -2.148632 -2.076965 -2.906787 -1.534932 2.343976 -0.470649 -1.036899 1.926821 1.626456 1.035212 1.892482 -1.061729 -0.504595
wb_dma_de/assign_67_dma_done_all/expr_1 -0.768044 2.677804 -1.659846 -4.053965 -0.566765 -0.295784 1.216658 -0.695671 0.616563 -0.913943 -1.932976 1.459832 -0.281701 -1.026419 -2.710481 1.580503 1.035189 3.022803 -1.290447 -0.051507
wb_dma_de/always_4/if_1/cond -1.226184 2.855440 -1.081211 -0.813442 0.803071 -0.823651 -0.804928 -1.439767 0.669121 -1.259971 -2.769082 4.168068 1.430323 -0.421594 0.258788 0.978351 -1.361575 0.732618 -2.113580 0.570411
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.247362 0.051455 -0.077606 0.195030 -1.067221 2.768785 -0.319332 -0.419957 -1.976890 -0.968126 2.458277 2.034999 3.219755 1.974739 -1.740069 1.905550 1.011820 -1.410202 3.203039 0.030457
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.976953 2.075559 2.823283 0.351529 0.374132 0.234785 3.027717 0.002221 -0.083744 -3.621968 0.930527 0.896595 0.457012 -0.235259 1.507936 0.824112 0.233442 1.844003 -1.463605 -2.023035
assert_wb_dma_ch_arb/input_advance 0.923060 3.388519 1.068557 -1.599482 -0.385167 0.010121 0.902093 -0.884003 0.423839 -2.668628 0.071480 2.607630 2.136280 0.440149 0.540904 1.578440 0.043608 1.700461 -0.656208 -1.565001
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.168930 -1.273825 1.593141 1.908068 0.683976 0.288448 2.020932 0.950172 -0.441497 -0.942649 0.761260 -1.669118 -1.615214 -0.658856 0.994163 -0.707786 0.179452 0.105760 -0.769467 -0.401915
wb_dma_ch_rf/reg_ch_tot_sz_r -1.281932 1.840017 -3.076960 -4.758316 -4.055490 0.751365 -1.207248 -0.588999 1.018873 -1.750252 -0.421831 4.067942 1.488536 -0.899269 -3.125569 0.585481 1.331953 1.901535 0.059077 1.338519
wb_dma_ch_rf/wire_ch_adr0 -2.299120 0.364616 5.774404 0.052079 1.526184 -3.056040 2.084040 -0.031710 -1.821700 1.248758 3.075084 -2.068082 1.128864 2.132089 2.164792 -2.635061 -1.767813 0.273469 -2.592715 -0.393091
wb_dma_ch_rf/wire_ch_adr1 1.924064 -2.156971 -1.343366 -0.840389 -5.970401 0.231730 -4.862802 -0.448513 -1.065219 1.125643 -0.473875 0.995450 1.399735 -0.032858 -0.751959 -3.675725 0.971561 -0.645735 0.609451 0.485662
wb_dma/wire_ch0_adr0 2.306579 -1.158801 3.301713 1.978498 1.607818 -0.650085 5.525063 2.895440 -3.544646 -0.683594 1.974982 -3.330790 -0.294889 1.933023 0.876120 -1.685211 -0.697999 3.353136 -2.991529 -1.655005
wb_dma/wire_ch0_adr1 2.152620 -0.176800 0.263369 0.037048 -2.388369 0.687426 -1.492050 0.723370 -0.188493 -0.515449 0.139608 -0.323616 0.212391 -0.360912 0.446994 -0.768065 0.029959 -0.594487 -0.020546 -1.110689
wb_dma_ch_pri_enc/wire_pri24_out 0.298182 -0.210428 -1.167829 2.193470 2.071585 0.335566 -0.610372 -2.155430 -2.174250 0.551948 -2.374404 1.350594 -1.063532 -0.861852 0.393348 0.801028 0.908025 0.319747 0.333213 1.408267
wb_dma/input_dma_rest_i -0.600139 0.251699 0.373141 0.041260 2.176558 -1.915815 0.862295 -1.522758 1.288073 1.155491 -0.778916 -0.930894 0.089228 -0.356887 -0.708230 -2.157330 0.823427 -0.995555 0.494748 0.460189
wb_dma_ch_sel/assign_133_req_p0 2.476348 1.383163 2.120332 -1.149974 -2.788140 1.330130 0.299095 -1.088902 -1.005716 -0.480459 3.338495 1.804132 1.474439 -1.428488 0.913126 -0.997701 0.595094 0.995125 0.343329 -0.536087
wb_dma_ch_rf/always_23 2.241563 -1.073833 -0.708846 0.077320 -3.863445 0.561886 -2.918908 -0.218201 -0.349011 0.236292 1.518387 0.985805 1.519317 0.195071 -0.082102 -1.992703 0.663320 -0.703773 2.192872 0.242998
wb_dma_inc30r/reg_out_r -2.332760 0.197383 1.306686 -0.469693 -1.007221 2.915316 0.393213 1.368332 -3.742598 0.076722 3.346966 0.842828 4.403952 4.271213 -2.630689 1.632809 -0.970263 -0.130070 1.422169 -1.251858
wb_dma/wire_pointer2 0.778581 -0.648639 0.355180 0.894140 0.889213 -0.542569 0.870526 -0.090255 -2.641700 0.124656 -1.004067 -0.970279 -0.867532 -0.026084 -0.237624 -1.006173 0.931270 0.713943 -0.920670 0.440317
wb_dma_ch_rf/always_20 -2.355331 0.390151 5.753112 0.041665 1.476868 -3.058516 1.939687 -0.070116 -1.777203 1.285341 3.089547 -1.946985 1.217461 2.107590 2.204378 -2.635795 -1.822240 0.123736 -2.561403 -0.337446
wb_dma/wire_pointer0 0.670539 -1.475526 -1.517964 1.234935 -0.207601 0.359592 0.525240 -2.425039 -1.959131 0.276029 0.750815 2.091071 -0.205926 -0.759405 -1.155076 -1.023284 2.803179 2.348664 2.692228 2.039541
wb_dma/wire_pointer1 0.545465 -0.550412 -0.667865 1.173769 1.283589 0.451821 2.007832 -1.692140 -1.947970 -0.399782 -0.633458 0.880653 -1.520820 -1.271152 -0.722929 0.311755 2.268498 2.559493 0.600552 0.720085
wb_dma/wire_mast0_err 1.215000 1.844716 1.498161 2.457524 2.365142 0.584532 2.005455 -2.062948 -2.050023 -2.894122 -1.555659 2.322388 -0.459153 -1.008825 1.989725 1.641449 0.921204 1.828097 -1.077168 -0.550309
wb_dma_ch_rf/always_26 -3.727033 -0.741171 0.953173 -0.021616 -1.765589 0.279953 -2.123152 -0.110560 -1.842135 -0.868951 -3.430531 0.665740 -0.353664 -1.102626 -1.578567 -1.210280 1.464622 -2.784063 -3.074440 -1.915801
wb_dma_de/always_23/block_1/case_1/block_5 -4.184706 2.380021 -2.281015 -1.632880 4.265379 -3.906827 0.672000 -2.615838 2.191018 0.234261 -3.293894 2.887575 3.618886 3.331286 -1.786812 0.724268 0.657229 -1.089715 0.208227 1.441253
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.363968 0.865692 1.153179 0.134548 -1.669825 0.290897 2.222924 0.484595 0.240778 -3.385981 -0.141341 1.702195 -0.540078 -1.935766 0.479227 -0.997891 0.394757 2.444247 -2.468213 -1.539599
wb_dma_ch_rf/always_25 -4.482706 -1.422890 1.516106 0.594138 -1.118583 0.616911 -1.874274 -0.424693 -1.811627 0.300671 -0.457922 0.975168 0.651529 0.679223 -0.852267 0.430088 0.910254 -1.772239 -0.698864 -1.917502
wb_dma/wire_dma_rest -0.654850 0.214270 0.405056 0.070899 2.118917 -1.896729 0.809955 -1.487572 1.197065 1.145738 -0.763660 -0.980103 0.045574 -0.410079 -0.692595 -2.153775 0.794984 -1.037003 0.467783 0.471178
wb_dma_wb_mast/input_mast_adr 3.270994 1.503233 0.739146 -1.262810 -1.751335 1.991381 -1.064905 0.899239 -0.870274 -0.180177 0.962474 -1.132855 1.450917 0.435355 0.113128 0.961571 -0.015999 -1.994523 0.651509 -1.521968
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.439557 -0.523859 1.176864 0.828099 0.554685 0.150723 0.598673 -2.805963 -2.488522 1.594622 0.845061 0.621713 -1.780352 -2.044035 0.648896 -0.375896 1.851436 2.280227 0.536119 0.770310
wb_dma_ch_sel/always_44/case_1 0.203406 -0.415915 5.934391 0.873505 1.129672 -2.581735 2.929862 -0.411142 -3.250584 1.038607 3.227813 -3.175169 -0.002262 0.822298 2.150188 -3.524861 -0.315654 0.723863 -1.981297 0.018134
wb_dma/wire_ch0_am1 -2.938512 -0.991962 0.503853 1.439384 -0.329692 1.323459 0.431327 0.143714 -1.374764 -1.656808 0.334917 1.463881 0.680483 0.707810 -1.077106 1.133502 0.436318 -0.147773 0.342845 -0.683724
wb_dma_ch_rf/always_19/if_1 -2.190855 -0.349140 -1.108373 -1.263116 -0.838942 -1.080371 -0.876826 1.555361 2.347318 0.771673 -0.499412 0.255932 0.276532 -0.112417 -0.655829 -1.305211 -2.118470 -1.041415 -1.767211 0.744001
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.388592 0.311764 5.880943 0.041465 1.440587 -3.094332 2.046714 -0.012482 -1.925671 1.264982 3.150648 -2.182989 1.075350 2.119587 2.222016 -2.761283 -1.765257 0.212136 -2.663992 -0.365405
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.252437 2.103524 0.074812 -0.068549 0.781774 -4.466545 1.859904 0.413466 0.997968 -0.798189 -1.825471 -0.558820 2.700009 3.666503 -0.694325 -2.526278 -0.927253 5.517540 -0.353332 -1.923658
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.478428 0.231704 1.275049 -0.885068 -3.077290 -1.834391 -1.520089 0.204784 0.443613 -0.862145 -0.740556 -2.773929 -1.906960 -0.024154 -1.433111 -1.032380 0.441984 4.147214 1.542376 -0.973512
wb_dma_de/always_3/if_1 0.740413 -0.126755 0.207750 0.175776 -3.296052 3.078340 -1.801677 0.293172 -2.166539 -1.365416 2.307499 1.581365 3.227102 1.508694 -1.290338 0.866362 1.009434 -1.947115 2.843628 -0.956186
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.284203 0.412652 -0.472378 1.064741 0.863567 -0.158437 -2.855940 -0.409051 -0.273473 1.013167 -1.903666 0.508003 0.534830 0.498280 1.273484 0.511623 -1.540127 -2.457381 -0.365256 0.694676
wb_dma_ch_rf/assign_16_ch_adr1_we 2.280935 -1.028423 -0.675480 -0.002209 -3.901816 0.560226 -2.946840 -0.139579 -0.335100 0.180701 1.502104 0.958501 1.560536 0.195558 -0.051486 -2.038907 0.630888 -0.739148 2.106416 0.245034
wb_dma_wb_if/wire_wbm_data_o 0.374319 3.019899 1.767356 -1.917697 -0.316366 -0.725838 -1.488453 1.816368 2.242507 0.575901 3.372115 -1.144635 2.845460 2.115298 2.385757 0.339646 -2.091049 -4.524647 1.471112 2.004382
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.265747 -0.180352 -1.140884 2.162477 2.072853 0.319117 -0.734496 -2.127213 -2.113154 0.560988 -2.383627 1.374187 -0.993098 -0.831450 0.443839 0.803975 0.829363 0.193885 0.333719 1.413903
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.798241 3.537758 0.100303 -1.324111 0.097686 1.054463 2.197279 -2.532041 1.014023 -3.387326 0.407335 4.551615 1.526725 -0.879809 0.067680 2.965147 1.462376 3.683293 0.774125 -1.327243
wb_dma_ch_sel/always_48/case_1/stmt_1 1.620332 2.105769 4.409753 -1.246612 -0.623797 1.183644 1.945583 -3.790481 -4.494302 -0.910235 3.365589 -0.737813 2.127702 -0.276765 -1.999980 -1.143657 4.417931 -0.637317 3.387003 -0.888407
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.267918 0.372070 -0.504245 1.043670 0.782762 -0.156205 -2.762577 -0.399313 -0.216052 1.019433 -1.768085 0.450105 0.524523 0.487909 1.206687 0.496876 -1.511951 -2.409814 -0.297307 0.706102
assert_wb_dma_ch_arb/input_grant0 0.934939 3.465143 1.049182 -1.639020 -0.366862 0.040545 0.967503 -0.953478 0.467382 -2.783887 0.066827 2.771626 2.178612 0.378039 0.567845 1.699627 0.036869 1.732668 -0.649553 -1.636167
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.280133 0.434556 -0.495042 1.054095 0.832690 -0.157967 -2.725072 -0.403490 -0.254026 0.926810 -1.814712 0.485902 0.508740 0.490956 1.204083 0.528135 -1.481684 -2.383168 -0.315751 0.694070
wb_dma_ch_pri_enc/wire_pri18_out 0.231790 -0.224641 -1.236323 2.204244 2.085380 0.338961 -0.780568 -2.228836 -2.161197 0.666723 -2.445939 1.357380 -1.080885 -0.855433 0.418143 0.818538 0.857162 0.193461 0.363196 1.470956
wb_dma_ch_sel/assign_156_req_p0 1.273848 0.979449 1.140277 0.028058 -1.646499 0.173458 2.265967 0.461503 0.211002 -3.439453 -0.217968 1.785594 -0.486705 -1.922960 0.416353 -0.980588 0.383762 2.575462 -2.541837 -1.530370
wb_dma_ch_rf/reg_ch_err 1.261722 1.975697 1.668792 2.414785 2.322996 0.566961 2.127598 -2.165337 -2.206973 -3.019466 -1.542686 2.298495 -0.414078 -0.997063 1.961387 1.636461 1.004782 1.962004 -1.114120 -0.603375
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.181322 0.028757 -1.124884 0.363389 0.498274 1.120939 1.257924 -1.747219 0.647322 -0.573445 0.321681 1.951481 -0.760676 -1.366676 -0.539669 1.400358 1.487451 2.026050 1.617122 0.329530
wb_dma_wb_slv/input_wb_addr_i 1.413279 2.187513 1.623017 -3.641319 -0.450858 -2.529110 -3.795336 1.483278 -2.361621 1.621318 -1.012303 -1.812725 1.678801 2.081129 0.970532 -4.791000 -1.611081 -5.051869 -4.598832 0.502060
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.271392 0.372672 -0.472020 1.025592 0.754290 -0.153443 -2.737315 -0.361980 -0.214801 0.991875 -1.774983 0.423561 0.514835 0.490970 1.199392 0.482184 -1.462850 -2.363152 -0.330302 0.695663
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.300542 0.392134 -0.465404 0.972493 0.785798 -0.199313 -2.803686 -0.380594 -0.188854 0.991220 -1.785436 0.433354 0.532804 0.500221 1.195436 0.472775 -1.528720 -2.414947 -0.344725 0.711379
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.269625 0.371766 -0.502149 1.039261 0.793480 -0.127308 -2.659518 -0.416289 -0.232770 0.945588 -1.807527 0.516346 0.478124 0.465064 1.171841 0.506972 -1.475467 -2.330851 -0.306537 0.659353
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -0.726999 2.579302 -1.682244 -3.970671 -0.553805 -0.237530 1.291104 -0.558505 0.595388 -0.874954 -1.917734 1.336431 -0.435368 -1.066683 -2.678592 1.584144 1.043432 3.050469 -1.332978 -0.036546
