Two-level clock gating circuit