<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='160' type='1'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='160'>// Expand the instruction into loadlinked/storeconditional; used</doc>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='400' c='_ZN12_GLOBAL__N_112AtomicExpand19tryExpandAtomicLoadEPN4llvm8LoadInstE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='568' c='_ZN12_GLOBAL__N_112AtomicExpand18tryExpandAtomicRMWEPN4llvm13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='1418' c='_ZN12_GLOBAL__N_112AtomicExpand22tryExpandAtomicCmpXchgEPN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11770' u='r' c='_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11782' u='r' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11784' u='r' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11800' u='r' c='_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14769' u='r' c='_ZNK4llvm17ARMTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14783' u='r' c='_ZNK4llvm17ARMTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='322' u='r' c='_ZNK4llvm21HexagonTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3178' u='r' c='_ZNK4llvm21HexagonTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
