$date
	Wed Jul  1 18:02:48 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FFD_PL $end
$var wire 1 ! Clock $end
$var wire 8 " D [7:0] $end
$var wire 1 # Enable $end
$var wire 1 $ Reset $end
$var wire 8 % ResetD [7:0] $end
$var reg 8 & Q [7:0] $end
$upscope $end
$scope module FULL_ADDER $end
$var wire 1 ' Ci $end
$var wire 8 ( Co [7:0] $end
$var wire 8 ) In1 [7:0] $end
$var wire 8 * In2 [7:0] $end
$var wire 8 + Out [7:0] $end
$upscope $end
$scope module UPCOUNTER_POSEDGE $end
$var wire 1 , Clock $end
$var wire 1 - Enable $end
$var wire 16 . Initial [15:0] $end
$var wire 1 / Reset $end
$var reg 16 0 Q [15:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 1 Clock $end
$var reg 1 2 Reset $end
$scope module arau $end
$var wire 1 3 Reset $end
$var wire 1 4 clk $end
$var wire 1 5 rWriteEnableME $end
$var wire 8 6 wA [7:0] $end
$var wire 9 7 wAluEX [8:0] $end
$var wire 9 8 wAluME [8:0] $end
$var wire 9 9 wAluWB [8:0] $end
$var wire 8 : wB [7:0] $end
$var wire 6 ; wBranchDirEX [5:0] $end
$var wire 6 < wBranchDirID [5:0] $end
$var wire 1 = wBranchEnableEX $end
$var wire 1 > wBranchEnableID $end
$var wire 3 ? wFlagA [2:0] $end
$var wire 3 @ wFlagB [2:0] $end
$var wire 8 A wIn1 [7:0] $end
$var wire 8 B wIn2 [7:0] $end
$var wire 8 C wInmEX [7:0] $end
$var wire 8 D wInmID [7:0] $end
$var wire 16 E wInstIF [15:0] $end
$var wire 10 F wJmpDirEX [9:0] $end
$var wire 10 G wJmpDirID [9:0] $end
$var wire 1 H wJmpEnableEX $end
$var wire 1 I wJmpEnableID $end
$var wire 10 J wMemDirEX [9:0] $end
$var wire 10 K wMemDirID [9:0] $end
$var wire 10 L wMemDirME [9:0] $end
$var wire 8 M wMemWB [7:0] $end
$var wire 6 N wOpCodeEX [5:0] $end
$var wire 6 O wOpCodeID [5:0] $end
$var wire 10 P wPC [9:0] $end
$var wire 10 Q wPC_Next [9:0] $end
$var wire 2 R wSelAEX [1:0] $end
$var wire 2 S wSelAID [1:0] $end
$var wire 2 T wSelAME [1:0] $end
$var wire 2 U wSelAWB [1:0] $end
$var wire 2 V wSelBEX [1:0] $end
$var wire 2 W wSelBID [1:0] $end
$var wire 2 X wSelBME [1:0] $end
$var wire 2 Y wSelBWB [1:0] $end
$var wire 1 Z wSelM1EX $end
$var wire 1 [ wSelM1ID $end
$var wire 1 \ wSelM2EX $end
$var wire 1 ] wSelM2ID $end
$var wire 1 ^ wWrEnableEX $end
$var wire 1 _ wWrEnableID $end
$var wire 1 ` wWritEnableEX $end
$var wire 1 a wWritEnableME $end
$scope module PC $end
$var wire 1 4 Clock $end
$var wire 10 b D [9:0] $end
$var wire 1 c Enable $end
$var wire 1 3 Reset $end
$var reg 10 d Q [9:0] $end
$upscope $end
$scope module ROM0 $end
$var wire 1 4 Clock $end
$var wire 10 e Ip [9:0] $end
$var reg 16 f Instr [15:0] $end
$upscope $end
$scope module ID0 $end
$var wire 6 g branchDir [5:0] $end
$var wire 3 h flagA [2:0] $end
$var wire 3 i flagB [2:0] $end
$var wire 16 j in [15:0] $end
$var wire 8 k inm [7:0] $end
$var wire 10 l jmpDir [9:0] $end
$var wire 10 m memDir [9:0] $end
$var wire 6 n opCode [5:0] $end
$var reg 1 o branchEnable $end
$var reg 1 p jmpEnable $end
$var reg 2 q selA [1:0] $end
$var reg 2 r selB [1:0] $end
$var reg 1 s selM1 $end
$var reg 1 t selM2 $end
$var reg 1 u wrEnable $end
$upscope $end
$scope module A $end
$var wire 1 4 Clock $end
$var wire 2 v Select [1:0] $end
$var wire 9 w iAlu [8:0] $end
$var wire 8 x iInm [7:0] $end
$var wire 8 y iMem [7:0] $end
$var reg 3 z oFlags [2:0] $end
$var reg 8 { oRPG [7:0] $end
$upscope $end
$scope module B $end
$var wire 1 4 Clock $end
$var wire 2 | Select [1:0] $end
$var wire 9 } iAlu [8:0] $end
$var wire 8 ~ iInm [7:0] $end
$var wire 8 !" iMem [7:0] $end
$var reg 3 "" oFlags [2:0] $end
$var reg 8 #" oRPG [7:0] $end
$upscope $end
$scope module IDEX0 $end
$var wire 1 4 Clock $end
$var wire 8 $" D [7:0] $end
$var wire 1 %" Enable $end
$var wire 1 3 Reset $end
$var reg 8 &" Q [7:0] $end
$upscope $end
$scope module IDEX10 $end
$var wire 1 4 Clock $end
$var wire 1 '" D $end
$var wire 1 (" Enable $end
$var wire 1 3 Reset $end
$var reg 1 )" Q $end
$upscope $end
$scope module IDEX20 $end
$var wire 1 4 Clock $end
$var wire 1 *" D $end
$var wire 1 +" Enable $end
$var wire 1 3 Reset $end
$var reg 1 ," Q $end
$upscope $end
$scope module IDEX2 $end
$var wire 1 4 Clock $end
$var wire 3 -" D [2:0] $end
$var wire 1 ." Enable $end
$var wire 1 3 Reset $end
$var reg 3 /" Q [2:0] $end
$upscope $end
$scope module IDEX3 $end
$var wire 1 4 Clock $end
$var wire 26 0" D [25:0] $end
$var wire 1 1" Enable $end
$var wire 1 3 Reset $end
$var reg 26 2" Q [25:0] $end
$upscope $end
$scope module IDEX4 $end
$var wire 1 4 Clock $end
$var wire 6 3" D [5:0] $end
$var wire 1 4" Enable $end
$var wire 1 3 Reset $end
$var reg 6 5" Q [5:0] $end
$upscope $end
$scope module MX1 $end
$var wire 8 6" In1 [7:0] $end
$var wire 8 7" In2 [7:0] $end
$var wire 1 Z Select $end
$var reg 8 8" Out [7:0] $end
$upscope $end
$scope module MX2 $end
$var wire 8 9" In1 [7:0] $end
$var wire 8 :" In2 [7:0] $end
$var wire 1 \ Select $end
$var reg 8 ;" Out [7:0] $end
$upscope $end
$scope module ALU0 $end
$var wire 8 <" in1 [7:0] $end
$var wire 8 =" in2 [7:0] $end
$var wire 6 >" opcode [5:0] $end
$var reg 9 ?" out [8:0] $end
$upscope $end
$scope module IDEX5 $end
$var wire 1 4 Clock $end
$var wire 4 @" D [3:0] $end
$var wire 1 A" Enable $end
$var wire 1 3 Reset $end
$var reg 4 B" Q [3:0] $end
$upscope $end
$scope module EXME0 $end
$var wire 1 4 Clock $end
$var wire 10 C" D [9:0] $end
$var wire 1 D" Enable $end
$var wire 1 3 Reset $end
$var reg 10 E" Q [9:0] $end
$upscope $end
$scope module EXME1 $end
$var wire 1 4 Clock $end
$var wire 9 F" D [8:0] $end
$var wire 1 G" Enable $end
$var wire 1 3 Reset $end
$var reg 9 H" Q [8:0] $end
$upscope $end
$scope module EXME2 $end
$var wire 1 4 Clock $end
$var wire 1 I" D $end
$var wire 1 J" Enable $end
$var wire 1 3 Reset $end
$var reg 1 K" Q $end
$upscope $end
$scope module RAM0 $end
$var wire 1 4 Clock $end
$var wire 10 L" iAddress [9:0] $end
$var wire 8 M" iDataIn [7:0] $end
$var wire 1 5 iWriteEnable $end
$var reg 8 N" oDataOut [7:0] $end
$upscope $end
$scope module EXME3 $end
$var wire 1 4 Clock $end
$var wire 4 O" D [3:0] $end
$var wire 1 P" Enable $end
$var wire 1 3 Reset $end
$var reg 4 Q" Q [3:0] $end
$upscope $end
$scope module MEMWB0 $end
$var wire 1 4 Clock $end
$var wire 9 R" D [8:0] $end
$var wire 1 S" Enable $end
$var wire 1 3 Reset $end
$var reg 9 T" Q [8:0] $end
$upscope $end
$scope module MEWB1 $end
$var wire 1 4 Clock $end
$var wire 4 U" D [3:0] $end
$var wire 1 V" Enable $end
$var wire 1 3 Reset $end
$var reg 4 W" Q [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx W"
1V"
bx U"
bx T"
1S"
bx R"
bx Q"
1P"
bx O"
bx N"
bx M"
bx L"
xK"
1J"
zI"
bx H"
1G"
bx F"
bx E"
1D"
bx C"
bx B"
1A"
b0 @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
14"
bx 3"
bx 2"
11"
bx 0"
bx /"
1."
b0 -"
x,"
1+"
1*"
x)"
1("
0'"
bx &"
1%"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
0u
1t
0s
b0 r
b0 q
0p
0o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
1c
bx b
xa
z`
0_
x^
1]
x\
0[
xZ
bx Y
bx X
b0 W
bx V
bx U
bx T
b0 S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
0I
xH
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
0>
x=
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
z5
04
x3
x2
01
bx 0
z/
bz .
z-
z,
bx +
bz *
bz )
bx (
z'
bx &
bz %
z$
z#
bz "
z!
$end
#5000
b0 ;"
b0 B
b0 ="
b0 ?"
b0 F"
b0 7
b0 M"
b0 ~
b0 x
b1 Q
b1 b
0Z
0\
0=
0H
0^
b0 C"
b0 J
b0 ;
b0 F
b0 V
b0 O"
b0 R
b0 L
b0 L"
b0 R"
b0 8
0a
b0 X
b0 U"
b0 T
b0 9
b0 w
b0 }
b0 Y
b0 |
b0 U
b0 v
b0 d
b0 P
b0 e
b0 &"
b0 C
b0 7"
b0 9"
0)"
0,"
b0 /"
b0 2"
b0 5"
b0 N
b0 >"
b0 B"
b0 E"
b0 H"
0K"
b0 Q"
b0 T"
b0 W"
b0 D
b0 k
b0 $"
b0 K
b0 m
b0 <
b0 g
b0 0"
b0 G
b0 l
b100101 O
b100101 n
b100101 3"
b1001010000000000 f
b1001010000000000 E
b1001010000000000 j
12
13
11
14
#10000
02
03
01
04
#15000
bx ;"
bx B
bx ="
za
1\
b10 Q
b10 b
zK"
b100101 5"
b100101 N
b100101 >"
1,"
b1 d
b1 P
b1 e
11
14
#20000
01
04
#25000
b11 Q
b11 b
0t
0*"
0]
1s
1'"
1[
b1 q
b100 @"
b1 S
b10 d
b10 P
b10 e
b11010 D
b11010 k
b11010 $"
b11010 K
b11010 m
b11010 <
b11010 g
b110100110100000011010 0"
b11010 G
b11010 l
b10 O
b10 n
b10 3"
b100000011010 f
b100000011010 E
b100000011010 j
11
14
#30000
01
04
#35000
b11010 ;"
b11010 B
b11010 ="
b11010 8"
b11010 A
b11010 <"
b11010 ?"
b11010 F"
b11010 7
b100 O"
b1 R
b11010 C"
b11010 J
b11010 ;
b11010 F
0\
1Z
b100 Q
b100 b
1t
1*"
1]
0s
0'"
0[
b0 q
b0 @"
b0 S
b100 B"
b10 5"
b10 N
b10 >"
b110100110100000011010 2"
0,"
1)"
b11010 &"
b11010 C
b11010 7"
b11010 9"
b11 d
b11 P
b11 e
b0 D
b0 k
b0 $"
b0 K
b0 m
b0 <
b0 g
b0 0"
b0 G
b0 l
b100101 O
b100101 n
b100101 3"
b1001010000000000 f
b1001010000000000 E
b1001010000000000 j
11
14
#40000
01
04
#45000
bx ;"
bx B
bx ="
bx 8"
bx A
bx <"
b0 ?"
b0 F"
b0 7
b11010 M"
b101 Q
b101 b
0Z
1\
b0 C"
b0 J
b0 ;
b0 F
b0 O"
b0 R
b11010 L
b11010 L"
b11010 R"
b11010 8
b100 U"
b1 T
b100 d
b100 P
b100 e
b0 &"
b0 C
b0 7"
b0 9"
0)"
1,"
b0 2"
b100101 5"
b100101 N
b100101 >"
b0 B"
b11010 E"
b11010 H"
b100 Q"
11
14
#50000
01
04
#55000
b11010 ~
b11010 x
b0 M"
b1 U
b1 v
b11010 9
b11010 w
b11010 }
b0 U"
b0 T
b0 R"
b0 8
b0 L
b0 L"
b110 Q
b110 b
b100 W"
b11010 T"
b0 Q"
b0 H"
b0 E"
b101 d
b101 P
b101 e
11
14
#60000
01
04
#65000
b11010 8"
b11010 A
b11010 <"
b0 ~
b0 x
b111 Q
b111 b
b0 9
b0 w
b0 }
b0 U
b0 v
0t
0*"
0]
1s
1'"
1[
b1 r
b1 @"
b1 W
b110 d
b110 P
b110 e
b100 z
b100 ?
b100 h
b11010 {
b11010 6
b11010 6"
b0 T"
b0 W"
b101100 D
b101100 k
b101100 $"
b101100 K
b101100 m
b101100 <
b101100 g
b1011001011000000101100 0"
b101100 G
b101100 l
b11 O
b11 n
b11 3"
b110000101100 f
b110000101100 E
b110000101100 j
11
14
#70000
01
04
#75000
b101100 ;"
b101100 B
b101100 ="
b101100 8"
b101100 A
b101100 <"
b101100 ?"
b101100 F"
b101100 7
b1 O"
b1 V
b101100 C"
b101100 J
b101100 ;
b101100 F
0\
1Z
b1000 Q
b1000 b
1t
1*"
1]
0s
0'"
0[
b0 r
b0 @"
b0 W
b1 B"
b11 5"
b11 N
b11 >"
b1011001011000000101100 2"
0,"
1)"
b101100 &"
b101100 C
b101100 7"
b101100 9"
b111 d
b111 P
b111 e
b0 D
b0 k
b0 $"
b0 K
b0 m
b0 <
b0 g
b0 0"
b0 G
b0 l
b100101 O
b100101 n
b100101 3"
b1001010000000000 f
b1001010000000000 E
b1001010000000000 j
11
14
#80000
01
04
#85000
bx ;"
bx B
bx ="
b11010 8"
b11010 A
b11010 <"
b0 ?"
b0 F"
b0 7
b101100 M"
b1001 Q
b1001 b
0Z
1\
b0 C"
b0 J
b0 ;
b0 F
b0 O"
b0 V
b101100 L
b101100 L"
b101100 R"
b101100 8
b1 U"
b1 X
b1000 d
b1000 P
b1000 e
b0 &"
b0 C
b0 7"
b0 9"
0)"
1,"
b0 2"
b100101 5"
b100101 N
b100101 >"
b0 B"
b101100 E"
b101100 H"
b1 Q"
11
14
#90000
01
04
#95000
b101100 ~
b101100 x
b0 M"
b1 Y
b1 |
b101100 9
b101100 w
b101100 }
b0 U"
b0 X
b0 R"
b0 8
b0 L
b0 L"
b1010 Q
b1010 b
b1 W"
b101100 T"
b0 Q"
b0 H"
b0 E"
b1001 d
b1001 P
b1001 e
11
14
#100000
01
04
#105000
b101100 ;"
b101100 B
b101100 ="
b0 ~
b0 x
b1011 Q
b1011 b
b0 9
b0 w
b0 }
b0 Y
b0 |
b10 q
b1000 @"
b10 S
b1010 d
b1010 P
b1010 e
b100 ""
b100 @
b100 i
b101100 #"
b101100 :
b101100 :"
b0 T"
b0 W"
b110 O
b110 n
b110 3"
b1100000000000 f
b1100000000000 E
b1100000000000 j
11
14
#110000
01
04
#115000
b1000110 ?"
b1000110 F"
b1000110 7
b1000 O"
b10 R
b1100 Q
b1100 b
b0 q
b0 @"
b0 S
b1000 B"
b110 5"
b110 N
b110 >"
b1011 d
b1011 P
b1011 e
b100101 O
b100101 n
b100101 3"
b1001010000000000 f
b1001010000000000 E
b1001010000000000 j
11
14
#120000
01
04
#125000
b0 ?"
b0 F"
b0 7
b1000110 M"
b1101 Q
b1101 b
b0 O"
b0 R
b1000110 R"
b1000110 8
b1000 U"
b10 T
b1100 d
b1100 P
b1100 e
b100101 5"
b100101 N
b100101 >"
b0 B"
b1000110 H"
b1000 Q"
11
14
#130000
01
04
#135000
b1000110 ~
b1000110 x
b0 M"
b10 U
b10 v
b1000110 9
b1000110 w
b1000110 }
b0 U"
b0 T
b0 R"
b0 8
b1110 Q
b1110 b
b1000 W"
b1000110 T"
b0 Q"
b0 H"
b1101 d
b1101 P
b1101 e
11
14
#140000
01
04
#145000
b1000110 8"
b1000110 A
b1000110 <"
b0 ~
b0 x
b1111 Q
b1111 b
b0 9
b0 w
b0 }
b0 U
b0 v
1u
b100 -"
1_
0t
0*"
0]
b1110 d
b1110 P
b1110 e
b1000110 {
b1000110 6
b1000110 6"
b0 T"
b0 W"
b100000000 K
b100000000 m
b1000000000000000100000000 0"
b100000000 G
b100000000 l
b100 O
b100 n
b100 3"
b1000100000000 f
b1000100000000 E
b1000100000000 j
11
14
#150000
01
04
#155000
b0 ;"
b0 B
b0 ="
b1000110 ?"
b1000110 F"
b1000110 7
b100000000 C"
b100000000 J
b100000000 F
1^
0\
b10000 Q
b10000 b
0u
b0 -"
0_
1t
1*"
1]
b100 5"
b100 N
b100 >"
b1000000000000000100000000 2"
b100 /"
0,"
b1111 d
b1111 P
b1111 e
b0 K
b0 m
b0 0"
b0 G
b0 l
b100101 O
b100101 n
b100101 3"
b1001010000000000 f
b1001010000000000 E
b1001010000000000 j
11
14
#160000
01
04
#165000
b101100 ;"
b101100 B
b101100 ="
b0 ?"
b0 F"
b0 7
b1000110 M"
b10001 Q
b10001 b
1\
0^
b0 C"
b0 J
b0 F
b100000000 L
b100000000 L"
b1000110 R"
b1000110 8
b10000 d
b10000 P
b10000 e
1,"
b0 /"
b0 2"
b100101 5"
b100101 N
b100101 >"
b100000000 E"
b1000110 H"
11
14
#170000
01
04
#175000
b1000110 ~
b1000110 x
b0 M"
b1000110 9
b1000110 w
b1000110 }
b0 R"
b0 8
b0 L
b0 L"
b10010 Q
b10010 b
b1000110 T"
b0 H"
b0 E"
b10001 d
b10001 P
b10001 e
11
14
#180000
01
04
#185000
b0 ~
b0 x
b10011 Q
b10011 b
b0 9
b0 w
b0 }
1p
b10 -"
1I
b10010 d
b10010 P
b10010 e
b0 T"
b11 D
b11 k
b11 $"
b11 K
b11 m
b11 <
b11 g
b110000110000000011 0"
b11 G
b11 l
b11000 O
b11000 n
b11000 3"
b110000000000011 f
b110000000000011 E
b110000000000011 j
11
14
#190000
01
04
#195000
b11 C"
b11 J
b11 ;
b11 F
1H
b10100 Q
b10100 b
0p
b0 -"
0I
b11000 5"
b11000 N
b11000 >"
b110000110000000011 2"
b10 /"
b11 &"
b11 C
b11 7"
b11 9"
b10011 d
b10011 P
b10011 e
b0 D
b0 k
b0 $"
b0 K
b0 m
b0 <
b0 g
b0 0"
b0 G
b0 l
b100101 O
b100101 n
b100101 3"
b1001010000000000 f
b1001010000000000 E
b1001010000000000 j
11
14
#200000
01
04
#205000
b10101 Q
b10101 b
0H
b0 C"
b0 J
b0 ;
b0 F
b11 L
b11 L"
b10100 d
b10100 P
b10100 e
b0 &"
b0 C
b0 7"
b0 9"
b0 /"
b0 2"
b100101 5"
b100101 N
b100101 >"
b11 E"
11
14
#210000
01
04
