{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730235317385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730235317385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 23:55:17 2024 " "Processing started: Tue Oct 29 23:55:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730235317385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235317385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235317385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730235317808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730235317808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/pim_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/pim_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pim_controller " "Found entity 1: pim_controller" {  } { { "../pim_controller.sv" "" { Text "E:/Thesis/FInal/pim_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235327013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.sv" "" { Text "E:/Thesis/FInal/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235327015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327015 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "onehot ../FemtoRV32IM.v(54) " "Unrecognized synthesis attribute \"onehot\" at ../FemtoRV32IM.v(54)" {  } { { "../FemtoRV32IM.v" "" { Text "E:/Thesis/FInal/FemtoRV32IM.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327016 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "onehot ../FemtoRV32IM.v(392) " "Unrecognized synthesis attribute \"onehot\" at ../FemtoRV32IM.v(392)" {  } { { "../FemtoRV32IM.v" "" { Text "E:/Thesis/FInal/FemtoRV32IM.v" 392 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327017 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../FemtoRV32IM.v(431) " "Unrecognized synthesis attribute \"parallel_case\" at ../FemtoRV32IM.v(431)" {  } { { "../FemtoRV32IM.v" "" { Text "E:/Thesis/FInal/FemtoRV32IM.v" 431 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/femtorv32im.v 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/femtorv32im.v" { { "Info" "ISGN_ENTITY_NAME" "1 FemtoRV32IM " "Found entity 1: FemtoRV32IM" {  } { { "../FemtoRV32IM.v" "" { Text "E:/Thesis/FInal/FemtoRV32IM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235327017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/ram_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/ram_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_controller_tb " "Found entity 1: ram_controller_tb" {  } { { "../ram_controller_tb.sv" "" { Text "E:/Thesis/FInal/ram_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235327018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/thesis/final/ram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /thesis/final/ram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_controller " "Found entity 1: ram_controller" {  } { { "../ram_controller.sv" "" { Text "E:/Thesis/FInal/ram_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235327020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1_IP " "Found entity 1: RAM1_IP" {  } { { "RAM1_IP.v" "" { Text "E:/Thesis/FInal/Controller/RAM1_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730235327021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pim_controller " "Elaborating entity \"pim_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730235327061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_controller ram_controller:ram_controller_inst " "Elaborating entity \"ram_controller\" for hierarchy \"ram_controller:ram_controller_inst\"" {  } { { "../pim_controller.sv" "ram_controller_inst" { Text "E:/Thesis/FInal/pim_controller.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730235327073 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ram_controller.sv(106) " "SystemVerilog warning at ram_controller.sv(106): unique or priority keyword makes case statement complete" {  } { { "../ram_controller.sv" "" { Text "E:/Thesis/FInal/ram_controller.sv" 106 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1730235327074 "|pim_controller|ram_controller:ram_controller_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730235327545 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730235327734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730235327854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730235327854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "429 " "Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "173 " "Implemented 173 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730235327910 ""} { "Info" "ICUT_CUT_TM_OPINS" "116 " "Implemented 116 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730235327910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730235327910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730235327910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730235327922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 23:55:27 2024 " "Processing ended: Tue Oct 29 23:55:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730235327922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730235327922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730235327922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730235327922 ""}
