{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 22:28:49 2024 " "Info: Processing started: Wed Feb 14 22:28:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a13~porta_address_reg0 memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|q_a\[13\] 279.33 MHz 3.58 ns Internal " "Info: Clock \"clk\" has Internal fmax of 279.33 MHz between source memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a13~porta_address_reg0\" and destination memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|q_a\[13\]\" (period= 3.58 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a13~porta_address_reg0 1 MEM M4K_X8_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y14; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a13~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 295 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|q_a\[13\] 2 MEM M4K_X8_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X8_Y14; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|q_a\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.341 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 244 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 244; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.472 ns) 2.341 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|q_a\[13\] 3 MEM M4K_X8_Y14 1 " "Info: 3: + IC(0.672 ns) + CELL(0.472 ns) = 2.341 ns; Loc. = M4K_X8_Y14; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|q_a\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.64 % ) " "Info: Total cell delay = 1.326 ns ( 56.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.36 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.350 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 244 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 244; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a13~porta_address_reg0 3 MEM M4K_X8_Y14 2 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X8_Y14; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a13~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 295 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 295 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 295 2 0 } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 32 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a3~porta_address_reg3 address\[11\] clk 6.665 ns memory " "Info: tsu for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a3~porta_address_reg3\" (data pin = \"address\[11\]\", clock pin = \"clk\") is 6.665 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.993 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns address\[11\] 1 PIN PIN_D12 37 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D12; Fanout = 37; PIN Node = 'address\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 200 120 288 216 "address\[11..0\]" "" } { -64 672 757 -48 "address\[10..0\]" "" } { 24 672 757 40 "address\[10..0\]" "" } { -48 344 408 -32 "address\[11\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.027 ns) + CELL(0.366 ns) 6.230 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~3 2 COMB LCCOMB_X6_Y15_N18 8 " "Info: 2: + IC(5.027 ns) + CELL(0.366 ns) = 6.230 ns; Loc. = LCCOMB_X6_Y15_N18; Fanout = 8; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.393 ns" { address[11] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.660 ns) + CELL(0.103 ns) 8.993 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a3~porta_address_reg3 3 MEM M4K_X32_Y10 2 " "Info: 3: + IC(2.660 ns) + CELL(0.103 ns) = 8.993 ns; Loc. = M4K_X32_Y10; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a3~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~3 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 14.52 % ) " "Info: Total cell delay = 1.306 ns ( 14.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.687 ns ( 85.48 % ) " "Info: Total interconnect delay = 7.687 ns ( 85.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.993 ns" { address[11] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~3 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.993 ns" { address[11] {} address[11]~combout {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~3 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 {} } { 0.000ns 0.000ns 5.027ns 2.660ns } { 0.000ns 0.837ns 0.366ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 95 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.350 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 244 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 244; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a3~porta_address_reg3 3 MEM M4K_X32_Y10 2 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X32_Y10; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a3~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.993 ns" { address[11] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~3 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.993 ns" { address[11] {} address[11]~combout {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~3 {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 {} } { 0.000ns 0.000ns 5.027ns 2.660ns } { 0.000ns 0.837ns 0.366ns 0.103ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3~porta_address_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out\[1\] lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[1\] 7.557 ns memory " "Info: tco from clock \"clk\" to destination pin \"data_out\[1\]\" through memory \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[1\]\" is 7.557 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.323 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 244 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 244; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.472 ns) 2.323 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[1\] 3 MEM M4K_X20_Y9 1 " "Info: 3: + IC(0.654 ns) + CELL(0.472 ns) = 2.323 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 57.08 % ) " "Info: Total cell delay = 1.326 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 42.92 % ) " "Info: Total interconnect delay = 0.997 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.098 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[1\] 1 MEM M4K_X20_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.228 ns) 1.487 ns lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[1\]~13 2 COMB LCCOMB_X9_Y12_N8 1 " "Info: 2: + IC(1.208 ns) + CELL(0.228 ns) = 1.487 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[1\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(1.942 ns) 5.098 ns data_out\[1\] 3 PIN PIN_H14 0 " "Info: 3: + IC(1.669 ns) + CELL(1.942 ns) = 5.098 ns; Loc. = PIN_H14; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.611 ns" { lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]~13 data_out[1] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 280 120 296 296 "data_out\[14..0\]" "" } { 184 856 942 200 "data_out\[14..0\]" "" } { 312 856 942 328 "data_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.221 ns ( 43.57 % ) " "Info: Total cell delay = 2.221 ns ( 43.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.877 ns ( 56.43 % ) " "Info: Total interconnect delay = 2.877 ns ( 56.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]~13 data_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] {} lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]~13 {} data_out[1] {} } { 0.000ns 1.208ns 1.669ns } { 0.051ns 0.228ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]~13 data_out[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] {} lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]~13 {} data_out[1] {} } { 0.000ns 1.208ns 1.669ns } { 0.051ns 0.228ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "address\[11\] data_out\[10\] 9.345 ns Longest " "Info: Longest tpd from source pin \"address\[11\]\" to destination pin \"data_out\[10\]\" is 9.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns address\[11\] 1 PIN PIN_D12 37 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D12; Fanout = 37; PIN Node = 'address\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 200 120 288 216 "address\[11..0\]" "" } { -64 672 757 -48 "address\[10..0\]" "" } { 24 672 757 40 "address\[10..0\]" "" } { -48 344 408 -32 "address\[11\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.507 ns) + CELL(0.366 ns) 5.710 ns lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[10\]~4 2 COMB LCCOMB_X9_Y12_N24 1 " "Info: 2: + IC(4.507 ns) + CELL(0.366 ns) = 5.710 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 1; COMB Node = 'lpm_bustri1:inst8\|lpm_bustri:lpm_bustri_component\|dout\[10\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { address[11] lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[10]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(1.952 ns) 9.345 ns data_out\[10\] 3 PIN PIN_E14 0 " "Info: 3: + IC(1.683 ns) + CELL(1.952 ns) = 9.345 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'data_out\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[10]~4 data_out[10] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 280 120 296 296 "data_out\[14..0\]" "" } { 184 856 942 200 "data_out\[14..0\]" "" } { 312 856 942 328 "data_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.155 ns ( 33.76 % ) " "Info: Total cell delay = 3.155 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.190 ns ( 66.24 % ) " "Info: Total interconnect delay = 6.190 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.345 ns" { address[11] lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[10]~4 data_out[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.345 ns" { address[11] {} address[11]~combout {} lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[10]~4 {} data_out[10] {} } { 0.000ns 0.000ns 4.507ns 1.683ns } { 0.000ns 0.837ns 0.366ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_datain_reg1 data_in\[8\] clk -2.423 ns memory " "Info: th for memory \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_datain_reg1\" (data pin = \"data_in\[8\]\", clock pin = \"clk\") is -2.423 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.336 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 244 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 244; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 152 120 288 168 "clk" "" } { 24 400 448 40 "clk" "" } { 184 512 560 200 "clk" "" } { 360 512 560 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.481 ns) 2.336 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_datain_reg1 3 MEM M4K_X8_Y7 1 " "Info: 3: + IC(0.658 ns) + CELL(0.481 ns) = 2.336 ns; Loc. = M4K_X8_Y7; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.15 % ) " "Info: Total cell delay = 1.335 ns ( 57.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 42.85 % ) " "Info: Total interconnect delay = 1.001 ns ( 42.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.336 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.962 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns data_in\[8\] 1 PIN PIN_T14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T14; Fanout = 1; PIN Node = 'data_in\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[8] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 224 120 288 240 "data_in\[14..0\]" "" } { 312 464 560 328 "data_in\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.049 ns) + CELL(0.096 ns) 4.962 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_datain_reg1 2 MEM M4K_X8_Y7 1 " "Info: 2: + IC(4.049 ns) + CELL(0.096 ns) = 4.962 ns; Loc. = M4K_X8_Y7; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.145 ns" { data_in[8] lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.913 ns ( 18.40 % ) " "Info: Total cell delay = 0.913 ns ( 18.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.049 ns ( 81.60 % ) " "Info: Total interconnect delay = 4.049 ns ( 81.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { data_in[8] lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { data_in[8] {} data_in[8]~combout {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 4.049ns } { 0.000ns 0.817ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.336 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { data_in[8] lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.962 ns" { data_in[8] {} data_in[8]~combout {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 4.049ns } { 0.000ns 0.817ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 22:28:50 2024 " "Info: Processing ended: Wed Feb 14 22:28:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
