TimeQuest Timing Analyzer report for RAMCore2
Sat Jun 08 20:47:28 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk12M'
 14. Slow 1200mV 85C Model Setup: 'SW[0]'
 15. Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'SW[0]'
 17. Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk12M'
 20. Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'SW[0]'
 22. Slow 1200mV 85C Model Recovery: 'clk12M'
 23. Slow 1200mV 85C Model Removal: 'SW[0]'
 24. Slow 1200mV 85C Model Removal: 'clk12M'
 25. Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk12M'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'clk12M'
 44. Slow 1200mV 0C Model Setup: 'SW[0]'
 45. Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'SW[0]'
 47. Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'clk12M'
 50. Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'SW[0]'
 52. Slow 1200mV 0C Model Recovery: 'clk12M'
 53. Slow 1200mV 0C Model Removal: 'SW[0]'
 54. Slow 1200mV 0C Model Removal: 'clk12M'
 55. Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'clk12M'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Slow 1200mV 0C Model Metastability Report
 66. Fast 1200mV 0C Model Setup Summary
 67. Fast 1200mV 0C Model Hold Summary
 68. Fast 1200mV 0C Model Recovery Summary
 69. Fast 1200mV 0C Model Removal Summary
 70. Fast 1200mV 0C Model Minimum Pulse Width Summary
 71. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Setup: 'clk12M'
 73. Fast 1200mV 0C Model Setup: 'SW[0]'
 74. Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Hold: 'SW[0]'
 76. Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Hold: 'clk12M'
 79. Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Recovery: 'SW[0]'
 81. Fast 1200mV 0C Model Recovery: 'clk12M'
 82. Fast 1200mV 0C Model Removal: 'SW[0]'
 83. Fast 1200mV 0C Model Removal: 'clk12M'
 84. Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'clk12M'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Fast 1200mV 0C Model Metastability Report
 95. Multicorner Timing Analysis Summary
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Board Trace Model Assignments
101. Input Transition Times
102. Slow Corner Signal Integrity Metrics
103. Fast Corner Signal Integrity Metrics
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths
111. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RAMCore2                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; clk12M                                              ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { clk12M }                                              ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 39.729   ; 25.17 MHz  ; 0.000 ; 19.864  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0]   ; { CLK25|altpll_component|auto_generated|pll1|clk[0] }   ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1280.000 ; 0.78 MHz   ; 0.000 ; 640.000 ; 50.00      ; 64        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; SW[0]                                               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SW[0] }                                               ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 47.84 MHz ; 47.84 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 99.8 MHz  ; 99.8 MHz        ; clk12M                                            ;      ;
; 212.4 MHz ; 212.4 MHz       ; SW[0]                                             ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -13.445 ; -1246.232     ;
; clk12M                                              ; -6.026  ; -1010.029     ;
; SW[0]                                               ; -4.619  ; -1238.016     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.364   ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -3.088 ; -237.876      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.620 ; -0.620        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.405  ; 0.000         ;
; clk12M                                              ; 0.438  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.963 ; -150.860      ;
; SW[0]                                             ; -1.418 ; -15.288       ;
; clk12M                                            ; -1.133 ; -13.128       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -4.457 ; -90.989       ;
; clk12M                                            ; -0.326 ; -1.304        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 1.320  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -1119.092     ;
; clk12M                                              ; -2.174  ; -385.232      ;
; CLOCK_50                                            ; 9.824   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.622  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.753 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -13.445 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.964     ; 7.417      ;
; -13.310 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.788     ; 8.458      ;
; -13.281 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 7.256      ;
; -13.281 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 7.256      ;
; -13.279 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 7.254      ;
; -13.278 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 7.253      ;
; -13.202 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.555     ; 7.583      ;
; -13.161 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 8.312      ;
; -13.159 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 8.310      ;
; -13.158 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 8.309      ;
; -13.157 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 8.308      ;
; -13.138 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 7.113      ;
; -13.136 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 7.111      ;
; -13.086 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.467     ; 7.555      ;
; -13.038 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.552     ; 7.422      ;
; -13.038 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.552     ; 7.422      ;
; -13.036 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.552     ; 7.420      ;
; -13.035 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.552     ; 7.419      ;
; -13.031 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.167     ; 7.800      ;
; -13.011 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 6.986      ;
; -13.003 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 8.154      ;
; -13.001 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 8.152      ;
; -12.978 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.500     ; 8.414      ;
; -12.961 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 6.936      ;
; -12.960 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 6.935      ;
; -12.922 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 7.394      ;
; -12.922 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 7.394      ;
; -12.920 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 7.392      ;
; -12.919 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 7.391      ;
; -12.911 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.961     ; 7.886      ;
; -12.897 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.330     ; 7.503      ;
; -12.895 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.552     ; 7.279      ;
; -12.893 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.552     ; 7.277      ;
; -12.882 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.164     ; 7.654      ;
; -12.880 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.164     ; 7.652      ;
; -12.879 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.164     ; 7.651      ;
; -12.878 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.164     ; 7.650      ;
; -12.876 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 8.027      ;
; -12.841 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 7.992      ;
; -12.838 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 7.989      ;
; -12.828 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.306     ; 8.458      ;
; -12.822 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.456     ; 8.302      ;
; -12.817 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 6.792      ;
; -12.814 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 8.253      ;
; -12.814 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 8.253      ;
; -12.812 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 8.251      ;
; -12.811 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 8.250      ;
; -12.810 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.855     ; 7.891      ;
; -12.808 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.869     ; 7.875      ;
; -12.800 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.651     ; 7.085      ;
; -12.782 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.403     ; 8.315      ;
; -12.781 ; RAMs_drive:RAM_controller|Parity_register[168] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.552     ; 8.165      ;
; -12.779 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 7.251      ;
; -12.777 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 7.249      ;
; -12.772 ; RAMs_drive:RAM_controller|Parity_register[73]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.211     ; 7.497      ;
; -12.768 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.552     ; 7.152      ;
; -12.766 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.025     ; 7.677      ;
; -12.762 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.958     ; 7.740      ;
; -12.760 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.958     ; 7.738      ;
; -12.759 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.958     ; 7.737      ;
; -12.758 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.958     ; 7.736      ;
; -12.746 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.816     ; 7.866      ;
; -12.743 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.740     ; 7.939      ;
; -12.734 ; RAMs_drive:RAM_controller|Parity_register[7]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.381     ; 7.289      ;
; -12.733 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.327     ; 7.342      ;
; -12.733 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.327     ; 7.342      ;
; -12.731 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.327     ; 7.340      ;
; -12.730 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.327     ; 7.339      ;
; -12.724 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.164     ; 7.496      ;
; -12.723 ; RAMs_drive:RAM_controller|Parity_register[126] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.440     ; 7.219      ;
; -12.722 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.164     ; 7.494      ;
; -12.719 ; RAMs_drive:RAM_controller|Parity_register[73]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.158     ; 7.497      ;
; -12.718 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.552     ; 7.102      ;
; -12.717 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.552     ; 7.101      ;
; -12.694 ; RAMs_drive:RAM_controller|Parity_register[98]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.063     ; 7.567      ;
; -12.694 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.336     ; 8.294      ;
; -12.682 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.785     ; 7.833      ;
; -12.679 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.961     ; 6.654      ;
; -12.679 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.303     ; 8.312      ;
; -12.677 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.303     ; 8.310      ;
; -12.676 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.303     ; 8.309      ;
; -12.675 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.303     ; 8.308      ;
; -12.673 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.453     ; 8.156      ;
; -12.671 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 8.110      ;
; -12.671 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.453     ; 8.154      ;
; -12.670 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.453     ; 8.153      ;
; -12.669 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.497     ; 8.108      ;
; -12.669 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.453     ; 8.152      ;
; -12.668 ; RAMs_drive:RAM_controller|Parity_register[66]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.058     ; 8.546      ;
; -12.661 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.852     ; 7.745      ;
; -12.659 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.510     ; 7.085      ;
; -12.659 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.866     ; 7.729      ;
; -12.659 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.852     ; 7.743      ;
; -12.658 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.852     ; 7.742      ;
; -12.657 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.866     ; 7.727      ;
; -12.657 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.852     ; 7.741      ;
; -12.656 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.866     ; 7.726      ;
; -12.655 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.866     ; 7.725      ;
; -12.652 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.464     ; 7.124      ;
; -12.652 ; RAMs_drive:RAM_controller|Parity_register[66]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.042     ; 8.546      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk12M'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.026 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.871     ; 2.673      ;
; -6.026 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.871     ; 2.673      ;
; -6.024 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.866     ; 2.676      ;
; -5.990 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.873     ; 2.635      ;
; -5.990 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.873     ; 2.635      ;
; -5.988 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.868     ; 2.638      ;
; -5.937 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.870     ; 2.585      ;
; -5.937 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.870     ; 2.585      ;
; -5.935 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.865     ; 2.588      ;
; -5.919 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.871     ; 2.566      ;
; -5.919 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.871     ; 2.566      ;
; -5.917 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.866     ; 2.569      ;
; -5.897 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.870     ; 2.545      ;
; -5.897 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.870     ; 2.545      ;
; -5.895 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.865     ; 2.548      ;
; -5.886 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.661     ; 3.243      ;
; -5.886 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.661     ; 3.243      ;
; -5.884 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.656     ; 3.246      ;
; -5.880 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.872     ; 2.526      ;
; -5.880 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.872     ; 2.526      ;
; -5.878 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.867     ; 2.529      ;
; -5.873 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.879     ; 2.512      ;
; -5.873 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.879     ; 2.512      ;
; -5.871 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.874     ; 2.515      ;
; -5.868 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.654     ; 3.232      ;
; -5.868 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.654     ; 3.232      ;
; -5.866 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.649     ; 3.235      ;
; -5.861 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.154     ; 2.225      ;
; -5.854 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.659     ; 3.213      ;
; -5.854 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.659     ; 3.213      ;
; -5.852 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.654     ; 3.216      ;
; -5.833 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.877     ; 2.474      ;
; -5.833 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.877     ; 2.474      ;
; -5.832 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.872     ; 2.478      ;
; -5.832 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.872     ; 2.478      ;
; -5.831 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.872     ; 2.477      ;
; -5.830 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.867     ; 2.481      ;
; -5.821 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.879     ; 2.460      ;
; -5.821 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.879     ; 2.460      ;
; -5.819 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.874     ; 2.463      ;
; -5.816 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.664     ; 3.170      ;
; -5.816 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.664     ; 3.170      ;
; -5.814 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.659     ; 3.173      ;
; -5.812 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.659     ; 3.171      ;
; -5.812 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.659     ; 3.171      ;
; -5.812 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 3.173      ;
; -5.812 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 3.173      ;
; -5.810 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.654     ; 3.174      ;
; -5.810 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.652     ; 3.176      ;
; -5.801 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.871     ; 2.448      ;
; -5.801 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.871     ; 2.448      ;
; -5.799 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.866     ; 2.451      ;
; -5.787 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.880     ; 2.425      ;
; -5.787 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.880     ; 2.425      ;
; -5.785 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.875     ; 2.428      ;
; -5.764 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.645     ; 3.137      ;
; -5.764 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.645     ; 3.137      ;
; -5.762 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.640     ; 3.140      ;
; -5.759 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.527     ; 3.250      ;
; -5.759 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.527     ; 3.250      ;
; -5.759 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.877     ; 2.400      ;
; -5.759 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.877     ; 2.400      ;
; -5.757 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.522     ; 3.253      ;
; -5.757 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.872     ; 2.403      ;
; -5.743 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.526     ; 3.235      ;
; -5.743 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.526     ; 3.235      ;
; -5.741 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.521     ; 3.238      ;
; -5.737 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.880     ; 2.375      ;
; -5.737 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.880     ; 2.375      ;
; -5.736 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.533     ; 3.221      ;
; -5.736 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.533     ; 3.221      ;
; -5.735 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.875     ; 2.378      ;
; -5.735 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.880     ; 2.373      ;
; -5.735 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.880     ; 2.373      ;
; -5.734 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.528     ; 3.224      ;
; -5.733 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.875     ; 2.376      ;
; -5.712 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 3.073      ;
; -5.712 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 3.073      ;
; -5.712 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -4.145     ; 2.085      ;
; -5.710 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.652     ; 3.076      ;
; -5.708 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.659     ; 3.067      ;
; -5.708 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.659     ; 3.067      ;
; -5.706 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.654     ; 3.070      ;
; -5.705 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 3.066      ;
; -5.705 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 3.066      ;
; -5.705 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -4.017     ; 2.206      ;
; -5.703 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.652     ; 3.069      ;
; -5.693 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.654     ; 3.057      ;
; -5.693 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.654     ; 3.057      ;
; -5.691 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.649     ; 3.060      ;
; -5.689 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.874     ; 2.333      ;
; -5.689 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.874     ; 2.333      ;
; -5.687 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.869     ; 2.336      ;
; -5.684 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.652     ; 3.050      ;
; -5.684 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.652     ; 3.050      ;
; -5.684 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.655     ; 3.047      ;
; -5.684 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.655     ; 3.047      ;
; -5.683 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 3.044      ;
; -5.683 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.657     ; 3.044      ;
; -5.683 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.655     ; 3.046      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[0]'                                                                                                                                       ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.619 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[227] ; clk12M       ; SW[0]       ; 1.000        ; 1.194      ; 5.799      ;
; -4.617 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M       ; SW[0]       ; 1.000        ; 1.197      ; 5.803      ;
; -4.586 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.114      ; 5.802      ;
; -4.543 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.002      ; 6.424      ;
; -4.540 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[217] ; clk12M       ; SW[0]       ; 1.000        ; 1.520      ; 6.156      ;
; -4.536 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.513      ; 6.159      ;
; -4.517 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[227] ; clk12M       ; SW[0]       ; 1.000        ; 1.194      ; 5.697      ;
; -4.515 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M       ; SW[0]       ; 1.000        ; 1.197      ; 5.701      ;
; -4.499 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.504      ; 8.683      ;
; -4.484 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.114      ; 5.700      ;
; -4.474 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M       ; SW[0]       ; 0.500        ; 1.866      ; 6.061      ;
; -4.471 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M       ; SW[0]       ; 1.000        ; 1.623      ; 6.194      ;
; -4.469 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M       ; SW[0]       ; 0.500        ; 1.882      ; 6.061      ;
; -4.463 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M       ; SW[0]       ; 1.000        ; 1.625      ; 6.194      ;
; -4.459 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.002      ; 6.340      ;
; -4.456 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M       ; SW[0]       ; 1.000        ; 1.595      ; 6.160      ;
; -4.455 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.598      ; 6.158      ;
; -4.455 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M       ; SW[0]       ; 1.000        ; 1.639      ; 6.194      ;
; -4.455 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[179] ; clk12M       ; SW[0]       ; 1.000        ; 1.634      ; 6.197      ;
; -4.455 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[178] ; clk12M       ; SW[0]       ; 1.000        ; 1.630      ; 6.195      ;
; -4.450 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[188] ; clk12M       ; SW[0]       ; 1.000        ; 1.485      ; 6.026      ;
; -4.438 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[217] ; clk12M       ; SW[0]       ; 1.000        ; 1.520      ; 6.054      ;
; -4.434 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.513      ; 6.057      ;
; -4.429 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[85]  ; clk12M       ; SW[0]       ; 1.000        ; 1.499      ; 6.150      ;
; -4.411 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[227] ; clk12M       ; SW[0]       ; 1.000        ; 1.194      ; 5.591      ;
; -4.409 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M       ; SW[0]       ; 1.000        ; 1.197      ; 5.595      ;
; -4.405 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[227] ; clk12M       ; SW[0]       ; 1.000        ; 1.194      ; 5.585      ;
; -4.403 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[120] ; clk12M       ; SW[0]       ; 0.500        ; 1.992      ; 6.107      ;
; -4.403 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M       ; SW[0]       ; 1.000        ; 1.197      ; 5.589      ;
; -4.398 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.504      ; 8.582      ;
; -4.395 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M       ; SW[0]       ; 0.500        ; 2.062      ; 6.177      ;
; -4.391 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.002      ; 6.272      ;
; -4.378 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.114      ; 5.594      ;
; -4.376 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[188] ; clk12M       ; SW[0]       ; 1.000        ; 1.485      ; 5.952      ;
; -4.374 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[186] ; clk12M       ; SW[0]       ; 1.000        ; 1.435      ; 6.024      ;
; -4.372 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M       ; SW[0]       ; 0.500        ; 1.866      ; 5.959      ;
; -4.372 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M       ; SW[0]       ; 1.000        ; 1.114      ; 5.588      ;
; -4.370 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M       ; SW[0]       ; 1.000        ; 1.623      ; 6.093      ;
; -4.367 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M       ; SW[0]       ; 0.500        ; 1.882      ; 5.959      ;
; -4.363 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M       ; SW[0]       ; 1.000        ; 1.625      ; 6.094      ;
; -4.359 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[217] ; clk12M       ; SW[0]       ; 1.000        ; 1.520      ; 5.975      ;
; -4.354 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M       ; SW[0]       ; 1.000        ; 1.595      ; 6.058      ;
; -4.353 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.598      ; 6.056      ;
; -4.353 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M       ; SW[0]       ; 1.000        ; 1.639      ; 6.092      ;
; -4.353 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[179] ; clk12M       ; SW[0]       ; 1.000        ; 1.634      ; 6.095      ;
; -4.353 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[178] ; clk12M       ; SW[0]       ; 1.000        ; 1.630      ; 6.093      ;
; -4.350 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.513      ; 5.973      ;
; -4.349 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[154] ; clk12M       ; SW[0]       ; 1.000        ; 1.565      ; 5.891      ;
; -4.349 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[226] ; clk12M       ; SW[0]       ; 1.000        ; 1.289      ; 6.015      ;
; -4.343 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[149] ; clk12M       ; SW[0]       ; 0.500        ; 1.944      ; 6.006      ;
; -4.341 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[82]  ; clk12M       ; SW[0]       ; 1.000        ; 1.489      ; 5.935      ;
; -4.337 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[85]  ; clk12M       ; SW[0]       ; 1.000        ; 1.499      ; 6.058      ;
; -4.335 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M       ; SW[0]       ; 0.500        ; 2.002      ; 6.216      ;
; -4.332 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[217] ; clk12M       ; SW[0]       ; 1.000        ; 1.520      ; 5.948      ;
; -4.328 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[15]  ; clk12M       ; SW[0]       ; 1.000        ; 1.170      ; 5.626      ;
; -4.328 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M       ; SW[0]       ; 1.000        ; 1.513      ; 5.951      ;
; -4.326 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[67]  ; clk12M       ; SW[0]       ; 1.000        ; 1.340      ; 5.880      ;
; -4.321 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M       ; SW[0]       ; 0.500        ; 2.062      ; 6.103      ;
; -4.321 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[187] ; clk12M       ; SW[0]       ; 1.000        ; 1.485      ; 6.025      ;
; -4.311 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.492      ; 8.483      ;
; -4.311 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[236] ; clk12M       ; SW[0]       ; 1.000        ; 1.219      ; 5.627      ;
; -4.308 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[188] ; clk12M       ; SW[0]       ; 1.000        ; 1.485      ; 5.884      ;
; -4.307 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[16]  ; clk12M       ; SW[0]       ; 1.000        ; 1.262      ; 5.678      ;
; -4.307 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[130] ; clk12M       ; SW[0]       ; 1.000        ; 1.564      ; 6.081      ;
; -4.303 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[84]  ; clk12M       ; SW[0]       ; 1.000        ; 1.529      ; 5.934      ;
; -4.302 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M       ; SW[0]       ; 1.000        ; 1.623      ; 6.025      ;
; -4.301 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[120] ; clk12M       ; SW[0]       ; 0.500        ; 1.992      ; 6.005      ;
; -4.299 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[44]  ; clk12M       ; SW[0]       ; 1.000        ; 1.227      ; 5.624      ;
; -4.298 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[186] ; clk12M       ; SW[0]       ; 1.000        ; 1.435      ; 5.948      ;
; -4.296 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[83]  ; clk12M       ; SW[0]       ; 1.000        ; 1.534      ; 5.936      ;
; -4.295 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[51]  ; clk12M       ; SW[0]       ; 1.000        ; 1.543      ; 5.945      ;
; -4.295 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M       ; SW[0]       ; 1.000        ; 1.625      ; 6.026      ;
; -4.292 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[56]  ; clk12M       ; SW[0]       ; 0.500        ; 1.911      ; 6.083      ;
; -4.290 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[48]  ; clk12M       ; SW[0]       ; 1.000        ; 1.547      ; 5.945      ;
; -4.288 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.504      ; 8.472      ;
; -4.285 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M       ; SW[0]       ; 1.000        ; 1.639      ; 6.024      ;
; -4.283 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M       ; SW[0]       ; 0.500        ; 1.866      ; 5.870      ;
; -4.282 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[178] ; clk12M       ; SW[0]       ; 1.000        ; 1.630      ; 6.022      ;
; -4.280 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[179] ; clk12M       ; SW[0]       ; 1.000        ; 1.634      ; 6.022      ;
; -4.278 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M       ; SW[0]       ; 0.500        ; 1.882      ; 5.870      ;
; -4.269 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[17]  ; clk12M       ; SW[0]       ; 1.000        ; 1.307      ; 5.675      ;
; -4.269 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M       ; SW[0]       ; 1.000        ; 1.598      ; 5.972      ;
; -4.269 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M       ; SW[0]       ; 1.000        ; 1.595      ; 5.973      ;
; -4.269 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[85]  ; clk12M       ; SW[0]       ; 1.000        ; 1.499      ; 5.990      ;
; -4.268 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[18]  ; clk12M       ; SW[0]       ; 1.000        ; 1.307      ; 5.675      ;
; -4.266 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M       ; SW[0]       ; 0.500        ; 1.866      ; 5.853      ;
; -4.266 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M       ; SW[0]       ; 0.500        ; 4.504      ; 8.450      ;
; -4.265 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[149] ; clk12M       ; SW[0]       ; 0.500        ; 1.944      ; 5.928      ;
; -4.265 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[26]  ; clk12M       ; SW[0]       ; 1.000        ; 1.310      ; 5.678      ;
; -4.263 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M       ; SW[0]       ; 1.000        ; 1.623      ; 5.986      ;
; -4.261 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M       ; SW[0]       ; 0.500        ; 1.882      ; 5.853      ;
; -4.259 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[154] ; clk12M       ; SW[0]       ; 1.000        ; 1.565      ; 5.801      ;
; -4.255 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[25]  ; clk12M       ; SW[0]       ; 1.000        ; 1.319      ; 5.674      ;
; -4.255 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M       ; SW[0]       ; 1.000        ; 1.625      ; 5.986      ;
; -4.254 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[46]  ; clk12M       ; SW[0]       ; 0.500        ; 1.920      ; 5.894      ;
; -4.253 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M       ; SW[0]       ; 0.500        ; 2.062      ; 6.035      ;
; -4.252 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[148] ; clk12M       ; SW[0]       ; 1.000        ; 1.603      ; 5.954      ;
; -4.252 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[27]  ; clk12M       ; SW[0]       ; 1.000        ; 1.314      ; 5.676      ;
; -4.252 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[49]  ; clk12M       ; SW[0]       ; 1.000        ; 1.585      ; 5.947      ;
; -4.251 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[115] ; clk12M       ; SW[0]       ; 1.000        ; 1.587      ; 5.948      ;
+--------+--------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                        ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.364 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.346      ; 0.626      ;
; 0.831 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.346      ; 0.659      ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[0]'                                                                                                                                                                   ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.088 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.654      ; 3.646      ;
; -3.033 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.718      ; 3.765      ;
; -2.891 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.722      ; 3.911      ;
; -2.864 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.722      ; 3.938      ;
; -2.836 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 4.310      ;
; -2.835 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 3.961      ;
; -2.831 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 4.315      ;
; -2.817 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.383      ; 3.646      ;
; -2.762 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.447      ; 3.765      ;
; -2.760 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.721      ; 4.041      ;
; -2.757 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 4.325      ;
; -2.746 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 4.336      ;
; -2.725 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 4.419      ;
; -2.723 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.552      ; 3.909      ;
; -2.720 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 4.424      ;
; -2.706 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.723      ; 4.097      ;
; -2.701 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 4.445      ;
; -2.685 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 4.461      ;
; -2.677 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.008      ; 4.411      ;
; -2.676 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 4.476      ;
; -2.675 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.720      ; 4.125      ;
; -2.637 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.071      ; 4.514      ;
; -2.620 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.451      ; 3.911      ;
; -2.620 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 4.532      ;
; -2.611 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 4.471      ;
; -2.595 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 4.487      ;
; -2.593 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.451      ; 3.938      ;
; -2.590 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 4.554      ;
; -2.589 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 4.557      ;
; -2.589 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 4.563      ;
; -2.588 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.658      ; 4.150      ;
; -2.578 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 4.567      ;
; -2.574 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 4.570      ;
; -2.574 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 4.572      ;
; -2.572 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.554      ; 4.062      ;
; -2.567 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 4.578      ;
; -2.565 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.795      ; 4.310      ;
; -2.564 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.445      ; 3.961      ;
; -2.560 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.795      ; 4.315      ;
; -2.560 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.070      ; 4.590      ;
; -2.555 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.071      ; 4.596      ;
; -2.532 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.692      ; 4.240      ;
; -2.522 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.008      ; 4.566      ;
; -2.499 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 4.583      ;
; -2.489 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.450      ; 4.041      ;
; -2.486 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.731      ; 4.325      ;
; -2.484 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 4.598      ;
; -2.482 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.071      ; 4.669      ;
; -2.478 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 4.666      ;
; -2.478 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.070      ; 4.672      ;
; -2.475 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.731      ; 4.336      ;
; -2.463 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.008      ; 4.625      ;
; -2.463 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 4.689      ;
; -2.463 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 4.681      ;
; -2.454 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.793      ; 4.419      ;
; -2.452 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.281      ; 3.909      ;
; -2.451 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.191      ; 3.820      ;
; -2.449 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.793      ; 4.424      ;
; -2.435 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.452      ; 4.097      ;
; -2.432 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 4.713      ;
; -2.430 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.795      ; 4.445      ;
; -2.421 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.690      ; 4.349      ;
; -2.416 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 4.729      ;
; -2.414 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.795      ; 4.461      ;
; -2.406 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.737      ; 4.411      ;
; -2.405 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.801      ; 4.476      ;
; -2.405 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.008      ; 4.683      ;
; -2.405 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.070      ; 4.745      ;
; -2.404 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.449      ; 4.125      ;
; -2.404 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.071      ; 4.747      ;
; -2.400 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.628      ; 4.308      ;
; -2.399 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.896      ; 4.577      ;
; -2.395 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 4.751      ;
; -2.394 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.896      ; 4.582      ;
; -2.384 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 4.762      ;
; -2.378 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.067      ; 4.769      ;
; -2.373 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.067      ; 4.774      ;
; -2.366 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.800      ; 4.514      ;
; -2.356 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.071      ; 4.795      ;
; -2.349 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.801      ; 4.532      ;
; -2.340 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.731      ; 4.471      ;
; -2.333 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.523      ; 4.270      ;
; -2.324 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.731      ; 4.487      ;
; -2.321 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 4.831      ;
; -2.320 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 4.825      ;
; -2.319 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.793      ; 4.554      ;
; -2.318 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.795      ; 4.557      ;
; -2.318 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.801      ; 4.563      ;
; -2.317 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.387      ; 4.150      ;
; -2.309 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 4.843      ;
; -2.307 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.794      ; 4.567      ;
; -2.305 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 4.840      ;
; -2.303 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.793      ; 4.570      ;
; -2.303 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.795      ; 4.572      ;
; -2.301 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.283      ; 4.062      ;
; -2.296 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.794      ; 4.578      ;
; -2.289 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.799      ; 4.590      ;
; -2.284 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.800      ; 4.596      ;
; -2.279 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.070      ; 4.871      ;
; -2.264 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.896      ; 4.712      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                          ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.620 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 0.599      ;
; -0.139 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.763      ; 0.580      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.405 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.514 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.733      ;
; 0.582 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.585 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.586 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.805      ;
; 0.587 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.599 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.818      ;
; 0.605 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.824      ;
; 0.687 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.905      ;
; 0.699 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.918      ;
; 0.699 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.918      ;
; 0.703 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.923      ;
; 0.717 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.937      ;
; 0.717 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.935      ;
; 0.719 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.731 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.949      ;
; 0.788 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.006      ;
; 0.828 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.047      ;
; 0.857 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.859 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.870 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.089      ;
; 0.872 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.091      ;
; 0.874 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.093      ;
; 0.874 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.093      ;
; 0.874 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.093      ;
; 0.876 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.095      ;
; 0.889 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.108      ;
; 0.934 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.152      ;
; 0.969 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.188      ;
; 0.969 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.188      ;
; 0.971 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.980 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
; 0.984 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.203      ;
; 0.986 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.205      ;
; 0.988 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.207      ;
; 1.009 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.015 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.234      ;
; 1.031 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.250      ;
; 1.035 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.253      ;
; 1.071 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.290      ;
; 1.079 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.298      ;
; 1.081 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.300      ;
; 1.083 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.302      ;
; 1.083 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.302      ;
; 1.084 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.303      ;
; 1.098 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.317      ;
; 1.098 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.317      ;
; 1.098 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.317      ;
; 1.119 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.338      ;
; 1.119 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.338      ;
; 1.122 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.341      ;
; 1.125 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.344      ;
; 1.133 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.351      ;
; 1.133 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.352      ;
; 1.136 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.355      ;
; 1.141 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.359      ;
; 1.141 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.359      ;
; 1.146 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.364      ;
; 1.173 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.747      ;
; 1.189 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.791      ;
; 1.193 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.412      ;
; 1.197 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.416      ;
; 1.198 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.417      ;
; 1.198 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.417      ;
; 1.199 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.418      ;
; 1.200 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.419      ;
; 1.204 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.423      ;
; 1.204 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.423      ;
; 1.208 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.427      ;
; 1.233 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.451      ;
; 1.233 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.451      ;
; 1.234 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.452      ;
; 1.235 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.235 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.235 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.257 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.476      ;
; 1.259 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.478      ;
; 1.260 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.479      ;
; 1.262 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.481      ;
; 1.262 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.481      ;
; 1.273 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.492      ;
; 1.279 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.281 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.500      ;
; 1.302 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.521      ;
; 1.308 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.527      ;
; 1.324 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.543      ;
; 1.324 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.543      ;
; 1.334 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.547      ;
; 1.336 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.555      ;
; 1.342 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.555      ;
; 1.355 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.574      ;
; 1.355 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.574      ;
; 1.359 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.578      ;
; 1.362 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.958      ;
; 1.362 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.581      ;
; 1.364 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.577      ;
; 1.368 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.587      ;
; 1.369 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.588      ;
; 1.369 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.588      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk12M'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.438 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.634      ;
; 0.575 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.795      ;
; 0.579 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.798      ;
; 0.598 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 0.817      ;
; 0.608 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.804      ;
; 0.611 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.807      ;
; 0.623 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.819      ;
; 0.624 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.820      ;
; 0.627 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.823      ;
; 0.628 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.824      ;
; 0.629 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.825      ;
; 0.634 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.830      ;
; 0.781 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.977      ;
; 0.835 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.241      ; 4.293      ;
; 0.850 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.069      ;
; 0.865 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.084      ;
; 0.866 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.085      ;
; 0.867 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.086      ;
; 0.879 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.079      ;
; 0.891 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.095      ;
; 0.893 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.097      ;
; 0.894 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.094      ;
; 0.894 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.098      ;
; 0.894 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.098      ;
; 0.896 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.096      ;
; 0.899 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.103      ;
; 0.920 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.120      ;
; 0.960 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.179      ;
; 0.977 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.062      ; 1.196      ;
; 0.991 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.191      ;
; 1.003 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.207      ;
; 1.004 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.208      ;
; 1.005 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.209      ;
; 1.006 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.210      ;
; 1.008 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.043      ; 1.208      ;
; 1.013 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.217      ;
; 1.053 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.252      ; 4.522      ;
; 1.053 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.241      ; 4.511      ;
; 1.060 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.264      ;
; 1.062 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.266      ;
; 1.066 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.241      ; 4.524      ;
; 1.086 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.237      ; 4.540      ;
; 1.093 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.238      ; 4.548      ;
; 1.102 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.240      ; 4.559      ;
; 1.123 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.327      ;
; 1.127 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.331      ;
; 1.158 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.051      ; 1.366      ;
; 1.215 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 3.245      ; 4.677      ;
; 1.216 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 3.241      ; 4.674      ;
; 1.227 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.430      ;
; 1.228 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.432      ;
; 1.255 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.459      ;
; 1.290 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.051      ; 1.498      ;
; 1.302 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.075      ; 1.534      ;
; 1.327 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.252      ; 4.796      ;
; 1.339 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.543      ;
; 1.340 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.544      ;
; 1.374 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.237      ; 4.828      ;
; 1.382 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.235      ; 4.834      ;
; 1.385 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.046      ; 1.588      ;
; 1.391 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.252      ; 4.860      ;
; 1.394 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.230      ; 4.841      ;
; 1.396 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.231      ; 4.844      ;
; 1.396 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.600      ;
; 1.403 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.075      ; 1.635      ;
; 1.414 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.618      ;
; 1.421 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.235      ; 4.873      ;
; 1.425 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.229      ; 4.871      ;
; 1.446 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 3.245      ; 4.908      ;
; 1.447 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 3.241      ; 4.905      ;
; 1.453 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 3.256      ; 4.926      ;
; 1.453 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 3.245      ; 4.915      ;
; 1.453 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.363      ; 1.973      ;
; 1.454 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; clk12M       ; clk12M      ; -0.500       ; 2.068      ; 3.229      ;
; 1.454 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 3.252      ; 4.923      ;
; 1.454 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 3.241      ; 4.912      ;
; 1.460 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 3.241      ; 4.918      ;
; 1.461 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.242      ; 4.920      ;
; 1.461 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 3.237      ; 4.915      ;
; 1.471 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.075      ; 1.703      ;
; 1.473 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 3.242      ; 4.932      ;
; 1.473 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.075      ; 1.705      ;
; 1.474 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 3.238      ; 4.929      ;
; 1.477 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.227      ; 4.921      ;
; 1.480 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.075      ; 1.712      ;
; 1.482 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 3.244      ; 4.943      ;
; 1.483 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 3.240      ; 4.940      ;
; 1.503 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.248      ; 4.968      ;
; 1.504 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.243      ; 4.964      ;
; 1.505 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.243      ; 4.965      ;
; 1.514 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.075      ; 1.746      ;
; 1.515 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.075      ; 1.747      ;
; 1.515 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.719      ;
; 1.523 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.232      ; 4.972      ;
; 1.536 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.241      ; 4.994      ;
; 1.547 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.047      ; 1.751      ;
; 1.555 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 3.231      ; 5.003      ;
; 1.561 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.075      ; 1.793      ;
; 1.566 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 3.240      ; 5.023      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.963 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.832      ;
; -2.961 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.829      ;
; -2.961 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.829      ;
; -2.961 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.829      ;
; -2.961 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.829      ;
; -2.961 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.829      ;
; -2.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.684      ;
; -2.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.684      ;
; -2.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.684      ;
; -2.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.684      ;
; -2.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.684      ;
; -2.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.684      ;
; -2.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.684      ;
; -2.802 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.057     ; 2.681      ;
; -2.759 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.627      ;
; -2.759 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.627      ;
; -2.759 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.627      ;
; -2.759 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.627      ;
; -2.759 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 2.627      ;
; -2.750 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 2.619      ;
; -2.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.507      ;
; -2.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.507      ;
; -2.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.507      ;
; -2.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.507      ;
; -2.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.507      ;
; -2.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.507      ;
; -2.633 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.507      ;
; -2.633 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.057     ; 2.512      ;
; -2.614 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.832      ;
; -2.612 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.307      ; 2.855      ;
; -2.612 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.307      ; 2.855      ;
; -2.600 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.824      ;
; -2.600 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.824      ;
; -2.600 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.824      ;
; -2.600 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.824      ;
; -2.600 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.824      ;
; -2.561 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.785      ;
; -2.561 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.785      ;
; -2.561 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.785      ;
; -2.561 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.785      ;
; -2.561 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.785      ;
; -2.561 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.785      ;
; -2.556 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.286      ; 2.778      ;
; -2.523 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.403      ;
; -2.523 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.403      ;
; -2.523 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.403      ;
; -2.523 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.403      ;
; -2.523 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.403      ;
; -2.523 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.403      ;
; -2.523 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.403      ;
; -2.523 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.403      ;
; -2.508 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.388      ;
; -2.508 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.388      ;
; -2.508 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.388      ;
; -2.508 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.388      ;
; -2.508 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.388      ;
; -2.508 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.388      ;
; -2.508 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.388      ;
; -2.508 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.388      ;
; -2.508 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.388      ;
; -2.498 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.285      ; 2.719      ;
; -2.459 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.055     ; 2.340      ;
; -2.459 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.055     ; 2.340      ;
; -2.459 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.055     ; 2.340      ;
; -2.459 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.055     ; 2.340      ;
; -2.459 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.055     ; 2.340      ;
; -2.459 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.055     ; 2.340      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.312      ; 2.684      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.312      ; 2.684      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.312      ; 2.684      ;
; -2.402 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.626      ;
; -2.402 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.626      ;
; -2.402 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.626      ;
; -2.402 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.626      ;
; -2.402 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.626      ;
; -2.401 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.619      ;
; -2.384 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.307      ; 2.627      ;
; -2.384 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.307      ; 2.627      ;
; -2.373 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.286      ; 2.595      ;
; -2.370 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.250      ;
; -2.370 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.250      ;
; -2.370 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.250      ;
; -2.370 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.250      ;
; -2.370 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.250      ;
; -2.370 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.250      ;
; -2.370 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.250      ;
; -2.370 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.250      ;
; -2.367 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.591      ;
; -2.367 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.591      ;
; -2.367 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.591      ;
; -2.367 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.591      ;
; -2.367 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.591      ;
; -2.367 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.591      ;
; -2.360 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.240      ;
; -2.360 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.240      ;
; -2.360 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.240      ;
; -2.360 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.240      ;
; -2.360 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.240      ;
; -2.360 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.240      ;
; -2.360 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.056     ; 2.240      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SW[0]'                                                                                                                                                                   ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.418 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.616      ; 5.315      ;
; -0.995 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.482      ; 5.079      ;
; -0.979 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.512      ; 5.094      ;
; -0.883 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.490      ; 5.096      ;
; -0.879 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.491      ; 5.092      ;
; -0.855 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.515      ; 5.098      ;
; -0.854 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.607      ; 5.078      ;
; -0.847 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.483      ; 5.045      ;
; -0.812 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.616      ; 4.709      ;
; -0.776 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.481      ; 4.977      ;
; -0.763 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 1.000        ; 4.771      ; 5.315      ;
; -0.707 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.617      ; 4.605      ;
; -0.702 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.515      ; 5.090      ;
; -0.701 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.605      ; 4.587      ;
; -0.700 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.513      ; 5.086      ;
; -0.678 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.637      ; 5.191      ;
; -0.655 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.617      ; 4.553      ;
; -0.631 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.515      ; 4.860      ;
; -0.616 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.921      ; 4.818      ;
; -0.610 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.921      ; 4.812      ;
; -0.600 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.615      ; 4.826      ;
; -0.585 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.617      ; 4.483      ;
; -0.583 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.617      ; 4.481      ;
; -0.582 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.617      ; 4.480      ;
; -0.564 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.617      ; 4.462      ;
; -0.500 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.605      ; 4.386      ;
; -0.420 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.617      ; 4.318      ;
; -0.389 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.482      ; 4.473      ;
; -0.373 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.512      ; 4.488      ;
; -0.367 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 5.020      ;
; -0.367 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 5.021      ;
; -0.366 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.524      ; 5.026      ;
; -0.365 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.524      ; 5.024      ;
; -0.352 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.684      ; 5.048      ;
; -0.352 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 5.006      ;
; -0.351 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 5.004      ;
; -0.340 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 1.000        ; 4.637      ; 5.079      ;
; -0.338 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.678      ; 5.028      ;
; -0.338 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.678      ; 5.028      ;
; -0.336 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.483      ; 4.421      ;
; -0.330 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.471      ; 4.403      ;
; -0.329 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.684      ; 5.048      ;
; -0.327 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.687      ; 5.052      ;
; -0.324 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 1.000        ; 4.667      ; 5.094      ;
; -0.322 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.686      ; 5.045      ;
; -0.321 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.921      ; 4.523      ;
; -0.319 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.685      ; 5.015      ;
; -0.319 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.156      ; 4.610      ;
; -0.319 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.156      ; 4.611      ;
; -0.315 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.678      ; 5.028      ;
; -0.315 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.678      ; 5.028      ;
; -0.315 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.513      ; 4.431      ;
; -0.313 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.681      ; 5.032      ;
; -0.313 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.681      ; 5.032      ;
; -0.309 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.501      ; 4.413      ;
; -0.308 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.680      ; 5.025      ;
; -0.308 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.680      ; 5.025      ;
; -0.305 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.679      ; 4.995      ;
; -0.305 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.679      ; 4.995      ;
; -0.302 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.160      ; 4.597      ;
; -0.302 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.160      ; 4.598      ;
; -0.282 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 4.935      ;
; -0.282 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 4.936      ;
; -0.277 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.490      ; 4.490      ;
; -0.273 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.491      ; 4.486      ;
; -0.260 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.483      ; 4.345      ;
; -0.259 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.524      ; 4.919      ;
; -0.258 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.524      ; 4.917      ;
; -0.254 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.316      ; 4.582      ;
; -0.253 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.678      ; 4.943      ;
; -0.252 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 4.905      ;
; -0.252 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 4.906      ;
; -0.249 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 4.903      ;
; -0.249 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.515      ; 4.492      ;
; -0.248 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 4.901      ;
; -0.248 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.607      ; 4.472      ;
; -0.245 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.684      ; 4.941      ;
; -0.243 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.317      ; 4.571      ;
; -0.241 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.483      ; 4.439      ;
; -0.239 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.513      ; 4.355      ;
; -0.237 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.320      ; 4.569      ;
; -0.235 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.678      ; 4.925      ;
; -0.234 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 4.888      ;
; -0.233 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.518      ; 4.886      ;
; -0.231 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.316      ; 4.582      ;
; -0.230 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.678      ; 4.943      ;
; -0.229 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.319      ; 4.586      ;
; -0.228 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.681      ; 4.947      ;
; -0.228 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; 1.000        ; 4.645      ; 5.096      ;
; -0.226 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.321      ; 4.558      ;
; -0.225 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.318      ; 4.580      ;
; -0.224 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; clk12M                                            ; SW[0]       ; 1.000        ; 4.646      ; 5.092      ;
; -0.223 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.678      ; 4.913      ;
; -0.223 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.680      ; 4.940      ;
; -0.222 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.684      ; 4.941      ;
; -0.220 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.678      ; 4.910      ;
; -0.220 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.687      ; 4.945      ;
; -0.220 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.679      ; 4.910      ;
; -0.216 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.523      ; 5.033      ;
; -0.215 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.686      ; 4.938      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk12M'                                                                                              ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.133 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.173      ; 2.791      ;
; -1.133 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.173      ; 2.791      ;
; -1.133 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.173      ; 2.791      ;
; -1.133 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.173      ; 2.791      ;
; -0.857 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.173      ; 3.015      ;
; -0.857 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.173      ; 3.015      ;
; -0.857 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.173      ; 3.015      ;
; -0.857 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.173      ; 3.015      ;
; -0.749 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.476      ; 2.710      ;
; -0.749 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.476      ; 2.710      ;
; -0.729 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.465      ; 2.679      ;
; -0.729 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.465      ; 2.679      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.464      ; 2.654      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.464      ; 2.654      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.464      ; 2.654      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.464      ; 2.654      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.464      ; 2.654      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.464      ; 2.654      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.464      ; 2.654      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.464      ; 2.654      ;
; -0.469 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.476      ; 2.930      ;
; -0.469 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.476      ; 2.930      ;
; -0.467 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.465      ; 2.917      ;
; -0.467 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.465      ; 2.917      ;
; -0.414 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.464      ; 2.863      ;
; -0.414 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.464      ; 2.863      ;
; -0.414 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.464      ; 2.863      ;
; -0.414 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.464      ; 2.863      ;
; -0.414 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.464      ; 2.863      ;
; -0.414 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.464      ; 2.863      ;
; -0.414 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.464      ; 2.863      ;
; -0.414 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.464      ; 2.863      ;
; 0.609  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 2.915      ; 2.791      ;
; 0.609  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 2.915      ; 2.791      ;
; 0.609  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 2.915      ; 2.791      ;
; 0.609  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 2.915      ; 2.791      ;
; 0.885  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 2.915      ; 3.015      ;
; 0.885  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 2.915      ; 3.015      ;
; 0.885  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 2.915      ; 3.015      ;
; 0.885  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 2.915      ; 3.015      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SW[0]'                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.457 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.493      ; 2.116      ;
; -4.314 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.628      ; 2.394      ;
; -4.235 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.491      ; 2.336      ;
; -4.210 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.692      ; 2.562      ;
; -4.191 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.692      ; 2.581      ;
; -4.189 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.691      ; 2.582      ;
; -4.188 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.690      ; 2.582      ;
; -4.187 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 2.586      ;
; -4.186 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.222      ; 2.116      ;
; -4.147 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.519      ; 2.452      ;
; -4.117 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.522      ; 2.485      ;
; -4.117 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.867      ; 2.830      ;
; -4.077 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.867      ; 2.870      ;
; -4.075 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.493      ; 2.498      ;
; -4.043 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.357      ; 2.394      ;
; -4.042 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.867      ; 2.905      ;
; -4.031 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.523      ; 2.572      ;
; -4.031 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.520      ; 2.569      ;
; -4.026 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.867      ; 2.921      ;
; -4.018 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.654      ; 2.716      ;
; -3.999 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.524      ; 2.605      ;
; -3.999 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.867      ; 2.948      ;
; -3.976 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 3.106      ;
; -3.964 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.220      ; 2.336      ;
; -3.958 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.524      ; 2.646      ;
; -3.956 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.524      ; 2.648      ;
; -3.948 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 3.134      ;
; -3.946 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.628      ; 2.762      ;
; -3.939 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.421      ; 2.562      ;
; -3.930 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.867      ; 3.017      ;
; -3.925 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.517      ; 2.672      ;
; -3.920 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.421      ; 2.581      ;
; -3.918 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.420      ; 2.582      ;
; -3.917 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.419      ; 2.582      ;
; -3.916 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.422      ; 2.586      ;
; -3.915 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.867      ; 3.032      ;
; -3.914 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.718      ; 2.884      ;
; -3.901 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 3.181      ;
; -3.895 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.865      ; 3.050      ;
; -3.891 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.493      ; 2.682      ;
; -3.885 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 3.197      ;
; -3.881 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.718      ; 2.917      ;
; -3.879 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.717      ; 2.918      ;
; -3.878 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.716      ; 2.918      ;
; -3.877 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.719      ; 2.922      ;
; -3.876 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.248      ; 2.452      ;
; -3.872 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.274      ;
; -3.858 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 3.224      ;
; -3.852 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.865      ; 3.093      ;
; -3.851 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.295      ;
; -3.850 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.491      ; 2.721      ;
; -3.849 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 3.296      ;
; -3.848 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 3.296      ;
; -3.847 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.067      ; 3.300      ;
; -3.846 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.251      ; 2.485      ;
; -3.846 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.596      ; 2.830      ;
; -3.844 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.302      ;
; -3.842 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.692      ; 2.930      ;
; -3.820 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.865      ; 3.125      ;
; -3.816 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.548      ; 2.812      ;
; -3.806 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.596      ; 2.870      ;
; -3.804 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.222      ; 2.498      ;
; -3.804 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.342      ;
; -3.804 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.865      ; 3.141      ;
; -3.802 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.692      ; 2.970      ;
; -3.801 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 3.344      ;
; -3.800 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 3.344      ;
; -3.799 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.691      ; 2.972      ;
; -3.799 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.067      ; 3.348      ;
; -3.798 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.690      ; 2.972      ;
; -3.797 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 2.976      ;
; -3.797 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.349      ;
; -3.789 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 3.293      ;
; -3.781 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.365      ;
; -3.777 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.896      ; 3.199      ;
; -3.777 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.865      ; 3.168      ;
; -3.776 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.370      ;
; -3.774 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 3.371      ;
; -3.774 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.002      ; 3.308      ;
; -3.773 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 3.371      ;
; -3.772 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.067      ; 3.375      ;
; -3.771 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.596      ; 2.905      ;
; -3.760 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.252      ; 2.572      ;
; -3.760 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.249      ; 2.569      ;
; -3.760 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.386      ;
; -3.758 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 3.387      ;
; -3.757 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 3.387      ;
; -3.756 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.067      ; 3.391      ;
; -3.755 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.596      ; 2.921      ;
; -3.754 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.392      ;
; -3.750 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.628      ; 2.958      ;
; -3.747 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.383      ; 2.716      ;
; -3.746 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.896      ; 3.230      ;
; -3.744 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.522      ; 2.858      ;
; -3.733 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.066      ; 3.413      ;
; -3.731 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.065      ; 3.414      ;
; -3.730 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.064      ; 3.414      ;
; -3.729 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.067      ; 3.418      ;
; -3.728 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.253      ; 2.605      ;
; -3.728 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.596      ; 2.948      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.326 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 3.055      ; 2.916      ;
; -0.326 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 3.055      ; 2.916      ;
; -0.326 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 3.055      ; 2.916      ;
; -0.326 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 3.055      ; 2.916      ;
; -0.045 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 3.055      ; 2.697      ;
; -0.045 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 3.055      ; 2.697      ;
; -0.045 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 3.055      ; 2.697      ;
; -0.045 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 3.055      ; 2.697      ;
; 1.039  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.544      ; 2.770      ;
; 1.039  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.544      ; 2.770      ;
; 1.039  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.544      ; 2.770      ;
; 1.039  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.544      ; 2.770      ;
; 1.039  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.544      ; 2.770      ;
; 1.039  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.544      ; 2.770      ;
; 1.039  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.544      ; 2.770      ;
; 1.039  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.544      ; 2.770      ;
; 1.090  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.545      ; 2.822      ;
; 1.090  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.545      ; 2.822      ;
; 1.092  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.556      ; 2.835      ;
; 1.092  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.556      ; 2.835      ;
; 1.334  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.544      ; 2.565      ;
; 1.334  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.544      ; 2.565      ;
; 1.334  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.544      ; 2.565      ;
; 1.334  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.544      ; 2.565      ;
; 1.334  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.544      ; 2.565      ;
; 1.334  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.544      ; 2.565      ;
; 1.334  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.544      ; 2.565      ;
; 1.334  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.544      ; 2.565      ;
; 1.357  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.545      ; 2.589      ;
; 1.357  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.545      ; 2.589      ;
; 1.376  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.556      ; 2.619      ;
; 1.376  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.556      ; 2.619      ;
; 1.489  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.240      ; 2.916      ;
; 1.489  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.240      ; 2.916      ;
; 1.489  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.240      ; 2.916      ;
; 1.489  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.240      ; 2.916      ;
; 1.770  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.240      ; 2.697      ;
; 1.770  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.240      ; 2.697      ;
; 1.770  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.240      ; 2.697      ;
; 1.770  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.240      ; 2.697      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.320 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.932      ;
; 1.320 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.932      ;
; 1.430 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 2.424      ;
; 1.430 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 2.424      ;
; 1.430 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 2.424      ;
; 1.476 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.088      ;
; 1.476 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.088      ;
; 1.484 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 2.451      ;
; 1.513 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.125      ;
; 1.513 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.125      ;
; 1.513 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.125      ;
; 1.513 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.125      ;
; 1.513 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.125      ;
; 1.513 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.125      ;
; 1.536 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.505      ;
; 1.536 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.505      ;
; 1.536 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.505      ;
; 1.536 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.505      ;
; 1.536 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.505      ;
; 1.536 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.505      ;
; 1.541 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 2.508      ;
; 1.550 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.539      ;
; 1.550 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.539      ;
; 1.556 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.167      ;
; 1.556 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.167      ;
; 1.556 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.167      ;
; 1.556 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.167      ;
; 1.556 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.167      ;
; 1.556 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.167      ;
; 1.556 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.167      ;
; 1.556 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.167      ;
; 1.556 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.167      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.177      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.177      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.177      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.177      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.177      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.177      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.177      ;
; 1.566 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.177      ;
; 1.568 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.531      ;
; 1.570 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.539      ;
; 1.570 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.539      ;
; 1.570 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.539      ;
; 1.570 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.539      ;
; 1.570 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.539      ;
; 1.604 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 2.598      ;
; 1.604 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 2.598      ;
; 1.604 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 2.598      ;
; 1.656 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.268      ;
; 1.656 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.268      ;
; 1.656 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.268      ;
; 1.656 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.268      ;
; 1.656 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.268      ;
; 1.656 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 2.268      ;
; 1.665 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 2.632      ;
; 1.703 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.314      ;
; 1.703 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.314      ;
; 1.703 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.314      ;
; 1.703 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.314      ;
; 1.703 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.314      ;
; 1.703 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.314      ;
; 1.703 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.314      ;
; 1.703 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.314      ;
; 1.703 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.314      ;
; 1.718 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.329      ;
; 1.718 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.329      ;
; 1.718 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.329      ;
; 1.718 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.329      ;
; 1.718 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.329      ;
; 1.718 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.329      ;
; 1.718 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.329      ;
; 1.718 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 2.329      ;
; 1.721 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.700      ; 2.688      ;
; 1.726 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.695      ;
; 1.726 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.695      ;
; 1.726 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.695      ;
; 1.726 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.695      ;
; 1.726 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.695      ;
; 1.726 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.695      ;
; 1.764 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.733      ;
; 1.764 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.733      ;
; 1.764 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.733      ;
; 1.764 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.733      ;
; 1.764 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.733      ;
; 1.774 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.763      ;
; 1.774 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 2.763      ;
; 1.777 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.696      ; 2.740      ;
; 1.818 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 2.428      ;
; 1.819 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.424      ;
; 1.819 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.424      ;
; 1.819 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.424      ;
; 1.819 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.424      ;
; 1.819 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.424      ;
; 1.819 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.424      ;
; 1.819 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.424      ;
; 1.932 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.531      ;
; 1.940 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.539      ;
; 1.940 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.539      ;
; 1.940 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 2.539      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.433 ; -1.433       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]|datac         ;
; -1.431 ; -1.431       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[10]    ;
; -1.421 ; -1.421       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|combout  ;
; -1.419 ; -1.419       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]|datad        ;
; -1.407 ; -1.407       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|datab    ;
; -1.406 ; -1.406       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.402 ; -1.402       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]|datad         ;
; -1.399 ; -1.399       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[226]   ;
; -1.394 ; -1.394       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|datac   ;
; -1.393 ; -1.393       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|combout ;
; -1.386 ; -1.386       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -1.382 ; -1.382       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]|datad        ;
; -1.382 ; -1.382       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[40]    ;
; -1.381 ; -1.381       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -1.376 ; -1.376       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]~1875|combout  ;
; -1.369 ; -1.369       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1985|combout  ;
; -1.368 ; -1.368       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1857|combout ;
; -1.367 ; -1.367       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|datab   ;
; -1.362 ; -1.362       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]~1875|datab    ;
; -1.362 ; -1.362       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[136]   ;
; -1.356 ; -1.356       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]~1846|combout ;
; -1.354 ; -1.354       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]|datad        ;
; -1.351 ; -1.351       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]|datad         ;
; -1.348 ; -1.348       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]~1830|datad   ;
; -1.342 ; -1.342       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]~1846|datab   ;
; -1.341 ; -1.341       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -1.334 ; -1.334       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[149]   ;
; -1.331 ; -1.331       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[67]    ;
; -1.329 ; -1.329       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1883|combout ;
; -1.328 ; -1.328       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]~1830|combout ;
; -1.325 ; -1.325       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]~2008|combout  ;
; -1.323 ; -1.323       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]~1874|combout  ;
; -1.322 ; -1.322       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]~1829|combout ;
; -1.321 ; -1.321       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[110]   ;
; -1.316 ; -1.316       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2024|datac   ;
; -1.315 ; -1.315       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2024|combout ;
; -1.311 ; -1.311       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]~2008|datab    ;
; -1.303 ; -1.303       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]~1845|combout ;
; -1.295 ; -1.295       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[8]     ;
; -1.284 ; -1.284       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[5]     ;
; -1.283 ; -1.283       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2023|combout ;
; -1.283 ; -1.283       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]|datac          ;
; -1.279 ; -1.279       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -1.278 ; -1.278       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]|datac        ;
; -1.275 ; -1.275       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]|datad        ;
; -1.273 ; -1.273       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]|datad          ;
; -1.272 ; -1.272       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]~2007|combout  ;
; -1.271 ; -1.271       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]|datad        ;
; -1.270 ; -1.270       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]|datab          ;
; -1.269 ; -1.269       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -1.268 ; -1.268       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]|datac          ;
; -1.265 ; -1.265       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datad          ;
; -1.257 ; -1.257       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Parity_register[33]~1898|combout  ;
; -1.255 ; -1.255       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[138]   ;
; -1.254 ; -1.254       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -1.254 ; -1.254       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]~2012|combout   ;
; -1.253 ; -1.253       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[3]     ;
; -1.251 ; -1.251       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[125]   ;
; -1.250 ; -1.250       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]~1838|datac   ;
; -1.250 ; -1.250       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[29]|datac         ;
; -1.250 ; -1.250       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]~1892|datac     ;
; -1.249 ; -1.249       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]~1976|combout ;
; -1.249 ; -1.249       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]~1838|combout ;
; -1.249 ; -1.249       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]~1892|combout   ;
; -1.248 ; -1.248       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[29]    ;
; -1.245 ; -1.245       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|combout ;
; -1.245 ; -1.245       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.240 ; -1.240       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datab     ;
; -1.240 ; -1.240       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]~2012|datab     ;
; -1.237 ; -1.237       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|datac     ;
; -1.236 ; -1.236       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -1.235 ; -1.235       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]~1976|datab   ;
; -1.232 ; -1.232       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|dataa   ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[33]    ;
; -1.226 ; -1.226       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Parity_register[33]|datac         ;
; -1.222 ; -1.222       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[33]|datac         ;
; -1.220 ; -1.220       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[29]~1974|combout  ;
; -1.220 ; -1.220       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[33]    ;
; -1.216 ; -1.216       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]~1837|combout ;
; -1.216 ; -1.216       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]~1891|combout   ;
; -1.212 ; -1.212       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[133]|datac        ;
; -1.212 ; -1.212       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|datad     ;
; -1.210 ; -1.210       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[133]   ;
; -1.208 ; -1.208       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[97]|datad         ;
; -1.207 ; -1.207       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[29]~1974|dataa    ;
; -1.206 ; -1.206       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[127]|datad        ;
; -1.203 ; -1.203       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -1.201 ; -1.201       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2013|combout   ;
; -1.201 ; -1.201       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]~2011|combout   ;
; -1.198 ; -1.198       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[193]|datac        ;
; -1.196 ; -1.196       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]~1975|combout ;
; -1.196 ; -1.196       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[193]   ;
; -1.192 ; -1.192       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|combout   ;
; -1.190 ; -1.190       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[33]~1898|combout  ;
; -1.188 ; -1.188       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1803|combout ;
; -1.188 ; -1.188       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1879|combout   ;
; -1.188 ; -1.188       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[97]    ;
; -1.186 ; -1.186       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[127]   ;
; -1.183 ; -1.183       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[97]~1908|combout  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                          ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.624 ; 19.840       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_address_reg0    ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~portb_re_reg          ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 639.753  ; 639.969      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.845  ; 640.029      ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.986  ; 639.986      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 639.986  ; 639.986      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 639.993  ; 639.993      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.007  ; 640.007      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.014  ; 640.014      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 640.014  ; 640.014      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 1278.000 ; 1280.000     ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 8.222 ; 8.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.892 ; 6.091 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.222 ; 8.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 8.346 ; 8.885 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.127 ; 6.215 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.486 ; 5.562 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.346 ; 8.885 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 4.467 ; 4.969 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.951 ; 2.050 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.467 ; 4.969 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 4.095 ; 4.554 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.334 ; 2.505 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.095 ; 4.554 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 5.828 ; 6.261 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 3.103 ; 3.349 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 5.828 ; 6.261 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 2.549 ; 3.138 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 1.763 ; 2.327 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 2.665 ; 3.289 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 2.083 ; 2.688 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 4.430 ; 4.957 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 4.430 ; 4.957 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.565 ; -3.763 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.685 ; -3.763 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.565 ; -3.930 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.486 ; -1.538 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.091 ; -2.258 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.486 ; -1.538 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -4.285 ; -4.726 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.824  ; 1.656  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.824  ; 1.656  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.705 ; -1.194 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.690  ; 1.585  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.690  ; 1.585  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.442 ; -0.945 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 0.039  ; -0.371 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -0.865 ; -1.124 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -3.485 ; -3.883 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.276 ; -0.694 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.193 ; -0.610 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 0.039  ; -0.371 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.247 ; -0.684 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.883 ; -2.361 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.883 ; -2.361 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.881 ; 4.935 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.881 ; 4.935 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.096 ; 4.102 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.123 ; 4.140 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.299 ; 4.302 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.346 ; 4.320 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.346 ; 4.320 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.062 ; 4.080 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.096 ; 4.093 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.048 ; 4.023 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.133 ; 3.167 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.860 ; 4.881 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.544 ; 4.591 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.797 ; 4.805 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.810 ; 4.862 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.860 ; 4.881 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.358 ; 3.368 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.636 ; 3.639 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.397 ; 4.448 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.636 ; 3.639 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.663 ; 3.678 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.832 ; 3.834 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.592 ; 3.565 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.877 ; 3.849 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.605 ; 3.620 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.637 ; 3.632 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.592 ; 3.565 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.719 ; 2.750 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.073 ; 4.118 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.073 ; 4.118 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.316 ; 4.324 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.329 ; 4.378 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.371 ; 4.388 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.931 ; 2.939 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 52.88 MHz  ; 52.88 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 110.55 MHz ; 110.55 MHz      ; clk12M                                            ;      ;
; 229.25 MHz ; 229.25 MHz      ; SW[0]                                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -12.057 ; -1115.609     ;
; clk12M                                              ; -5.424  ; -901.551      ;
; SW[0]                                               ; -4.007  ; -1077.971     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.474   ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -2.703 ; -206.626      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.668 ; -0.668        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.361  ; 0.000         ;
; clk12M                                              ; 0.390  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.655 ; -134.192      ;
; SW[0]                                             ; -1.166 ; -12.875       ;
; clk12M                                            ; -1.074 ; -12.652       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -3.954 ; -79.962       ;
; clk12M                                            ; -0.159 ; -0.636        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 1.142  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -916.652      ;
; clk12M                                              ; -2.174  ; -385.232      ;
; CLOCK_50                                            ; 9.784   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.615  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.750 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -12.057 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.303     ; 6.690      ;
; -12.014 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.297     ; 7.653      ;
; -11.898 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.533      ;
; -11.895 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.530      ;
; -11.894 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.529      ;
; -11.892 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.527      ;
; -11.876 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.972     ; 6.840      ;
; -11.862 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.503      ;
; -11.859 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.500      ;
; -11.858 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.499      ;
; -11.856 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.497      ;
; -11.753 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.388      ;
; -11.751 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.386      ;
; -11.724 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.970     ; 6.690      ;
; -11.721 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.970     ; 6.687      ;
; -11.720 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.970     ; 6.686      ;
; -11.718 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.970     ; 6.684      ;
; -11.717 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.605     ; 7.048      ;
; -11.710 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.351      ;
; -11.710 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.842     ; 6.804      ;
; -11.708 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.349      ;
; -11.653 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.025     ; 7.564      ;
; -11.651 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.286      ;
; -11.620 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.447     ; 7.109      ;
; -11.613 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.248      ;
; -11.608 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.249      ;
; -11.608 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.243      ;
; -11.580 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.743     ; 6.773      ;
; -11.577 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.218      ;
; -11.572 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.213      ;
; -11.572 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.970     ; 6.538      ;
; -11.570 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.970     ; 6.536      ;
; -11.565 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.603     ; 6.898      ;
; -11.562 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.603     ; 6.895      ;
; -11.562 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.845     ; 7.653      ;
; -11.561 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.603     ; 6.894      ;
; -11.559 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.603     ; 6.892      ;
; -11.551 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.840     ; 6.647      ;
; -11.548 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.840     ; 6.644      ;
; -11.547 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.840     ; 6.643      ;
; -11.545 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.840     ; 6.641      ;
; -11.545 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.070     ; 6.411      ;
; -11.544 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.351     ; 7.129      ;
; -11.535 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.973     ; 7.498      ;
; -11.504 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.347     ; 7.093      ;
; -11.494 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 7.407      ;
; -11.494 ; RAMs_drive:RAM_controller|Parity_register[73]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.655     ; 6.775      ;
; -11.493 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.495     ; 6.934      ;
; -11.491 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 7.404      ;
; -11.490 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 7.403      ;
; -11.488 ; RAMs_drive:RAM_controller|Parity_register[168] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.052     ; 7.372      ;
; -11.488 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.023     ; 7.401      ;
; -11.475 ; RAMs_drive:RAM_controller|Parity_register[73]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.636     ; 6.775      ;
; -11.470 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.970     ; 6.436      ;
; -11.468 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.445     ; 6.959      ;
; -11.467 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 6.102      ;
; -11.466 ; RAMs_drive:RAM_controller|Parity_register[166] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.910     ; 7.492      ;
; -11.465 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.445     ; 6.956      ;
; -11.464 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.445     ; 6.955      ;
; -11.463 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.223     ; 7.176      ;
; -11.462 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.445     ; 6.953      ;
; -11.457 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.874     ; 7.519      ;
; -11.441 ; RAMs_drive:RAM_controller|Parity_register[137] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.272     ; 7.105      ;
; -11.439 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.970     ; 6.405      ;
; -11.436 ; RAMs_drive:RAM_controller|Parity_register[126] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.877     ; 6.495      ;
; -11.434 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.970     ; 6.400      ;
; -11.434 ; RAMs_drive:RAM_controller|Parity_register[7]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.772     ; 6.598      ;
; -11.428 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.741     ; 6.623      ;
; -11.425 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.741     ; 6.620      ;
; -11.424 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.295     ; 7.065      ;
; -11.424 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.741     ; 6.619      ;
; -11.422 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.741     ; 6.617      ;
; -11.421 ; RAMs_drive:RAM_controller|Parity_register[98]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.505     ; 6.852      ;
; -11.413 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.603     ; 6.746      ;
; -11.411 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.603     ; 6.744      ;
; -11.410 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.843     ; 7.503      ;
; -11.407 ; RAMs_drive:RAM_controller|Parity_register[66]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.626     ; 7.717      ;
; -11.407 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.843     ; 7.500      ;
; -11.406 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.840     ; 6.502      ;
; -11.406 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.843     ; 7.499      ;
; -11.405 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.288     ; 7.053      ;
; -11.404 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.840     ; 6.500      ;
; -11.404 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.843     ; 7.497      ;
; -11.397 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.922     ; 6.411      ;
; -11.393 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.068     ; 6.261      ;
; -11.392 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.349     ; 6.979      ;
; -11.390 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.068     ; 6.258      ;
; -11.389 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.349     ; 6.976      ;
; -11.389 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.068     ; 6.257      ;
; -11.388 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.349     ; 6.975      ;
; -11.387 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.068     ; 6.255      ;
; -11.386 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.349     ; 6.973      ;
; -11.383 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.971     ; 7.348      ;
; -11.380 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.971     ; 7.345      ;
; -11.379 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.971     ; 7.344      ;
; -11.377 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.971     ; 7.342      ;
; -11.367 ; RAMs_drive:RAM_controller|Parity_register[168] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.931     ; 7.372      ;
; -11.358 ; RAMs_drive:RAM_controller|Parity_register[66]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.577     ; 7.717      ;
; -11.356 ; RAMs_drive:RAM_controller|Parity_register[184] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.365     ; 6.927      ;
; -11.353 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.301     ; 5.988      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk12M'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.424 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.533     ; 2.401      ;
; -5.424 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.529     ; 2.405      ;
; -5.424 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.533     ; 2.401      ;
; -5.406 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.536     ; 2.380      ;
; -5.406 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.532     ; 2.384      ;
; -5.406 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.536     ; 2.380      ;
; -5.341 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.533     ; 2.318      ;
; -5.341 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.529     ; 2.322      ;
; -5.341 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.533     ; 2.318      ;
; -5.330 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.533     ; 2.307      ;
; -5.330 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.529     ; 2.311      ;
; -5.330 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.533     ; 2.307      ;
; -5.327 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.532     ; 2.305      ;
; -5.327 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.532     ; 2.305      ;
; -5.326 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.528     ; 2.308      ;
; -5.303 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.779     ; 2.034      ;
; -5.298 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.535     ; 2.273      ;
; -5.298 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.535     ; 2.273      ;
; -5.297 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.531     ; 2.276      ;
; -5.284 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.540     ; 2.254      ;
; -5.284 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.536     ; 2.258      ;
; -5.284 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.540     ; 2.254      ;
; -5.256 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.538     ; 2.228      ;
; -5.256 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.534     ; 2.232      ;
; -5.256 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.538     ; 2.228      ;
; -5.245 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.346     ; 2.909      ;
; -5.245 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.342     ; 2.913      ;
; -5.245 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.346     ; 2.909      ;
; -5.239 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.534     ; 2.215      ;
; -5.239 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.534     ; 2.215      ;
; -5.238 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.530     ; 2.218      ;
; -5.237 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.347     ; 2.900      ;
; -5.237 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.343     ; 2.904      ;
; -5.237 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.347     ; 2.900      ;
; -5.222 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.540     ; 2.192      ;
; -5.222 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.536     ; 2.196      ;
; -5.222 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.540     ; 2.192      ;
; -5.221 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.340     ; 2.891      ;
; -5.221 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.340     ; 2.891      ;
; -5.220 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.336     ; 2.894      ;
; -5.216 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.541     ; 2.185      ;
; -5.216 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.537     ; 2.189      ;
; -5.216 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.541     ; 2.185      ;
; -5.209 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.350     ; 2.869      ;
; -5.209 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.346     ; 2.873      ;
; -5.209 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.350     ; 2.869      ;
; -5.205 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.534     ; 2.181      ;
; -5.205 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.534     ; 2.181      ;
; -5.204 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.530     ; 2.184      ;
; -5.199 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.346     ; 2.863      ;
; -5.199 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.342     ; 2.867      ;
; -5.199 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.346     ; 2.863      ;
; -5.192 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.538     ; 2.164      ;
; -5.192 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.534     ; 2.168      ;
; -5.192 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.538     ; 2.164      ;
; -5.189 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.344     ; 2.855      ;
; -5.189 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.340     ; 2.859      ;
; -5.189 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.344     ; 2.855      ;
; -5.171 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.540     ; 2.141      ;
; -5.171 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -3.536     ; 2.145      ;
; -5.171 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.540     ; 2.141      ;
; -5.154 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.541     ; 2.123      ;
; -5.154 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.537     ; 2.127      ;
; -5.154 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.541     ; 2.123      ;
; -5.151 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.772     ; 1.889      ;
; -5.147 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.667     ; 1.990      ;
; -5.146 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.334     ; 2.822      ;
; -5.146 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.330     ; 2.826      ;
; -5.146 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.334     ; 2.822      ;
; -5.130 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -3.537     ; 2.103      ;
; -5.130 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.533     ; 2.107      ;
; -5.130 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -3.537     ; 2.103      ;
; -5.125 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.344     ; 2.791      ;
; -5.125 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.340     ; 2.795      ;
; -5.125 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.344     ; 2.791      ;
; -5.117 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.344     ; 2.783      ;
; -5.117 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.340     ; 2.787      ;
; -5.117 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.344     ; 2.783      ;
; -5.110 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.223     ; 2.897      ;
; -5.110 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.223     ; 2.897      ;
; -5.109 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.219     ; 2.900      ;
; -5.102 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.223     ; 2.889      ;
; -5.102 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.223     ; 2.889      ;
; -5.101 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.219     ; 2.892      ;
; -5.098 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.228     ; 2.880      ;
; -5.098 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 1.000        ; -3.228     ; 2.880      ;
; -5.097 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.224     ; 2.883      ;
; -5.095 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ; SW[0]        ; clk12M      ; 0.500        ; -3.169     ; 2.436      ;
; -5.095 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; SW[0]        ; clk12M      ; 0.500        ; -3.165     ; 2.440      ;
; -5.095 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; SW[0]        ; clk12M      ; 0.500        ; -3.169     ; 2.436      ;
; -5.089 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ; SW[0]        ; clk12M      ; 0.500        ; -3.167     ; 2.432      ;
; -5.089 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_datain_reg0     ; SW[0]        ; clk12M      ; 0.500        ; -3.163     ; 2.436      ;
; -5.089 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; SW[0]        ; clk12M      ; 0.500        ; -3.167     ; 2.432      ;
; -5.088 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 1.000        ; -3.338     ; 2.760      ;
; -5.088 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 1.000        ; -3.334     ; 2.764      ;
; -5.088 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.338     ; 2.760      ;
; -5.088 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -3.537     ; 2.061      ;
; -5.088 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -3.537     ; 2.061      ;
; -5.087 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[0]        ; clk12M      ; 1.000        ; -3.340     ; 2.757      ;
; -5.087 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; SW[0]        ; clk12M      ; 1.000        ; -3.336     ; 2.761      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.007 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[227] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.149      ; 5.247      ;
; -4.007 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.151      ; 5.251      ;
; -3.986 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.898      ; 5.818      ;
; -3.971 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.084      ; 5.250      ;
; -3.936 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.440      ; 5.580      ;
; -3.933 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[217] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.454      ; 5.577      ;
; -3.924 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[227] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.149      ; 5.164      ;
; -3.924 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.151      ; 5.168      ;
; -3.908 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.767      ; 5.476      ;
; -3.903 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.898      ; 5.735      ;
; -3.901 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.784      ; 5.476      ;
; -3.890 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.121      ; 7.778      ;
; -3.888 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.084      ; 5.167      ;
; -3.885 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.536      ; 5.615      ;
; -3.875 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.545      ; 5.613      ;
; -3.874 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.540      ; 5.614      ;
; -3.873 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[179] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.541      ; 5.615      ;
; -3.867 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[178] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.542      ; 5.613      ;
; -3.864 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.515      ; 5.578      ;
; -3.864 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.513      ; 5.580      ;
; -3.861 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[227] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.149      ; 5.101      ;
; -3.861 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.151      ; 5.105      ;
; -3.853 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.440      ; 5.497      ;
; -3.850 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[217] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.454      ; 5.494      ;
; -3.845 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[188] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.411      ; 5.444      ;
; -3.840 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.898      ; 5.672      ;
; -3.835 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.954      ; 5.591      ;
; -3.827 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[227] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.149      ; 5.067      ;
; -3.827 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[224] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.151      ; 5.071      ;
; -3.825 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.767      ; 5.393      ;
; -3.825 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.084      ; 5.104      ;
; -3.818 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.784      ; 5.393      ;
; -3.816 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[120] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.899      ; 5.508      ;
; -3.811 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.875      ; 7.905      ;
; -3.807 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.121      ; 7.695      ;
; -3.806 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.898      ; 5.638      ;
; -3.805 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[85]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.460      ; 5.568      ;
; -3.802 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.536      ; 5.532      ;
; -3.792 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.545      ; 5.530      ;
; -3.791 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[228] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.084      ; 5.070      ;
; -3.791 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.540      ; 5.531      ;
; -3.790 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.440      ; 5.434      ;
; -3.790 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[179] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.541      ; 5.532      ;
; -3.787 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[217] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.454      ; 5.431      ;
; -3.784 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[178] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.542      ; 5.530      ;
; -3.781 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.515      ; 5.495      ;
; -3.781 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.513      ; 5.497      ;
; -3.775 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[186] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.372      ; 5.444      ;
; -3.772 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[149] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.858      ; 5.430      ;
; -3.770 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[154] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.485      ; 5.344      ;
; -3.768 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[226] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.244      ; 5.444      ;
; -3.762 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.767      ; 5.330      ;
; -3.762 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[188] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.411      ; 5.361      ;
; -3.756 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.954      ; 5.512      ;
; -3.756 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[211] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.440      ; 5.400      ;
; -3.755 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.784      ; 5.330      ;
; -3.755 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[15]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.128      ; 5.095      ;
; -3.753 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[217] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.454      ; 5.397      ;
; -3.745 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[82]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.424      ; 5.369      ;
; -3.741 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[56]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.817      ; 5.493      ;
; -3.739 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.536      ; 5.469      ;
; -3.733 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.107      ; 7.607      ;
; -3.733 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[120] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.899      ; 5.425      ;
; -3.733 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[67]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.287      ; 5.315      ;
; -3.732 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[236] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.174      ; 5.097      ;
; -3.732 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[187] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.411      ; 5.443      ;
; -3.729 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.545      ; 5.467      ;
; -3.728 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.767      ; 5.296      ;
; -3.728 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.540      ; 5.468      ;
; -3.727 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[179] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.541      ; 5.469      ;
; -3.722 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[85]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.460      ; 5.485      ;
; -3.721 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.784      ; 5.296      ;
; -3.721 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[130] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.487      ; 5.499      ;
; -3.721 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[178] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.542      ; 5.467      ;
; -3.720 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[51]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.470      ; 5.390      ;
; -3.719 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[16]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.215      ; 5.137      ;
; -3.718 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[209] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.515      ; 5.432      ;
; -3.718 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[210] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.513      ; 5.434      ;
; -3.717 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[44]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.185      ; 5.094      ;
; -3.715 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[48]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.474      ; 5.390      ;
; -3.709 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.121      ; 7.597      ;
; -3.705 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[185] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.536      ; 5.435      ;
; -3.703 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[46]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.835      ; 5.339      ;
; -3.699 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[188] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.411      ; 5.298      ;
; -3.696 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[45]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.986      ; 5.477      ;
; -3.696 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[225] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.911      ; 5.410      ;
; -3.695 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[176] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.545      ; 5.433      ;
; -3.694 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[177] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.540      ; 5.434      ;
; -3.693 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[179] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.541      ; 5.435      ;
; -3.692 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[30]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.962      ; 5.588      ;
; -3.692 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[186] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.372      ; 5.361      ;
; -3.690 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[64]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.661      ; 5.144      ;
; -3.689 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.954      ; 5.445      ;
; -3.689 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[149] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.858      ; 5.347      ;
; -3.689 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 4.121      ; 7.577      ;
; -3.687 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[178] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.542      ; 5.433      ;
; -3.687 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[154] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.485      ; 5.261      ;
; -3.686 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[148] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.520      ; 5.398      ;
; -3.685 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[226] ; clk12M                                            ; SW[0]       ; 1.000        ; 1.244      ; 5.361      ;
; -3.684 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[84]  ; clk12M                                            ; SW[0]       ; 1.000        ; 1.488      ; 5.368      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.474 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.408      ; 0.559      ;
; 0.950 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.408      ; 0.583      ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                    ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.703 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.929      ; 3.306      ;
; -2.664 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.984      ; 3.400      ;
; -2.507 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 3.874      ;
; -2.506 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.989      ; 3.563      ;
; -2.494 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 3.887      ;
; -2.471 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.982      ; 3.591      ;
; -2.467 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.989      ; 3.602      ;
; -2.448 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.674      ; 3.306      ;
; -2.411 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 3.968      ;
; -2.409 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.729      ; 3.400      ;
; -2.400 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 3.926      ;
; -2.398 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 3.981      ;
; -2.394 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 3.932      ;
; -2.393 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.837      ; 3.524      ;
; -2.384 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 3.997      ;
; -2.380 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.988      ; 3.688      ;
; -2.371 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 4.010      ;
; -2.362 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.308      ; 4.026      ;
; -2.332 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.253      ; 4.001      ;
; -2.330 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.990      ; 3.740      ;
; -2.322 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.307      ; 4.065      ;
; -2.293 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.987      ; 3.774      ;
; -2.288 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 4.091      ;
; -2.285 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 4.041      ;
; -2.285 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 4.096      ;
; -2.277 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 4.103      ;
; -2.276 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 4.105      ;
; -2.275 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 4.104      ;
; -2.272 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 4.054      ;
; -2.267 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.308      ; 4.121      ;
; -2.264 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 4.116      ;
; -2.252 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.046      ; 3.874      ;
; -2.251 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.734      ; 3.563      ;
; -2.239 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.046      ; 3.887      ;
; -2.238 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.308      ; 4.150      ;
; -2.235 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.306      ; 4.151      ;
; -2.229 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.307      ; 4.158      ;
; -2.218 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.838      ; 3.700      ;
; -2.216 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.727      ; 3.591      ;
; -2.212 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.734      ; 3.602      ;
; -2.211 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.934      ; 3.803      ;
; -2.189 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 4.190      ;
; -2.186 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 4.140      ;
; -2.182 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.253      ; 4.151      ;
; -2.180 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 4.199      ;
; -2.177 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 4.149      ;
; -2.173 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.960      ; 3.867      ;
; -2.167 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.307      ; 4.220      ;
; -2.156 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.044      ; 3.968      ;
; -2.154 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 4.226      ;
; -2.147 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.308      ; 4.241      ;
; -2.145 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.991      ; 3.926      ;
; -2.143 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.044      ; 3.981      ;
; -2.142 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.306      ; 4.244      ;
; -2.141 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 4.239      ;
; -2.139 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.991      ; 3.932      ;
; -2.138 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.582      ; 3.524      ;
; -2.138 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.253      ; 4.195      ;
; -2.129 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.046      ; 3.997      ;
; -2.125 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.733      ; 3.688      ;
; -2.122 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.503      ; 3.461      ;
; -2.116 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.046      ; 4.010      ;
; -2.110 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.149      ; 4.119      ;
; -2.108 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 4.274      ;
; -2.107 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.053      ; 4.026      ;
; -2.107 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.905      ; 3.878      ;
; -2.097 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.149      ; 4.132      ;
; -2.095 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 4.287      ;
; -2.087 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 4.294      ;
; -2.080 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.306      ; 4.306      ;
; -2.077 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.998      ; 4.001      ;
; -2.077 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.958      ; 3.961      ;
; -2.075 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.735      ; 3.740      ;
; -2.075 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.253      ; 4.258      ;
; -2.074 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 4.307      ;
; -2.067 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.052      ; 4.065      ;
; -2.065 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.307      ; 4.322      ;
; -2.055 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 4.325      ;
; -2.046 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.308      ; 4.342      ;
; -2.046 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 4.334      ;
; -2.038 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.732      ; 3.774      ;
; -2.033 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.044      ; 4.091      ;
; -2.033 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.308      ; 4.355      ;
; -2.030 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.991      ; 4.041      ;
; -2.030 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.046      ; 4.096      ;
; -2.022 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.045      ; 4.103      ;
; -2.021 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.046      ; 4.105      ;
; -2.020 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.044      ; 4.104      ;
; -2.017 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.991      ; 4.054      ;
; -2.012 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.053      ; 4.121      ;
; -2.009 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.045      ; 4.116      ;
; -1.995 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.811      ; 3.896      ;
; -1.987 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.149      ; 4.242      ;
; -1.985 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 4.397      ;
; -1.983 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.053      ; 4.150      ;
; -1.980 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.051      ; 4.151      ;
; -1.980 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.308      ; 4.408      ;
; -1.978 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.306      ; 4.408      ;
; -1.974 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.052      ; 4.158      ;
; -1.974 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.149      ; 4.255      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.668 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.776      ; 0.532      ;
; -0.181 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.776      ; 0.519      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.361 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.456 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.655      ;
; 0.523 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.526 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.725      ;
; 0.526 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.725      ;
; 0.537 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.736      ;
; 0.542 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.741      ;
; 0.617 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.816      ;
; 0.631 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.830      ;
; 0.631 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.830      ;
; 0.653 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.853      ;
; 0.656 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.854      ;
; 0.658 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.859      ;
; 0.659 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.858      ;
; 0.664 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.863      ;
; 0.716 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.915      ;
; 0.743 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.942      ;
; 0.767 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.768 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.775 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.775 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.775 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.777 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.976      ;
; 0.782 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.981      ;
; 0.782 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.981      ;
; 0.802 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.001      ;
; 0.857 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.859 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.057      ;
; 0.863 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.062      ;
; 0.864 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.866 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.065      ;
; 0.871 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.876 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.075      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.077      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.077      ;
; 0.915 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.114      ;
; 0.923 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.121      ;
; 0.931 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.130      ;
; 0.948 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.147      ;
; 0.952 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
; 0.960 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.159      ;
; 0.965 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.164      ;
; 0.967 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.166      ;
; 0.972 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.171      ;
; 0.973 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.172      ;
; 0.974 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.173      ;
; 0.976 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.175      ;
; 0.988 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.187      ;
; 1.004 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.203      ;
; 1.004 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.203      ;
; 1.007 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.206      ;
; 1.013 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.212      ;
; 1.016 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.215      ;
; 1.016 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.215      ;
; 1.019 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.218      ;
; 1.039 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.238      ;
; 1.039 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.238      ;
; 1.043 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.242      ;
; 1.049 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.248      ;
; 1.063 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.262      ;
; 1.082 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.605      ;
; 1.087 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.636      ;
; 1.097 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.296      ;
; 1.098 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.297      ;
; 1.098 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.297      ;
; 1.099 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.298      ;
; 1.100 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.299      ;
; 1.101 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.300      ;
; 1.101 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.300      ;
; 1.111 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.310      ;
; 1.111 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.310      ;
; 1.112 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.311      ;
; 1.123 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.322      ;
; 1.127 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.326      ;
; 1.127 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.326      ;
; 1.127 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.326      ;
; 1.138 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.337      ;
; 1.139 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.337      ;
; 1.143 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.341      ;
; 1.151 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.350      ;
; 1.155 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.353      ;
; 1.159 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.358      ;
; 1.175 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.374      ;
; 1.177 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.376      ;
; 1.187 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.386      ;
; 1.188 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.387      ;
; 1.198 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.397      ;
; 1.210 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.409      ;
; 1.215 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.414      ;
; 1.216 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.415      ;
; 1.217 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.416      ;
; 1.220 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.419      ;
; 1.222 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.421      ;
; 1.225 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.424      ;
; 1.225 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.424      ;
; 1.228 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.422      ;
; 1.233 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.432      ;
; 1.233 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.432      ;
; 1.234 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.433      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk12M'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.390 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.568      ;
; 0.518 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.717      ;
; 0.521 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.719      ;
; 0.535 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.733      ;
; 0.546 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.724      ;
; 0.548 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.726      ;
; 0.560 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.738      ;
; 0.561 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.739      ;
; 0.563 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.741      ;
; 0.564 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.742      ;
; 0.565 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.743      ;
; 0.571 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.749      ;
; 0.708 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.034      ; 0.886      ;
; 0.764 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.962      ;
; 0.768 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.966      ;
; 0.770 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.968      ;
; 0.775 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 0.973      ;
; 0.785 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.968      ;
; 0.792 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.975      ;
; 0.792 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 0.977      ;
; 0.799 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 0.982      ;
; 0.799 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 0.984      ;
; 0.799 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 0.984      ;
; 0.801 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 0.986      ;
; 0.801 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 0.986      ;
; 0.822 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.005      ;
; 0.853 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.051      ;
; 0.857 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.918      ; 3.974      ;
; 0.864 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.054      ; 1.062      ;
; 0.881 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.064      ;
; 0.888 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.073      ;
; 0.890 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.075      ;
; 0.895 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.039      ; 1.078      ;
; 0.895 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.080      ;
; 0.897 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.082      ;
; 0.898 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.083      ;
; 0.950 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.135      ;
; 0.957 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.142      ;
; 0.994 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.179      ;
; 1.012 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.197      ;
; 1.038 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.042      ; 1.224      ;
; 1.045 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.919      ; 4.163      ;
; 1.061 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.930      ; 4.190      ;
; 1.064 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.918      ; 4.181      ;
; 1.072 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.914      ; 4.185      ;
; 1.082 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.267      ;
; 1.087 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.915      ; 4.201      ;
; 1.098 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.917      ; 4.214      ;
; 1.117 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.301      ;
; 1.134 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.319      ;
; 1.149 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.363      ;
; 1.152 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.042      ; 1.338      ;
; 1.176 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.361      ;
; 1.178 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.363      ;
; 1.205 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 2.922      ; 4.326      ;
; 1.207 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.918      ; 4.324      ;
; 1.237 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.451      ;
; 1.238 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.423      ;
; 1.261 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.040      ; 1.445      ;
; 1.262 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.930      ; 4.391      ;
; 1.268 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.453      ;
; 1.321 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.323      ; 1.788      ;
; 1.323 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.914      ; 4.436      ;
; 1.331 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.545      ;
; 1.333 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.547      ;
; 1.334 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.548      ;
; 1.334 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.548      ;
; 1.336 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.550      ;
; 1.337 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.929      ; 4.465      ;
; 1.344 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.913      ; 4.456      ;
; 1.353 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.911      ; 4.463      ;
; 1.356 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.908      ; 4.463      ;
; 1.356 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.541      ;
; 1.363 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.907      ; 4.469      ;
; 1.372 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.913      ; 4.484      ;
; 1.381 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; clk12M       ; clk12M      ; -0.500       ; 1.875      ; 2.945      ;
; 1.388 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 2.920      ; 4.507      ;
; 1.393 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.607      ;
; 1.393 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.578      ;
; 1.401 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.323      ; 1.868      ;
; 1.411 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.923      ; 4.533      ;
; 1.412 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 2.922      ; 4.533      ;
; 1.413 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 2.919      ; 4.531      ;
; 1.414 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.918      ; 4.531      ;
; 1.415 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.629      ;
; 1.417 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.918      ; 4.534      ;
; 1.419 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 2.914      ; 4.532      ;
; 1.421 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.905      ; 4.525      ;
; 1.426 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.042      ; 1.612      ;
; 1.427 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 2.934      ; 4.560      ;
; 1.427 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.323      ; 1.894      ;
; 1.429 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.930      ; 4.558      ;
; 1.430 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.070      ; 1.644      ;
; 1.431 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.922      ; 4.552      ;
; 1.435 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 2.919      ; 4.553      ;
; 1.436 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 2.920      ; 4.555      ;
; 1.436 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.621      ;
; 1.436 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.041      ; 1.621      ;
; 1.437 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 2.915      ; 4.551      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.655 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.641      ;
; -2.634 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.620      ;
; -2.634 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.620      ;
; -2.634 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.620      ;
; -2.634 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.620      ;
; -2.634 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.620      ;
; -2.497 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.490      ;
; -2.497 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.490      ;
; -2.497 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.490      ;
; -2.497 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.490      ;
; -2.497 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.490      ;
; -2.497 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.490      ;
; -2.497 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.490      ;
; -2.488 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.486      ;
; -2.466 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.452      ;
; -2.464 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.450      ;
; -2.464 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.450      ;
; -2.464 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.450      ;
; -2.464 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.450      ;
; -2.464 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.450      ;
; -2.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.350      ;
; -2.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.350      ;
; -2.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.350      ;
; -2.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.350      ;
; -2.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.350      ;
; -2.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.350      ;
; -2.357 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.350      ;
; -2.344 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.342      ;
; -2.336 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.641      ;
; -2.315 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.392      ; 2.643      ;
; -2.315 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.392      ; 2.643      ;
; -2.309 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.621      ;
; -2.309 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.621      ;
; -2.309 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.621      ;
; -2.309 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.621      ;
; -2.309 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.621      ;
; -2.275 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.587      ;
; -2.275 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.587      ;
; -2.275 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.587      ;
; -2.275 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.587      ;
; -2.275 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.587      ;
; -2.275 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.587      ;
; -2.270 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.374      ; 2.580      ;
; -2.251 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.250      ;
; -2.251 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.250      ;
; -2.251 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.250      ;
; -2.251 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.250      ;
; -2.251 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.250      ;
; -2.251 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.250      ;
; -2.251 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.250      ;
; -2.251 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.250      ;
; -2.237 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.235      ;
; -2.237 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.235      ;
; -2.237 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.235      ;
; -2.237 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.235      ;
; -2.237 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.235      ;
; -2.237 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.235      ;
; -2.237 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.235      ;
; -2.237 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.235      ;
; -2.237 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.235      ;
; -2.216 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.374      ; 2.526      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.184      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.184      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.184      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.184      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.184      ;
; -2.185 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.184      ;
; -2.156 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.398      ; 2.490      ;
; -2.156 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.398      ; 2.490      ;
; -2.156 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.398      ; 2.490      ;
; -2.147 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.452      ;
; -2.136 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.448      ;
; -2.136 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.448      ;
; -2.136 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.448      ;
; -2.136 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.448      ;
; -2.136 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.448      ;
; -2.132 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.392      ; 2.460      ;
; -2.132 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.392      ; 2.460      ;
; -2.115 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.374      ; 2.425      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.425      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.425      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.425      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.425      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.425      ;
; -2.113 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.425      ;
; -2.108 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.107      ;
; -2.108 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.107      ;
; -2.108 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.107      ;
; -2.108 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.107      ;
; -2.108 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.107      ;
; -2.108 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.107      ;
; -2.108 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.107      ;
; -2.108 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.063      ; 2.107      ;
; -2.096 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.094      ;
; -2.096 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.094      ;
; -2.096 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.094      ;
; -2.096 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.094      ;
; -2.096 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.094      ;
; -2.096 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.094      ;
; -2.096 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.062      ; 2.094      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                                    ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.166 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.241      ; 4.812      ;
; -0.793 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.119      ; 4.604      ;
; -0.774 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.145      ; 4.612      ;
; -0.696 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.126      ; 4.618      ;
; -0.691 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.127      ; 4.614      ;
; -0.670 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.147      ; 4.617      ;
; -0.667 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.234      ; 4.603      ;
; -0.664 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.120      ; 4.580      ;
; -0.623 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.241      ; 4.269      ;
; -0.596 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.118      ; 4.507      ;
; -0.538 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.147      ; 4.612      ;
; -0.537 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 1.000        ; 4.370      ; 4.812      ;
; -0.535 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.145      ; 4.607      ;
; -0.518 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.260      ; 4.709      ;
; -0.517 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.224      ; 4.146      ;
; -0.491 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.238      ; 4.134      ;
; -0.473 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.238      ; 4.116      ;
; -0.456 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.148      ; 4.399      ;
; -0.443 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.238      ; 4.086      ;
; -0.441 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.238      ; 4.084      ;
; -0.439 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.238      ; 4.082      ;
; -0.437 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.512      ; 4.354      ;
; -0.429 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.512      ; 4.346      ;
; -0.425 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.240      ; 4.362      ;
; -0.406 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.533      ;
; -0.405 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.533      ;
; -0.397 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.581      ; 4.194      ;
; -0.396 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.581      ; 4.194      ;
; -0.383 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.918      ; 4.517      ;
; -0.382 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.918      ; 4.517      ;
; -0.381 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.586      ; 4.183      ;
; -0.380 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.586      ; 4.183      ;
; -0.375 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.224      ; 4.004      ;
; -0.360 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.487      ;
; -0.359 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.487      ;
; -0.348 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.238      ; 3.991      ;
; -0.347 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.501      ;
; -0.345 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.472      ;
; -0.344 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.061      ; 4.505      ;
; -0.344 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.472      ;
; -0.338 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.724      ; 4.162      ;
; -0.330 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.055      ; 4.483      ;
; -0.328 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.501      ;
; -0.327 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.481      ;
; -0.326 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.061      ; 4.506      ;
; -0.325 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.056      ; 4.504      ;
; -0.324 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.055      ; 4.501      ;
; -0.324 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.063      ; 4.510      ;
; -0.322 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.729      ; 4.151      ;
; -0.321 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.725      ; 4.144      ;
; -0.319 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.062      ; 4.503      ;
; -0.319 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.724      ; 4.162      ;
; -0.316 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.726      ; 4.165      ;
; -0.315 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.725      ; 4.162      ;
; -0.309 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.062      ; 4.469      ;
; -0.309 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.482      ;
; -0.307 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.434      ;
; -0.307 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.056      ; 4.486      ;
; -0.306 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.434      ;
; -0.305 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.730      ; 4.133      ;
; -0.303 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.729      ; 4.151      ;
; -0.302 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.055      ; 4.479      ;
; -0.300 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.731      ; 4.154      ;
; -0.299 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.730      ; 4.151      ;
; -0.292 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.055      ; 4.445      ;
; -0.286 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.440      ;
; -0.275 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.918      ; 4.410      ;
; -0.274 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.918      ; 4.408      ;
; -0.270 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.397      ;
; -0.269 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.397      ;
; -0.269 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.055      ; 4.422      ;
; -0.267 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.440      ;
; -0.264 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.056      ; 4.443      ;
; -0.263 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.055      ; 4.440      ;
; -0.258 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.385      ;
; -0.257 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.385      ;
; -0.255 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.061      ; 4.416      ;
; -0.250 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.119      ; 4.061      ;
; -0.248 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.402      ;
; -0.245 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.372      ;
; -0.244 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.911      ; 4.372      ;
; -0.239 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.912      ; 4.499      ;
; -0.238 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 4.238      ; 3.881      ;
; -0.237 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.391      ;
; -0.237 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.061      ; 4.417      ;
; -0.235 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.063      ; 4.421      ;
; -0.231 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.055      ; 4.384      ;
; -0.231 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 4.145      ; 4.069      ;
; -0.230 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.062      ; 4.414      ;
; -0.230 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.582      ; 4.160      ;
; -0.229 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.402      ;
; -0.227 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.919      ; 4.494      ;
; -0.226 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.056      ; 4.405      ;
; -0.225 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.379      ;
; -0.225 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.055      ; 4.402      ;
; -0.224 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.910      ; 4.348      ;
; -0.220 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.062      ; 4.380      ;
; -0.219 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.918      ; 4.353      ;
; -0.219 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 5.054      ; 4.392      ;
; -0.218 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 4.917      ; 4.349      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.074 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.043      ; 2.602      ;
; -1.074 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.043      ; 2.602      ;
; -1.074 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.043      ; 2.602      ;
; -1.074 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.043      ; 2.602      ;
; -0.771 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.043      ; 2.799      ;
; -0.771 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.043      ; 2.799      ;
; -0.771 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.043      ; 2.799      ;
; -0.771 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.043      ; 2.799      ;
; -0.723 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.319      ; 2.527      ;
; -0.723 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 1.319      ; 2.527      ;
; -0.715 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 1.303      ; 2.503      ;
; -0.715 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.303      ; 2.503      ;
; -0.685 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.305      ; 2.475      ;
; -0.685 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.305      ; 2.475      ;
; -0.685 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.305      ; 2.475      ;
; -0.685 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.305      ; 2.475      ;
; -0.685 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 1.305      ; 2.475      ;
; -0.685 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 1.305      ; 2.475      ;
; -0.685 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 1.305      ; 2.475      ;
; -0.685 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 1.305      ; 2.475      ;
; -0.409 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.303      ; 2.697      ;
; -0.409 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.303      ; 2.697      ;
; -0.405 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 1.319      ; 2.709      ;
; -0.405 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 1.319      ; 2.709      ;
; -0.360 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.305      ; 2.650      ;
; -0.360 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.305      ; 2.650      ;
; -0.360 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.305      ; 2.650      ;
; -0.360 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.305      ; 2.650      ;
; -0.360 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 1.305      ; 2.650      ;
; -0.360 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 1.305      ; 2.650      ;
; -0.360 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 1.305      ; 2.650      ;
; -0.360 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 1.305      ; 2.650      ;
; 0.455  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 2.572      ; 2.602      ;
; 0.455  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 2.572      ; 2.602      ;
; 0.455  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 2.572      ; 2.602      ;
; 0.455  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 2.572      ; 2.602      ;
; 0.758  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 2.572      ; 2.799      ;
; 0.758  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 2.572      ; 2.799      ;
; 0.758  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 2.572      ; 2.799      ;
; 0.758  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 2.572      ; 2.799      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.954 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.782      ; 1.908      ;
; -3.829 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.905      ; 2.156      ;
; -3.751 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.780      ; 2.109      ;
; -3.736 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.960      ; 2.304      ;
; -3.699 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.527      ; 1.908      ;
; -3.697 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.960      ; 2.343      ;
; -3.693 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.958      ; 2.345      ;
; -3.693 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.959      ; 2.346      ;
; -3.692 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.961      ; 2.349      ;
; -3.680 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.806      ; 2.206      ;
; -3.652 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.123      ; 2.551      ;
; -3.635 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.808      ; 2.253      ;
; -3.611 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.782      ; 2.251      ;
; -3.607 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.123      ; 2.596      ;
; -3.606 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.123      ; 2.597      ;
; -3.593 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.123      ; 2.610      ;
; -3.574 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.650      ; 2.156      ;
; -3.570 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.808      ; 2.318      ;
; -3.569 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.805      ; 2.316      ;
; -3.569 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.929      ; 2.440      ;
; -3.556 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.123      ; 2.647      ;
; -3.530 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 2.796      ;
; -3.529 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.809      ; 2.360      ;
; -3.507 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.123      ; 2.696      ;
; -3.500 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.905      ; 2.485      ;
; -3.498 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.123      ; 2.705      ;
; -3.496 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.525      ; 2.109      ;
; -3.496 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 2.830      ;
; -3.494 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.809      ; 2.395      ;
; -3.492 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.809      ; 2.397      ;
; -3.484 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.804      ; 2.400      ;
; -3.484 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 2.842      ;
; -3.481 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.705      ; 2.304      ;
; -3.476 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.984      ; 2.588      ;
; -3.471 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 2.855      ;
; -3.453 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.782      ; 2.409      ;
; -3.449 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.121      ; 2.752      ;
; -3.442 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.705      ; 2.343      ;
; -3.438 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.703      ; 2.345      ;
; -3.438 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.704      ; 2.346      ;
; -3.437 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.706      ; 2.349      ;
; -3.437 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 2.944      ;
; -3.437 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.984      ; 2.627      ;
; -3.434 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 2.892      ;
; -3.433 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.982      ; 2.629      ;
; -3.433 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.983      ; 2.630      ;
; -3.431 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.985      ; 2.634      ;
; -3.425 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.551      ; 2.206      ;
; -3.415 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.780      ; 2.445      ;
; -3.411 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.121      ; 2.790      ;
; -3.407 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.960      ; 2.633      ;
; -3.403 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 2.978      ;
; -3.403 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.121      ; 2.798      ;
; -3.398 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 2.983      ;
; -3.397 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.868      ; 2.551      ;
; -3.394 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 2.985      ;
; -3.394 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 2.986      ;
; -3.392 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 2.990      ;
; -3.391 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 2.990      ;
; -3.390 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.121      ; 2.811      ;
; -3.385 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 2.941      ;
; -3.380 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.553      ; 2.253      ;
; -3.378 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 3.003      ;
; -3.376 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.246      ; 2.950      ;
; -3.375 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.832      ; 2.537      ;
; -3.368 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.960      ; 2.672      ;
; -3.364 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 3.017      ;
; -3.364 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.958      ; 2.674      ;
; -3.364 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.959      ; 2.675      ;
; -3.362 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.961      ; 2.679      ;
; -3.360 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 3.019      ;
; -3.360 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 3.020      ;
; -3.358 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 3.024      ;
; -3.356 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.527      ; 2.251      ;
; -3.353 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.121      ; 2.848      ;
; -3.352 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.868      ; 2.596      ;
; -3.352 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 3.029      ;
; -3.351 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.868      ; 2.597      ;
; -3.348 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 3.031      ;
; -3.348 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 3.032      ;
; -3.346 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 3.036      ;
; -3.341 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 3.040      ;
; -3.339 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 3.042      ;
; -3.338 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.868      ; 2.610      ;
; -3.336 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.149      ; 2.893      ;
; -3.335 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 3.044      ;
; -3.335 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 3.045      ;
; -3.333 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 3.049      ;
; -3.331 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.905      ; 2.654      ;
; -3.315 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.553      ; 2.318      ;
; -3.314 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.550      ; 2.316      ;
; -3.314 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.674      ; 2.440      ;
; -3.310 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.832      ; 2.602      ;
; -3.309 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.829      ; 2.600      ;
; -3.306 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.808      ; 2.582      ;
; -3.304 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.121      ; 2.897      ;
; -3.302 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.149      ; 2.927      ;
; -3.302 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.301      ; 3.079      ;
; -3.301 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.868      ; 2.647      ;
; -3.298 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.299      ; 3.081      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk12M'                                                                                                ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.159 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 2.694      ; 2.709      ;
; -0.159 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 2.694      ; 2.709      ;
; -0.159 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 2.694      ; 2.709      ;
; -0.159 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 2.694      ; 2.709      ;
; 0.149  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 2.694      ; 2.517      ;
; 0.149  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 2.694      ; 2.517      ;
; 0.149  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 2.694      ; 2.517      ;
; 0.149  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 2.694      ; 2.517      ;
; 1.016  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.376      ; 2.566      ;
; 1.016  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.376      ; 2.566      ;
; 1.016  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.376      ; 2.566      ;
; 1.016  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.376      ; 2.566      ;
; 1.016  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.376      ; 2.566      ;
; 1.016  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.376      ; 2.566      ;
; 1.016  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.376      ; 2.566      ;
; 1.016  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.376      ; 2.566      ;
; 1.059  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.390      ; 2.623      ;
; 1.059  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.390      ; 2.623      ;
; 1.064  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 1.373      ; 2.611      ;
; 1.064  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 1.373      ; 2.611      ;
; 1.346  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.376      ; 2.396      ;
; 1.346  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.376      ; 2.396      ;
; 1.346  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.376      ; 2.396      ;
; 1.346  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.376      ; 2.396      ;
; 1.346  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.376      ; 2.396      ;
; 1.346  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.376      ; 2.396      ;
; 1.346  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.376      ; 2.396      ;
; 1.346  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.376      ; 2.396      ;
; 1.375  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.373      ; 2.422      ;
; 1.375  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 1.373      ; 2.422      ;
; 1.381  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 1.390      ; 2.445      ;
; 1.381  ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.390      ; 2.445      ;
; 1.433  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 1.102      ; 2.709      ;
; 1.433  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 1.102      ; 2.709      ;
; 1.433  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 1.102      ; 2.709      ;
; 1.433  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 1.102      ; 2.709      ;
; 1.741  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 1.102      ; 2.517      ;
; 1.741  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 1.102      ; 2.517      ;
; 1.741  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 1.102      ; 2.517      ;
; 1.741  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 1.102      ; 2.517      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.142 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.814      ;
; 1.142 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.814      ;
; 1.256 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.276      ;
; 1.256 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.276      ;
; 1.256 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.276      ;
; 1.286 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.958      ;
; 1.286 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.958      ;
; 1.302 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.741      ; 2.297      ;
; 1.326 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.997      ;
; 1.326 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.997      ;
; 1.326 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.997      ;
; 1.326 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.997      ;
; 1.326 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.997      ;
; 1.326 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.997      ;
; 1.349 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.347      ;
; 1.349 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.347      ;
; 1.349 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.347      ;
; 1.349 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.347      ;
; 1.349 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.347      ;
; 1.349 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.347      ;
; 1.353 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.741      ; 2.348      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.029      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.029      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.029      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.029      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.029      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.029      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.029      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.029      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.029      ;
; 1.367 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.760      ; 2.381      ;
; 1.367 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.760      ; 2.381      ;
; 1.371 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.042      ;
; 1.371 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.042      ;
; 1.371 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.042      ;
; 1.371 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.042      ;
; 1.371 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.042      ;
; 1.371 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.042      ;
; 1.371 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.042      ;
; 1.371 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.042      ;
; 1.372 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.369      ;
; 1.372 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.369      ;
; 1.372 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.369      ;
; 1.372 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.369      ;
; 1.372 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.369      ;
; 1.383 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.373      ;
; 1.392 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.412      ;
; 1.392 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.412      ;
; 1.392 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.412      ;
; 1.447 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.118      ;
; 1.447 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.118      ;
; 1.447 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.118      ;
; 1.447 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.118      ;
; 1.447 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.118      ;
; 1.447 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.118      ;
; 1.452 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.741      ; 2.447      ;
; 1.498 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.168      ;
; 1.498 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.168      ;
; 1.498 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.168      ;
; 1.498 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.168      ;
; 1.498 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.168      ;
; 1.498 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.168      ;
; 1.498 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.168      ;
; 1.498 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.168      ;
; 1.498 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.168      ;
; 1.504 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.741      ; 2.499      ;
; 1.507 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.505      ;
; 1.507 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.505      ;
; 1.507 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.505      ;
; 1.507 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.505      ;
; 1.507 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.505      ;
; 1.507 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.505      ;
; 1.511 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.182      ;
; 1.511 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.182      ;
; 1.511 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.182      ;
; 1.511 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.182      ;
; 1.511 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.182      ;
; 1.511 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.182      ;
; 1.511 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.182      ;
; 1.511 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.182      ;
; 1.541 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.538      ;
; 1.541 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.538      ;
; 1.541 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.538      ;
; 1.541 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.538      ;
; 1.541 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.538      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.760      ; 2.559      ;
; 1.545 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.760      ; 2.559      ;
; 1.567 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.557      ;
; 1.598 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.268      ;
; 1.611 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.276      ;
; 1.611 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.276      ;
; 1.611 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.276      ;
; 1.611 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.276      ;
; 1.611 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.276      ;
; 1.611 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.276      ;
; 1.611 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.276      ;
; 1.713 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.371      ;
; 1.713 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.371      ;
; 1.713 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.371      ;
; 1.713 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.371      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.212 ; -1.212       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|combout  ;
; -1.207 ; -1.207       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.207 ; -1.207       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|datab    ;
; -1.206 ; -1.206       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]|datad         ;
; -1.205 ; -1.205       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]|datac         ;
; -1.200 ; -1.200       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[10]    ;
; -1.199 ; -1.199       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]|datad        ;
; -1.186 ; -1.186       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -1.185 ; -1.185       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]~1875|combout  ;
; -1.183 ; -1.183       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -1.182 ; -1.182       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|datac   ;
; -1.182 ; -1.182       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[40]    ;
; -1.181 ; -1.181       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|datab   ;
; -1.180 ; -1.180       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]~1875|datab    ;
; -1.178 ; -1.178       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|combout ;
; -1.176 ; -1.176       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[226]   ;
; -1.175 ; -1.175       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1985|combout  ;
; -1.174 ; -1.174       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1857|combout ;
; -1.155 ; -1.155       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]~1830|datad   ;
; -1.154 ; -1.154       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]|datad        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]|datad        ;
; -1.150 ; -1.150       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1883|combout ;
; -1.147 ; -1.147       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]~1874|combout  ;
; -1.141 ; -1.141       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]|datad         ;
; -1.140 ; -1.140       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -1.134 ; -1.134       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]~1829|combout ;
; -1.133 ; -1.133       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]~1846|combout ;
; -1.133 ; -1.133       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]~1830|combout ;
; -1.131 ; -1.131       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[149]   ;
; -1.130 ; -1.130       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[136]   ;
; -1.128 ; -1.128       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]~1846|datab   ;
; -1.122 ; -1.122       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2024|datac   ;
; -1.120 ; -1.120       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]~2008|combout  ;
; -1.119 ; -1.119       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2024|combout ;
; -1.118 ; -1.118       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[110]   ;
; -1.117 ; -1.117       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[67]    ;
; -1.115 ; -1.115       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]~2008|datab    ;
; -1.101 ; -1.101       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]|datac          ;
; -1.099 ; -1.099       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[5]     ;
; -1.096 ; -1.096       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]|datac        ;
; -1.095 ; -1.095       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]~1845|combout ;
; -1.094 ; -1.094       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -1.092 ; -1.092       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2023|combout ;
; -1.090 ; -1.090       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Parity_register[33]~1898|combout  ;
; -1.084 ; -1.084       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]|datac          ;
; -1.082 ; -1.082       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]~2007|combout  ;
; -1.082 ; -1.082       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -1.077 ; -1.077       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]|datad        ;
; -1.074 ; -1.074       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]~1892|datac     ;
; -1.071 ; -1.071       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]|datad          ;
; -1.070 ; -1.070       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]~1892|combout   ;
; -1.068 ; -1.068       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[33]    ;
; -1.066 ; -1.066       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|combout ;
; -1.064 ; -1.064       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -1.064 ; -1.064       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]~2012|combout   ;
; -1.063 ; -1.063       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]|datad        ;
; -1.063 ; -1.063       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Parity_register[33]|datac         ;
; -1.061 ; -1.061       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|dataa   ;
; -1.059 ; -1.059       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datad          ;
; -1.059 ; -1.059       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datab     ;
; -1.059 ; -1.059       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]~2012|datab     ;
; -1.059 ; -1.059       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|datac     ;
; -1.057 ; -1.057       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]~1976|combout ;
; -1.056 ; -1.056       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[8]     ;
; -1.055 ; -1.055       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -1.053 ; -1.053       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[125]   ;
; -1.052 ; -1.052       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]~1976|datab   ;
; -1.047 ; -1.047       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[3]     ;
; -1.046 ; -1.046       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]~1838|datac   ;
; -1.043 ; -1.043       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]~1891|combout   ;
; -1.042 ; -1.042       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]~1838|combout ;
; -1.042 ; -1.042       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|datad     ;
; -1.040 ; -1.040       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[138]   ;
; -1.038 ; -1.038       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]|datab          ;
; -1.036 ; -1.036       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[33]|datac         ;
; -1.035 ; -1.035       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.031 ; -1.031       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[33]    ;
; -1.028 ; -1.028       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -1.027 ; -1.027       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2013|combout   ;
; -1.026 ; -1.026       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]~2011|combout   ;
; -1.024 ; -1.024       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1803|combout ;
; -1.024 ; -1.024       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[29]~1974|combout  ;
; -1.022 ; -1.022       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[29]|datac         ;
; -1.022 ; -1.022       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1879|combout   ;
; -1.019 ; -1.019       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]~1975|combout ;
; -1.019 ; -1.019       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[29]~1974|dataa    ;
; -1.019 ; -1.019       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|combout   ;
; -1.017 ; -1.017       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[97]|datad         ;
; -1.017 ; -1.017       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[29]    ;
; -1.015 ; -1.015       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]~1837|combout ;
; -1.007 ; -1.007       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[33]~1898|combout  ;
; -1.002 ; -1.002       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[33]~1898|dataa    ;
; -0.999 ; -0.999       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[193]~1736|combout ;
; -0.996 ; -0.996       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[133]|datac        ;
; -0.996 ; -0.996       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[97]~1908|combout  ;
; -0.994 ; -0.994       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[193]~1736|dataa   ;
; -0.993 ; -0.993       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[97]    ;
; -0.991 ; -0.991       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[97]~1908|datab    ;
; -0.991 ; -0.991       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[133]   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.786  ; 9.786        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.786  ; 9.786        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                                                                                             ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                                                                                             ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                                                                                             ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                                                                                             ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                                                                                            ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                                                                                            ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                                                                                            ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                                                                                            ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                                                                                              ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                                                                                              ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                                                                                              ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                                                                                              ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.617 ; 19.833       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 19.623 ; 19.839       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 639.750  ; 639.966      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.848  ; 640.032      ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.984  ; 639.984      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 639.984  ; 639.984      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 639.990  ; 639.990      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.008  ; 640.008      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 640.015  ; 640.015      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 640.015  ; 640.015      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 1278.000 ; 1280.000     ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 7.266 ; 7.596 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.284 ; 5.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 7.266 ; 7.596 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 7.435 ; 7.803 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.491 ; 5.625 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 4.914 ; 5.002 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 7.435 ; 7.803 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 3.963 ; 4.326 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.792 ; 1.938 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 3.963 ; 4.326 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 3.632 ; 3.946 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.161 ; 2.262 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 3.632 ; 3.946 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 5.235 ; 5.620 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 2.934 ; 3.093 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 5.235 ; 5.620 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 2.320 ; 2.794 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 1.602 ; 2.058 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 2.421 ; 2.944 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 1.893 ; 2.370 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 3.995 ; 4.441 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 3.995 ; 4.441 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.071 ; -3.378 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.278 ; -3.381 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.071 ; -3.378 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.315 ; -1.416 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.879 ; -2.017 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.315 ; -1.416 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.736 ; -4.087 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.634  ; 1.487  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.634  ; 1.487  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.606 ; -0.956 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.489  ; 1.368  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.489  ; 1.368  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.351 ; -0.719 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 0.069  ; -0.283 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -0.887 ; -1.121 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -3.158 ; -3.455 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.223 ; -0.573 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.144 ; -0.484 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 0.069  ; -0.283 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.196 ; -0.561 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.736 ; -2.143 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.736 ; -2.143 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.774 ; 4.752 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.774 ; 4.752 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.024 ; 4.012 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.053 ; 4.042 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.223 ; 4.163 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.260 ; 4.235 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.260 ; 4.235 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.998 ; 3.961 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.028 ; 4.006 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.992 ; 3.960 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.155 ; 3.172 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.743 ; 4.709 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.476 ; 4.471 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.718 ; 4.635 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.719 ; 4.696 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.743 ; 4.709 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.353 ; 3.338 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.614 ; 3.601 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.342 ; 4.320 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.614 ; 3.601 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.643 ; 3.630 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.806 ; 3.746 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.584 ; 3.552 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.842 ; 3.816 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.591 ; 3.554 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.618 ; 3.596 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.584 ; 3.552 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.788 ; 2.804 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.057 ; 4.051 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.057 ; 4.051 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.288 ; 4.208 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.288 ; 4.266 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.305 ; 4.270 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.974 ; 2.958 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -8.071 ; -735.686      ;
; clk12M                                              ; -3.603 ; -546.807      ;
; SW[0]                                               ; -2.451 ; -606.179      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.396  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -2.197 ; -167.971      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.409 ; -0.409        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.218  ; 0.000         ;
; clk12M                                              ; 0.232  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.080 ; -107.453      ;
; SW[0]                                             ; -0.550 ; -5.004        ;
; clk12M                                            ; -0.428 ; -3.640        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -2.988 ; -61.061       ;
; clk12M                                            ; 0.054  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.686  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -542.360      ;
; clk12M                                              ; -1.000  ; -188.000      ;
; CLOCK_50                                            ; 9.584   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.605  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.782 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -8.071 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.815     ; 4.184      ;
; -7.950 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 4.066      ;
; -7.948 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 4.064      ;
; -7.948 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 4.064      ;
; -7.945 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 4.061      ;
; -7.906 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.495     ; 4.339      ;
; -7.861 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 3.977      ;
; -7.860 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 3.976      ;
; -7.807 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.477     ; 4.258      ;
; -7.794 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 3.910      ;
; -7.785 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 4.221      ;
; -7.783 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 4.219      ;
; -7.783 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 4.219      ;
; -7.780 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 4.216      ;
; -7.779 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.886     ; 4.821      ;
; -7.772 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 3.888      ;
; -7.771 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 3.887      ;
; -7.756 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.260     ; 4.424      ;
; -7.728 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.409     ; 4.247      ;
; -7.696 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 4.132      ;
; -7.695 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 4.131      ;
; -7.686 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.474     ; 4.140      ;
; -7.685 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.130     ; 4.483      ;
; -7.684 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 3.800      ;
; -7.684 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.474     ; 4.138      ;
; -7.684 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.474     ; 4.138      ;
; -7.681 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.474     ; 4.135      ;
; -7.680 ; RAMs_drive:RAM_controller|Parity_register[126] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.495     ; 4.113      ;
; -7.665 ; RAMs_drive:RAM_controller|Parity_register[58]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.113     ; 5.480      ;
; -7.661 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.603     ; 3.986      ;
; -7.658 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.883     ; 4.703      ;
; -7.656 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.883     ; 4.701      ;
; -7.656 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.883     ; 4.701      ;
; -7.653 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.883     ; 4.698      ;
; -7.642 ; RAMs_drive:RAM_controller|Parity_register[123] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.923     ; 4.647      ;
; -7.641 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.762     ; 4.807      ;
; -7.634 ; RAMs_drive:RAM_controller|Parity_register[73]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.344     ; 4.218      ;
; -7.629 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 4.065      ;
; -7.628 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 4.299      ;
; -7.626 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 4.297      ;
; -7.626 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 4.297      ;
; -7.623 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 4.294      ;
; -7.617 ; RAMs_drive:RAM_controller|Parity_register[169] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.879     ; 4.666      ;
; -7.615 ; RAMs_drive:RAM_controller|Parity_register[59]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.814     ; 4.729      ;
; -7.614 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.735     ; 4.807      ;
; -7.609 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.812     ; 3.725      ;
; -7.607 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.406     ; 4.129      ;
; -7.607 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 4.043      ;
; -7.607 ; RAMs_drive:RAM_controller|Parity_register[132] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.037     ; 4.498      ;
; -7.606 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 4.042      ;
; -7.605 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.406     ; 4.127      ;
; -7.605 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.406     ; 4.127      ;
; -7.602 ; RAMs_drive:RAM_controller|Parity_register[8]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.406     ; 4.124      ;
; -7.598 ; RAMs_drive:RAM_controller|Parity_register[173] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.081     ; 4.445      ;
; -7.597 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.474     ; 4.051      ;
; -7.596 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.474     ; 4.050      ;
; -7.593 ; RAMs_drive:RAM_controller|Parity_register[98]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.166     ; 4.355      ;
; -7.593 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.180     ; 4.341      ;
; -7.591 ; RAMs_drive:RAM_controller|Parity_register[183] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.114     ; 4.405      ;
; -7.587 ; RAMs_drive:RAM_controller|Parity_register[137] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.065     ; 4.450      ;
; -7.582 ; RAMs_drive:RAM_controller|Parity_register[88]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.074     ; 4.436      ;
; -7.578 ; RAMs_drive:RAM_controller|Parity_register[66]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.601     ; 4.905      ;
; -7.578 ; RAMs_drive:RAM_controller|Parity_register[5]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.794     ; 4.712      ;
; -7.574 ; RAMs_drive:RAM_controller|Parity_register[127] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.313     ; 4.189      ;
; -7.569 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.883     ; 4.614      ;
; -7.568 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.883     ; 4.613      ;
; -7.559 ; RAMs_drive:RAM_controller|Parity_register[126] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 3.995      ;
; -7.557 ; RAMs_drive:RAM_controller|Parity_register[126] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 3.993      ;
; -7.557 ; RAMs_drive:RAM_controller|Parity_register[126] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 3.993      ;
; -7.557 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.127     ; 4.358      ;
; -7.555 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.127     ; 4.356      ;
; -7.555 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.127     ; 4.356      ;
; -7.554 ; RAMs_drive:RAM_controller|Parity_register[126] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 3.990      ;
; -7.552 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.127     ; 4.353      ;
; -7.551 ; RAMs_drive:RAM_controller|Parity_register[38]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.475     ; 4.004      ;
; -7.550 ; RAMs_drive:RAM_controller|Parity_register[11]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.524     ; 3.954      ;
; -7.550 ; RAMs_drive:RAM_controller|Parity_register[7]   ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.387     ; 4.091      ;
; -7.548 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 4.219      ;
; -7.547 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 4.218      ;
; -7.544 ; RAMs_drive:RAM_controller|Parity_register[93]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.210     ; 4.262      ;
; -7.544 ; RAMs_drive:RAM_controller|Parity_register[58]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.110     ; 5.362      ;
; -7.542 ; RAMs_drive:RAM_controller|Parity_register[58]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.110     ; 5.360      ;
; -7.542 ; RAMs_drive:RAM_controller|Parity_register[58]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.110     ; 5.360      ;
; -7.540 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 3.868      ;
; -7.539 ; RAMs_drive:RAM_controller|Parity_register[58]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.110     ; 5.357      ;
; -7.538 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 3.866      ;
; -7.538 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 3.866      ;
; -7.536 ; RAMs_drive:RAM_controller|Parity_register[168] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.868     ; 4.596      ;
; -7.535 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.600     ; 3.863      ;
; -7.531 ; RAMs_drive:RAM_controller|Parity_register[118] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.893     ; 4.566      ;
; -7.530 ; RAMs_drive:RAM_controller|Parity_register[23]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.474     ; 3.984      ;
; -7.530 ; RAMs_drive:RAM_controller|Parity_register[198] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.130     ; 4.328      ;
; -7.523 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.194     ; 4.257      ;
; -7.521 ; RAMs_drive:RAM_controller|Parity_register[123] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.920     ; 4.529      ;
; -7.520 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.759     ; 4.689      ;
; -7.520 ; RAMs_drive:RAM_controller|Parity_register[125] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.276     ; 4.172      ;
; -7.519 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|blue[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.492     ; 3.955      ;
; -7.519 ; RAMs_drive:RAM_controller|Parity_register[123] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.920     ; 4.527      ;
; -7.519 ; RAMs_drive:RAM_controller|Parity_register[123] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.920     ; 4.527      ;
; -7.518 ; RAMs_drive:RAM_controller|Parity_register[33]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.759     ; 4.687      ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk12M'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.603 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.690     ; 1.412      ;
; -3.590 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.530     ; 1.559      ;
; -3.590 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.530     ; 1.559      ;
; -3.588 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.527     ; 1.560      ;
; -3.557 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.533     ; 1.523      ;
; -3.557 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.533     ; 1.523      ;
; -3.555 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.530     ; 1.524      ;
; -3.542 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.528     ; 1.513      ;
; -3.542 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.528     ; 1.513      ;
; -3.540 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.525     ; 1.514      ;
; -3.509 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.531     ; 1.477      ;
; -3.509 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.531     ; 1.477      ;
; -3.507 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.528     ; 1.478      ;
; -3.498 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.685     ; 1.312      ;
; -3.497 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.534     ; 1.462      ;
; -3.497 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.534     ; 1.462      ;
; -3.495 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.531     ; 1.463      ;
; -3.491 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.530     ; 1.460      ;
; -3.491 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.530     ; 1.460      ;
; -3.489 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.527     ; 1.461      ;
; -3.487 ; RAMs_drive:RAM_controller|writeDir_16[11] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.608     ; 1.378      ;
; -3.479 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.529     ; 1.449      ;
; -3.479 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.529     ; 1.449      ;
; -3.477 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.526     ; 1.450      ;
; -3.462 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.532     ; 1.429      ;
; -3.462 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.532     ; 1.429      ;
; -3.460 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.529     ; 1.430      ;
; -3.452 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.533     ; 1.418      ;
; -3.452 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.533     ; 1.418      ;
; -3.450 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.530     ; 1.419      ;
; -3.450 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.531     ; 1.418      ;
; -3.450 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.531     ; 1.418      ;
; -3.448 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.528     ; 1.419      ;
; -3.447 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.537     ; 1.409      ;
; -3.447 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.534     ; 1.412      ;
; -3.447 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.537     ; 1.409      ;
; -3.446 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.536     ; 1.409      ;
; -3.446 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.536     ; 1.409      ;
; -3.444 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.533     ; 1.410      ;
; -3.437 ; RAMs_drive:RAM_controller|writeDir_16[3]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.610     ; 1.326      ;
; -3.435 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.672     ; 1.262      ;
; -3.427 ; RAMs_drive:RAM_controller|writeDir_16[3]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.604     ; 1.322      ;
; -3.421 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.537     ; 1.383      ;
; -3.421 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.537     ; 1.383      ;
; -3.419 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.534     ; 1.384      ;
; -3.407 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.613     ; 1.293      ;
; -3.406 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.539     ; 1.366      ;
; -3.406 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.539     ; 1.366      ;
; -3.404 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.536     ; 1.367      ;
; -3.401 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.535     ; 1.365      ;
; -3.401 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.535     ; 1.365      ;
; -3.399 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.532     ; 1.366      ;
; -3.397 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.614     ; 1.282      ;
; -3.396 ; RAMs_drive:RAM_controller|writeDir_16[12] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.616     ; 1.279      ;
; -3.383 ; RAMs_drive:RAM_controller|writeDir_16[4]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.510     ; 1.372      ;
; -3.375 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.533     ; 1.341      ;
; -3.375 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.530     ; 1.344      ;
; -3.375 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.533     ; 1.341      ;
; -3.373 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.684     ; 1.188      ;
; -3.373 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.535     ; 1.337      ;
; -3.373 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.535     ; 1.337      ;
; -3.371 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.532     ; 1.338      ;
; -3.359 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg          ; SW[0]        ; clk12M      ; 0.500        ; -2.271     ; 1.587      ;
; -3.359 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0    ; SW[0]        ; clk12M      ; 0.500        ; -2.271     ; 1.587      ;
; -3.358 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.537     ; 1.320      ;
; -3.358 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.537     ; 1.320      ;
; -3.357 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0     ; SW[0]        ; clk12M      ; 0.500        ; -2.268     ; 1.588      ;
; -3.356 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.534     ; 1.321      ;
; -3.352 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg          ; SW[0]        ; clk12M      ; 0.500        ; -2.270     ; 1.581      ;
; -3.352 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_address_reg0    ; SW[0]        ; clk12M      ; 0.500        ; -2.270     ; 1.581      ;
; -3.351 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.686     ; 1.164      ;
; -3.350 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_datain_reg0     ; SW[0]        ; clk12M      ; 0.500        ; -2.267     ; 1.582      ;
; -3.349 ; RAMs_drive:RAM_controller|writeDir_16[1]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.666     ; 1.182      ;
; -3.343 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg          ; SW[0]        ; clk12M      ; 0.500        ; -2.270     ; 1.572      ;
; -3.343 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0    ; SW[0]        ; clk12M      ; 0.500        ; -2.270     ; 1.572      ;
; -3.341 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0     ; SW[0]        ; clk12M      ; 0.500        ; -2.267     ; 1.573      ;
; -3.340 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.500        ; -2.535     ; 1.304      ;
; -3.340 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.535     ; 1.304      ;
; -3.338 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.532     ; 1.305      ;
; -3.332 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg          ; SW[0]        ; clk12M      ; 0.500        ; -2.276     ; 1.555      ;
; -3.332 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0    ; SW[0]        ; clk12M      ; 0.500        ; -2.276     ; 1.555      ;
; -3.332 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg          ; SW[0]        ; clk12M      ; 0.500        ; -2.276     ; 1.555      ;
; -3.332 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_address_reg0    ; SW[0]        ; clk12M      ; 0.500        ; -2.276     ; 1.555      ;
; -3.330 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_datain_reg0     ; SW[0]        ; clk12M      ; 0.500        ; -2.273     ; 1.556      ;
; -3.330 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_datain_reg0     ; SW[0]        ; clk12M      ; 0.500        ; -2.273     ; 1.556      ;
; -3.326 ; RAMs_drive:RAM_controller|writeDir_16[9]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.536     ; 1.289      ;
; -3.325 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg          ; SW[0]        ; clk12M      ; 0.500        ; -2.274     ; 1.550      ;
; -3.325 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0    ; SW[0]        ; clk12M      ; 0.500        ; -2.274     ; 1.550      ;
; -3.323 ; RAMs_drive:RAM_controller|writeDir_8[13]  ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_datain_reg0     ; SW[0]        ; clk12M      ; 0.500        ; -2.271     ; 1.551      ;
; -3.323 ; RAMs_drive:RAM_controller|writeDir_16[8]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.616     ; 1.206      ;
; -3.308 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.535     ; 1.272      ;
; -3.308 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.535     ; 1.272      ;
; -3.306 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.532     ; 1.273      ;
; -3.294 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.677     ; 1.116      ;
; -3.287 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.687     ; 1.099      ;
; -3.283 ; RAMs_drive:RAM_controller|writeDir_16[7]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.609     ; 1.173      ;
; -3.275 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.500        ; -2.685     ; 1.089      ;
; -3.269 ; RAMs_drive:RAM_controller|writeDir_16[0]  ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.500        ; -2.689     ; 1.079      ;
; -3.267 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.500        ; -2.533     ; 1.233      ;
; -3.267 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.500        ; -2.530     ; 1.236      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.451 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.101      ; 3.700      ;
; -2.447 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.101      ; 3.696      ;
; -2.404 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.101      ; 3.653      ;
; -2.370 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.776      ; 5.174      ;
; -2.368 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.140      ; 3.561      ;
; -2.365 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.010      ; 3.429      ;
; -2.364 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.016      ; 3.429      ;
; -2.364 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.140      ; 3.557      ;
; -2.361 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.010      ; 3.425      ;
; -2.360 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.016      ; 3.425      ;
; -2.352 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.775      ; 5.254      ;
; -2.345 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.427      ; 5.247      ;
; -2.338 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.219      ; 5.032      ;
; -2.332 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.101      ; 3.581      ;
; -2.330 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.485      ; 5.219      ;
; -2.326 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.588      ; 4.942      ;
; -2.321 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.140      ; 3.514      ;
; -2.318 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[120] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.081      ; 3.448      ;
; -2.318 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.010      ; 3.382      ;
; -2.317 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.016      ; 3.382      ;
; -2.314 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[120] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.081      ; 3.444      ;
; -2.310 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[9]       ; clk12M                                            ; SW[0]       ; 0.500        ; 2.777      ; 5.136      ;
; -2.309 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.588      ; 4.925      ;
; -2.308 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[149] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.057      ; 3.418      ;
; -2.304 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[149] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.057      ; 3.414      ;
; -2.299 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.587      ; 5.013      ;
; -2.284 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.776      ; 5.088      ;
; -2.282 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.587      ; 4.996      ;
; -2.279 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[119] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.079      ; 3.408      ;
; -2.276 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.230      ; 4.981      ;
; -2.275 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[119] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.079      ; 3.404      ;
; -2.273 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.427      ; 5.175      ;
; -2.271 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[120] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.081      ; 3.401      ;
; -2.264 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[30]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.148      ; 3.560      ;
; -2.263 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[11]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.845      ; 5.096      ;
; -2.261 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.776      ; 5.065      ;
; -2.261 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[149] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.057      ; 3.371      ;
; -2.260 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[30]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.148      ; 3.556      ;
; -2.258 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.485      ; 5.147      ;
; -2.257 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.274      ; 4.994      ;
; -2.249 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[62]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.140      ; 3.442      ;
; -2.248 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[10]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.779      ; 5.076      ;
; -2.246 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[54]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.010      ; 3.310      ;
; -2.245 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.274      ; 4.982      ;
; -2.245 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[55]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.016      ; 3.310      ;
; -2.243 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7]   ; clk12M                                            ; SW[0]       ; 0.500        ; 1.101      ; 3.492      ;
; -2.243 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.775      ; 5.145      ;
; -2.242 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[56]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.040      ; 3.430      ;
; -2.242 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[130] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.203      ; 3.494      ;
; -2.238 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[56]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.040      ; 3.426      ;
; -2.238 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[130] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.203      ; 3.490      ;
; -2.236 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.776      ; 5.040      ;
; -2.234 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.588      ; 4.850      ;
; -2.233 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.427      ; 5.135      ;
; -2.232 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[225] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.112      ; 3.399      ;
; -2.232 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[119] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.079      ; 3.361      ;
; -2.228 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[225] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.112      ; 3.395      ;
; -2.227 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.271      ; 4.961      ;
; -2.225 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[11]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.427      ; 5.121      ;
; -2.225 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.229      ; 4.929      ;
; -2.224 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.274      ; 4.961      ;
; -2.218 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.485      ; 5.107      ;
; -2.218 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.775      ; 5.120      ;
; -2.217 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[30]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.148      ; 3.513      ;
; -2.216 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[45]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.166      ; 3.431      ;
; -2.212 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[45]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.166      ; 3.427      ;
; -2.207 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.587      ; 4.921      ;
; -2.206 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[7]       ; clk12M                                            ; SW[0]       ; 0.500        ; 2.851      ; 5.044      ;
; -2.206 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.775      ; 5.108      ;
; -2.204 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.600      ; 4.832      ;
; -2.203 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[46]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.068      ; 3.324      ;
; -2.201 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[9]       ; clk12M                                            ; SW[0]       ; 0.500        ; 2.777      ; 5.027      ;
; -2.199 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.271      ; 4.933      ;
; -2.199 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[120] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.081      ; 3.329      ;
; -2.199 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[46]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.068      ; 3.320      ;
; -2.196 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[118] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.196      ; 3.446      ;
; -2.195 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[56]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.040      ; 3.383      ;
; -2.195 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[130] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.203      ; 3.447      ;
; -2.192 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[118] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.196      ; 3.442      ;
; -2.190 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.336      ; 4.939      ;
; -2.189 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[149] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.057      ; 3.299      ;
; -2.186 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[183] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.515      ; 3.623      ;
; -2.186 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.060      ; 3.296      ;
; -2.185 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[71]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.462      ; 3.796      ;
; -2.185 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[225] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.112      ; 3.352      ;
; -2.182 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.427      ; 5.084      ;
; -2.182 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[64]  ; clk12M                                            ; SW[0]       ; 0.500        ; 0.939      ; 3.172      ;
; -2.182 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[183] ; clk12M                                            ; SW[0]       ; 0.500        ; 1.515      ; 3.619      ;
; -2.182 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[37]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.060      ; 3.292      ;
; -2.181 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.274      ; 4.918      ;
; -2.181 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[71]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.462      ; 3.792      ;
; -2.178 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[64]  ; clk12M                                            ; SW[0]       ; 0.500        ; 0.939      ; 3.168      ;
; -2.176 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[9]       ; clk12M                                            ; SW[0]       ; 0.500        ; 2.777      ; 5.002      ;
; -2.175 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[14]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.070      ; 3.393      ;
; -2.173 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.588      ; 4.789      ;
; -2.171 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[14]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.070      ; 3.389      ;
; -2.169 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; clk12M                                            ; SW[0]       ; 0.500        ; 2.588      ; 4.785      ;
; -2.169 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[45]  ; clk12M                                            ; SW[0]       ; 0.500        ; 1.166      ; 3.384      ;
; -2.167 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.485      ; 5.056      ;
; -2.166 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.271      ; 4.900      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.396 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.192      ; 0.338      ;
; 0.875 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.192      ; 0.359      ;
+-------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                   ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.197 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.137      ; 2.020      ;
; -2.174 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.178      ; 2.084      ;
; -2.111 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.335      ;
; -2.108 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.338      ;
; -2.079 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.176      ; 2.177      ;
; -2.076 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 2.329      ;
; -2.075 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.179      ; 2.184      ;
; -2.073 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 2.332      ;
; -2.056 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.392      ;
; -2.044 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.400      ;
; -2.041 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.403      ;
; -2.036 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.412      ;
; -2.035 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.179      ; 2.224      ;
; -2.029 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.327      ; 2.378      ;
; -2.028 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.418      ;
; -2.022 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.424      ;
; -2.015 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.431      ;
; -2.009 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.439      ;
; -2.004 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.440      ;
; -2.001 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.443      ;
; -1.996 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.177      ; 2.261      ;
; -1.993 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 2.412      ;
; -1.993 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.167      ; 2.254      ;
; -1.988 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.458      ;
; -1.980 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.086      ; 2.186      ;
; -1.980 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 2.425      ;
; -1.976 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.470      ;
; -1.961 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.180      ; 2.299      ;
; -1.961 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.483      ;
; -1.961 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.485      ;
; -1.957 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.327      ; 2.450      ;
; -1.950 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.496      ;
; -1.950 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.496      ;
; -1.948 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.496      ;
; -1.942 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.504      ;
; -1.941 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.507      ;
; -1.930 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.177      ; 2.327      ;
; -1.926 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 2.319      ;
; -1.926 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 2.479      ;
; -1.921 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.523      ;
; -1.918 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.327      ; 2.489      ;
; -1.916 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.530      ;
; -1.915 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 2.490      ;
; -1.913 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.533      ;
; -1.912 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.536      ;
; -1.908 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.536      ;
; -1.904 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.542      ;
; -1.898 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.126      ; 2.308      ;
; -1.894 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.550      ;
; -1.888 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.327      ; 2.519      ;
; -1.886 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.138      ; 2.332      ;
; -1.883 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.561      ;
; -1.881 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.565      ;
; -1.880 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.087      ; 2.287      ;
; -1.878 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 2.569      ;
; -1.878 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.570      ;
; -1.875 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 2.572      ;
; -1.871 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 2.482      ;
; -1.868 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 2.485      ;
; -1.865 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.583      ;
; -1.855 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.168      ; 2.393      ;
; -1.854 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.590      ;
; -1.843 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.601      ;
; -1.842 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.167      ; 2.405      ;
; -1.835 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.611      ;
; -1.833 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.613      ;
; -1.826 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 2.419      ;
; -1.820 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.626      ;
; -1.815 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.631      ;
; -1.807 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.167      ; 2.440      ;
; -1.798 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.648      ;
; -1.795 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 2.652      ;
; -1.788 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 2.565      ;
; -1.782 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 2.665      ;
; -1.781 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.327      ; 2.626      ;
; -1.781 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.667      ;
; -1.779 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.327      ; 2.628      ;
; -1.775 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 2.470      ;
; -1.775 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 2.578      ;
; -1.774 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.672      ;
; -1.768 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.179      ; 2.491      ;
; -1.766 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.680      ;
; -1.756 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.368      ; 2.692      ;
; -1.755 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.691      ;
; -1.753 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.074      ; 2.401      ;
; -1.750 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 2.696      ;
; -1.748 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 2.696      ;
; -1.747 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.126      ; 2.459      ;
; -1.747 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.275      ; 2.608      ;
; -1.739 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.679      ; 2.020      ;
; -1.739 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.176      ; 2.517      ;
; -1.736 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 2.669      ;
; -1.728 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 2.719      ;
; -1.721 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 2.632      ;
; -1.720 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.178      ; 2.538      ;
; -1.717 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 2.730      ;
; -1.716 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.720      ; 2.084      ;
; -1.710 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 2.643      ;
; -1.704 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.168      ; 2.544      ;
; -1.697 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.128      ; 2.511      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.409 ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.323      ;
; 0.082  ; clk12M    ; clk12M  ; clk12M       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.443      ; 0.314      ;
+--------+-----------+---------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.218 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.278 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.314 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.315 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.316 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.323 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.325 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.444      ;
; 0.361 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.480      ;
; 0.369 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.370 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.373 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.492      ;
; 0.374 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.493      ;
; 0.382 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.501      ;
; 0.383 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.501      ;
; 0.387 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.506      ;
; 0.417 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.536      ;
; 0.452 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.571      ;
; 0.463 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.464 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.470 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.472 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.474 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.474 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.474 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.475 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.477 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.501 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.619      ;
; 0.520 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.527 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.529 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.648      ;
; 0.530 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.533 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.537 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.656      ;
; 0.538 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.541 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.543 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.543 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.553 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.671      ;
; 0.571 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.690      ;
; 0.578 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.697      ;
; 0.580 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.583 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.585 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.591 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.711      ;
; 0.596 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.599 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.718      ;
; 0.605 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.724      ;
; 0.605 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.724      ;
; 0.606 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.725      ;
; 0.607 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.726      ;
; 0.608 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.608 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.727      ;
; 0.613 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.732      ;
; 0.616 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.735      ;
; 0.632 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.943      ;
; 0.634 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.754      ;
; 0.634 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.754      ;
; 0.634 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.754      ;
; 0.635 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.755      ;
; 0.636 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.756      ;
; 0.644 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.967      ;
; 0.644 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.763      ;
; 0.645 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.764      ;
; 0.649 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.768      ;
; 0.654 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.773      ;
; 0.655 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.774      ;
; 0.657 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.776      ;
; 0.658 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.777      ;
; 0.659 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.778      ;
; 0.659 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.778      ;
; 0.660 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.779      ;
; 0.663 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.782      ;
; 0.670 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.789      ;
; 0.670 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.789      ;
; 0.672 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.791      ;
; 0.679 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.798      ;
; 0.679 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.798      ;
; 0.680 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.799      ;
; 0.688 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.807      ;
; 0.693 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.693 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.708 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.827      ;
; 0.709 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.828      ;
; 0.717 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.833      ;
; 0.718 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.837      ;
; 0.725 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.841      ;
; 0.727 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.846      ;
; 0.729 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.845      ;
; 0.730 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.849      ;
; 0.730 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.850      ;
; 0.735 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.854      ;
; 0.735 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.854      ;
; 0.736 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.856      ;
; 0.739 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.741 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.860      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk12M'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.232 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.340      ;
; 0.306 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.430      ;
; 0.318 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.440      ;
; 0.326 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.434      ;
; 0.328 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.436      ;
; 0.334 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.442      ;
; 0.335 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.443      ;
; 0.338 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.446      ;
; 0.338 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.446      ;
; 0.339 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.447      ;
; 0.342 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.450      ;
; 0.390 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.908      ; 2.432      ;
; 0.415 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.024      ; 0.523      ;
; 0.455 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.577      ;
; 0.465 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.588      ;
; 0.468 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.590      ;
; 0.472 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.583      ;
; 0.483 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.594      ;
; 0.483 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.595      ;
; 0.483 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.595      ;
; 0.484 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.596      ;
; 0.486 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.597      ;
; 0.486 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.598      ;
; 0.488 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.600      ;
; 0.500 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.611      ;
; 0.518 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.640      ;
; 0.531 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.038      ; 0.653      ;
; 0.536 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.909      ; 2.579      ;
; 0.538 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.649      ;
; 0.545 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.907      ; 2.586      ;
; 0.546 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.915      ; 2.595      ;
; 0.547 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.659      ;
; 0.549 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.661      ;
; 0.550 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.662      ;
; 0.552 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.663      ;
; 0.552 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.664      ;
; 0.554 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.666      ;
; 0.556 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.903      ; 2.593      ;
; 0.563 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.906      ; 2.603      ;
; 0.569 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.681      ;
; 0.570 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.906      ; 2.610      ;
; 0.572 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.684      ;
; 0.604 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.716      ;
; 0.612 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 1.910      ; 2.656      ;
; 0.612 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.908      ; 2.654      ;
; 0.621 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.733      ;
; 0.626 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.737      ;
; 0.644 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.757      ;
; 0.672 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.784      ;
; 0.678 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.790      ;
; 0.688 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.915      ; 2.737      ;
; 0.689 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 0.822      ;
; 0.703 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.027      ; 0.814      ;
; 0.732 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.029      ; 0.845      ;
; 0.737 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.915      ; 2.786      ;
; 0.738 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.903      ; 2.775      ;
; 0.740 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.900      ; 2.774      ;
; 0.742 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.900      ; 2.776      ;
; 0.745 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.857      ;
; 0.746 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 0.879      ;
; 0.747 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.859      ;
; 0.750 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.901      ; 2.785      ;
; 0.762 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.899      ; 2.795      ;
; 0.764 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.909      ; 2.807      ;
; 0.766 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.911      ; 2.811      ;
; 0.766 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 1.909      ; 2.809      ;
; 0.766 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.878      ;
; 0.767 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 1.909      ; 2.810      ;
; 0.767 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.907      ; 2.808      ;
; 0.767 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.879      ;
; 0.777 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.901      ; 2.812      ;
; 0.778 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.905      ; 2.817      ;
; 0.778 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 1.903      ; 2.815      ;
; 0.779 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 1.917      ; 2.830      ;
; 0.779 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.915      ; 2.828      ;
; 0.785 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; clk12M      ; 0.000        ; 1.908      ; 2.827      ;
; 0.785 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.906      ; 2.825      ;
; 0.787 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.897      ; 2.818      ;
; 0.787 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.212      ; 1.083      ;
; 0.787 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 0.920      ;
; 0.788 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 0.921      ;
; 0.789 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 0.922      ;
; 0.792 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ; SW[0]        ; clk12M      ; 0.000        ; 1.908      ; 2.834      ;
; 0.792 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ; SW[0]        ; clk12M      ; 0.000        ; 1.906      ; 2.832      ;
; 0.801 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.911      ; 2.846      ;
; 0.802 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.906      ; 2.842      ;
; 0.807 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.909      ; 2.850      ;
; 0.813 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 0.946      ;
; 0.815 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 0.948      ;
; 0.823 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.935      ;
; 0.824 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 0.957      ;
; 0.833 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.028      ; 0.945      ;
; 0.835 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.049      ; 0.968      ;
; 0.837 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.902      ; 2.873      ;
; 0.838 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; SW[0]        ; clk12M      ; 0.000        ; 1.901      ; 2.873      ;
; 0.840 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; clk12M       ; clk12M      ; 0.000        ; 0.212      ; 1.136      ;
; 0.843 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; clk12M      ; 0.000        ; 1.907      ; 2.884      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.080 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.939      ;
; -2.069 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.928      ;
; -2.069 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.928      ;
; -2.069 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.928      ;
; -2.069 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.928      ;
; -2.069 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.928      ;
; -1.972 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.833      ;
; -1.972 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.833      ;
; -1.972 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.833      ;
; -1.972 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.833      ;
; -1.972 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.833      ;
; -1.972 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.833      ;
; -1.972 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.833      ;
; -1.964 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.064     ; 1.828      ;
; -1.891 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.939      ;
; -1.887 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.130      ; 1.945      ;
; -1.887 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.130      ; 1.945      ;
; -1.875 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.926      ;
; -1.875 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.926      ;
; -1.875 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.926      ;
; -1.875 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.926      ;
; -1.875 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.926      ;
; -1.855 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.904      ;
; -1.849 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.900      ;
; -1.849 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.900      ;
; -1.849 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.900      ;
; -1.849 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.900      ;
; -1.849 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.900      ;
; -1.849 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.900      ;
; -1.810 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.858      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.660      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.660      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.660      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.660      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.660      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.660      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.660      ;
; -1.795 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.660      ;
; -1.780 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.645      ;
; -1.780 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.645      ;
; -1.780 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.645      ;
; -1.780 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.645      ;
; -1.780 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.645      ;
; -1.780 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.645      ;
; -1.780 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.645      ;
; -1.780 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.645      ;
; -1.780 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.645      ;
; -1.773 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.132      ; 1.833      ;
; -1.773 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.132      ; 1.833      ;
; -1.773 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.132      ; 1.833      ;
; -1.750 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.615      ;
; -1.750 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.615      ;
; -1.750 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.615      ;
; -1.750 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.615      ;
; -1.750 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.615      ;
; -1.750 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.615      ;
; -1.631 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 1.497      ;
; -1.631 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 1.497      ;
; -1.617 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.476      ;
; -1.617 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.476      ;
; -1.617 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.476      ;
; -1.617 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.476      ;
; -1.617 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.476      ;
; -1.602 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.461      ;
; -1.526 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.387      ;
; -1.526 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.387      ;
; -1.526 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.387      ;
; -1.526 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.387      ;
; -1.526 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.387      ;
; -1.526 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.387      ;
; -1.526 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.067     ; 1.387      ;
; -1.510 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.064     ; 1.374      ;
; -1.424 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.130      ; 1.482      ;
; -1.424 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.130      ; 1.482      ;
; -1.413 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.461      ;
; -1.406 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.457      ;
; -1.406 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.457      ;
; -1.406 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.457      ;
; -1.406 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.457      ;
; -1.406 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.457      ;
; -1.396 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.447      ;
; -1.396 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.447      ;
; -1.396 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.447      ;
; -1.396 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.447      ;
; -1.396 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.447      ;
; -1.396 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.447      ;
; -1.386 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.121      ; 1.435      ;
; -1.364 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.229      ;
; -1.364 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.229      ;
; -1.364 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.229      ;
; -1.364 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.229      ;
; -1.364 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.229      ;
; -1.364 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.229      ;
; -1.364 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.229      ;
; -1.364 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.229      ;
; -1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.224      ;
; -1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.224      ;
; -1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.224      ;
; -1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.224      ;
; -1.359 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.063     ; 1.224      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                                    ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.550 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.684      ; 3.033      ;
; -0.350 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.628      ; 2.964      ;
; -0.311 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.613      ; 2.909      ;
; -0.276 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.630      ; 2.966      ;
; -0.240 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.672      ; 2.711      ;
; -0.238 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.660      ; 2.697      ;
; -0.229 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.679      ; 2.908      ;
; -0.229 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.618      ; 2.905      ;
; -0.227 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.614      ; 2.890      ;
; -0.224 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.619      ; 2.901      ;
; -0.209 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.684      ; 2.692      ;
; -0.205 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.865      ;
; -0.203 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.863      ;
; -0.190 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.630      ; 2.964      ;
; -0.186 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.629      ; 2.959      ;
; -0.184 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.992      ; 2.646      ;
; -0.183 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.864      ;
; -0.182 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.992      ; 2.644      ;
; -0.174 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.831      ;
; -0.174 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.613      ; 2.844      ;
; -0.172 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.279      ; 2.871      ;
; -0.172 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.829      ;
; -0.169 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.864      ;
; -0.168 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.277      ; 2.851      ;
; -0.166 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.278      ; 2.864      ;
; -0.166 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.672      ; 2.637      ;
; -0.162 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.078      ; 2.645      ;
; -0.161 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.818      ;
; -0.160 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.672      ; 2.631      ;
; -0.159 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.816      ;
; -0.152 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.273      ; 2.830      ;
; -0.152 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.672      ; 2.623      ;
; -0.151 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.081      ; 2.652      ;
; -0.150 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.993      ; 2.613      ;
; -0.148 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.993      ; 2.611      ;
; -0.148 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.078      ; 2.645      ;
; -0.147 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.632      ;
; -0.145 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.080      ; 2.645      ;
; -0.143 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.672      ; 2.614      ;
; -0.142 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.672      ; 2.613      ;
; -0.141 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.801      ;
; -0.141 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.837      ;
; -0.139 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.799      ;
; -0.139 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.273      ; 2.817      ;
; -0.138 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.273      ; 2.830      ;
; -0.137 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.274      ; 2.817      ;
; -0.135 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.275      ; 2.830      ;
; -0.128 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.612      ;
; -0.128 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.824      ;
; -0.125 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.273      ; 2.817      ;
; -0.124 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.274      ; 2.804      ;
; -0.122 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.275      ; 2.817      ;
; -0.121 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.660      ; 2.580      ;
; -0.119 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.800      ;
; -0.119 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.698      ; 2.967      ;
; -0.117 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.082      ; 2.619      ;
; -0.114 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.079      ; 2.612      ;
; -0.113 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.080      ; 2.599      ;
; -0.112 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.769      ;
; -0.111 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.081      ; 2.612      ;
; -0.110 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.767      ;
; -0.108 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.279      ; 2.807      ;
; -0.105 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.800      ;
; -0.104 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.189      ; 2.858      ;
; -0.104 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.764      ;
; -0.104 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.277      ; 2.787      ;
; -0.103 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.760      ;
; -0.102 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.762      ;
; -0.102 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.278      ; 2.800      ;
; -0.101 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.758      ;
; -0.100 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; clk12M                                            ; SW[0]       ; 0.500        ; 2.631      ; 2.780      ;
; -0.096 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.238      ; 2.752      ;
; -0.096 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.753      ;
; -0.094 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.751      ;
; -0.093 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.750      ;
; -0.092 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.188      ; 2.750      ;
; -0.091 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.748      ;
; -0.090 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.273      ; 2.768      ;
; -0.085 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.684      ; 2.766      ;
; -0.083 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.991      ; 2.639      ;
; -0.082 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.763      ;
; -0.081 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.273      ; 2.759      ;
; -0.079 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.775      ;
; -0.076 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.273      ; 2.768      ;
; -0.075 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.274      ; 2.755      ;
; -0.075 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.040      ; 2.533      ;
; -0.074 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.273      ; 2.752      ;
; -0.073 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.275      ; 2.768      ;
; -0.073 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.186      ; 2.824      ;
; -0.072 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; clk12M                                            ; SW[0]       ; 0.500        ; 2.672      ; 2.543      ;
; -0.071 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.731      ;
; -0.071 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.279      ; 2.770      ;
; -0.071 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.273      ; 2.749      ;
; -0.071 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 2.990      ; 2.531      ;
; -0.070 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.189      ; 2.824      ;
; -0.070 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.187      ; 2.822      ;
; -0.070 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.766      ;
; -0.070 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.730      ;
; -0.069 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.190      ; 2.729      ;
; -0.068 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.001        ; 3.276      ; 2.763      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk12M'                                                                                               ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.428 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 0.680      ; 1.585      ;
; -0.428 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 0.680      ; 1.585      ;
; -0.428 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 0.680      ; 1.585      ;
; -0.428 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 0.680      ; 1.585      ;
; -0.415 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 0.680      ; 2.072      ;
; -0.415 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 0.680      ; 2.072      ;
; -0.415 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 0.680      ; 2.072      ;
; -0.415 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 0.680      ; 2.072      ;
; -0.179 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 0.849      ; 1.505      ;
; -0.179 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 0.849      ; 1.505      ;
; -0.177 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.500        ; 0.871      ; 1.525      ;
; -0.177 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.500        ; 0.871      ; 1.525      ;
; -0.156 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 0.849      ; 1.982      ;
; -0.156 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 0.849      ; 1.982      ;
; -0.152 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 0.861      ; 1.490      ;
; -0.152 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 0.861      ; 1.490      ;
; -0.152 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 0.861      ; 1.490      ;
; -0.152 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 0.861      ; 1.490      ;
; -0.152 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.500        ; 0.861      ; 1.490      ;
; -0.152 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.500        ; 0.861      ; 1.490      ;
; -0.152 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.500        ; 0.861      ; 1.490      ;
; -0.152 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.500        ; 0.861      ; 1.490      ;
; -0.146 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 1.000        ; 0.871      ; 1.994      ;
; -0.146 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 1.000        ; 0.871      ; 1.994      ;
; -0.112 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 0.861      ; 1.950      ;
; -0.112 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 0.861      ; 1.950      ;
; -0.112 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 0.861      ; 1.950      ;
; -0.112 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 0.861      ; 1.950      ;
; -0.112 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 1.000        ; 0.861      ; 1.950      ;
; -0.112 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 1.000        ; 0.861      ; 1.950      ;
; -0.112 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 1.000        ; 0.861      ; 1.950      ;
; -0.112 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 1.000        ; 0.861      ; 1.950      ;
; 0.646  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.500        ; 1.754      ; 1.585      ;
; 0.646  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.500        ; 1.754      ; 1.585      ;
; 0.646  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.500        ; 1.754      ; 1.585      ;
; 0.646  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.500        ; 1.754      ; 1.585      ;
; 0.659  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 1.000        ; 1.754      ; 2.072      ;
; 0.659  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 1.000        ; 1.754      ; 2.072      ;
; 0.659  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 1.000        ; 1.754      ; 2.072      ;
; 0.659  ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 1.000        ; 1.754      ; 2.072      ;
+--------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.988 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.058      ; 1.150      ;
; -2.896 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.126      ; 1.310      ;
; -2.865 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.056      ; 1.271      ;
; -2.841 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.167      ; 1.406      ;
; -2.833 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.167      ; 1.414      ;
; -2.830 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 1.415      ;
; -2.830 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 1.415      ;
; -2.828 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.168      ; 1.420      ;
; -2.828 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.069      ; 1.321      ;
; -2.798 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.539      ;
; -2.792 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.074      ; 1.362      ;
; -2.788 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.549      ;
; -2.780 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.058      ; 1.358      ;
; -2.763 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.075      ; 1.392      ;
; -2.762 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.072      ; 1.390      ;
; -2.744 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.593      ;
; -2.736 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.137      ; 1.481      ;
; -2.731 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.606      ;
; -2.730 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.607      ;
; -2.727 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.075      ; 1.428      ;
; -2.706 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 1.699      ;
; -2.705 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.067      ; 1.442      ;
; -2.694 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.076      ; 1.462      ;
; -2.694 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.076      ; 1.462      ;
; -2.686 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 1.719      ;
; -2.681 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.178      ; 1.577      ;
; -2.679 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.126      ; 1.527      ;
; -2.677 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.660      ;
; -2.676 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.058      ; 1.462      ;
; -2.675 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.255      ; 1.660      ;
; -2.673 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.178      ; 1.585      ;
; -2.670 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.176      ; 1.586      ;
; -2.670 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.176      ; 1.586      ;
; -2.668 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.179      ; 1.591      ;
; -2.666 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.257      ; 1.671      ;
; -2.661 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.255      ; 1.674      ;
; -2.653 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.056      ; 1.483      ;
; -2.652 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 1.753      ;
; -2.651 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.795      ;
; -2.643 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.803      ;
; -2.640 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.804      ;
; -2.640 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.804      ;
; -2.639 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 1.766      ;
; -2.638 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 1.809      ;
; -2.637 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 1.768      ;
; -2.632 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.814      ;
; -2.632 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.085      ; 1.533      ;
; -2.624 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.167      ; 1.623      ;
; -2.621 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.255      ; 1.714      ;
; -2.616 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.167      ; 1.631      ;
; -2.613 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 1.632      ;
; -2.613 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.165      ; 1.632      ;
; -2.611 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.168      ; 1.637      ;
; -2.611 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.835      ;
; -2.609 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.835      ;
; -2.609 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.835      ;
; -2.608 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.255      ; 1.727      ;
; -2.606 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.255      ; 1.729      ;
; -2.605 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 1.842      ;
; -2.603 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.086      ; 1.563      ;
; -2.602 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 1.751      ;
; -2.602 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.083      ; 1.561      ;
; -2.597 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.849      ;
; -2.589 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 1.764      ;
; -2.589 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.857      ;
; -2.586 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.858      ;
; -2.586 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.858      ;
; -2.585 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 1.820      ;
; -2.584 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.126      ; 1.622      ;
; -2.584 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 1.863      ;
; -2.584 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.862      ;
; -2.582 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.864      ;
; -2.581 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.074      ; 1.573      ;
; -2.576 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.870      ;
; -2.574 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.366      ; 1.872      ;
; -2.574 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.325      ; 1.831      ;
; -2.573 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.274      ; 1.781      ;
; -2.573 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.871      ;
; -2.573 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.871      ;
; -2.572 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.271      ; 1.779      ;
; -2.571 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.873      ;
; -2.571 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.364      ; 1.873      ;
; -2.571 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 1.876      ;
; -2.569 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.367      ; 1.878      ;
; -2.567 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.086      ; 1.599      ;
; -2.565 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.259      ; 1.774      ;
; -2.554 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.255      ; 1.781      ;
; -2.553 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.056      ; 1.583      ;
; -2.548 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 1.805      ;
; -2.546 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.075      ; 1.609      ;
; -2.545 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.072      ; 1.607      ;
; -2.543 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.255      ; 1.792      ;
; -2.537 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.274      ; 1.817      ;
; -2.536 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.274      ; 1.818      ;
; -2.535 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.271      ; 1.816      ;
; -2.535 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 1.818      ;
; -2.534 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.087      ; 1.633      ;
; -2.534 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.087      ; 1.633      ;
; -2.533 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.273      ; 1.820      ;
; -2.530 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.600      ; 1.150      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk12M'                                                                                               ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.054 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 1.840      ; 2.008      ;
; 0.054 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 1.840      ; 2.008      ;
; 0.054 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 1.840      ; 2.008      ;
; 0.054 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 1.840      ; 2.008      ;
; 0.075 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 1.840      ; 1.529      ;
; 0.075 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 1.840      ; 1.529      ;
; 0.075 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 1.840      ; 1.529      ;
; 0.075 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 1.840      ; 1.529      ;
; 0.869 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; 0.000        ; 0.908      ; 1.891      ;
; 0.869 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; 0.000        ; 0.908      ; 1.891      ;
; 0.869 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; 0.000        ; 0.908      ; 1.891      ;
; 0.869 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; 0.000        ; 0.908      ; 1.891      ;
; 0.869 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 0.908      ; 1.891      ;
; 0.869 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 0.908      ; 1.891      ;
; 0.869 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 0.908      ; 1.891      ;
; 0.869 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 0.908      ; 1.891      ;
; 0.899 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 0.920      ; 1.933      ;
; 0.899 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 0.920      ; 1.933      ;
; 0.913 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; 0.000        ; 0.896      ; 1.923      ;
; 0.913 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; 0.000        ; 0.896      ; 1.923      ;
; 0.916 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; clk12M      ; -0.500       ; 0.908      ; 1.438      ;
; 0.916 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; clk12M      ; -0.500       ; 0.908      ; 1.438      ;
; 0.916 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; clk12M      ; -0.500       ; 0.908      ; 1.438      ;
; 0.916 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; clk12M      ; -0.500       ; 0.908      ; 1.438      ;
; 0.916 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 0.908      ; 1.438      ;
; 0.916 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 0.908      ; 1.438      ;
; 0.916 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 0.908      ; 1.438      ;
; 0.916 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 0.908      ; 1.438      ;
; 0.937 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 0.920      ; 1.471      ;
; 0.937 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 0.920      ; 1.471      ;
; 0.941 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; clk12M      ; -0.500       ; 0.896      ; 1.451      ;
; 0.941 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; clk12M      ; -0.500       ; 0.896      ; 1.451      ;
; 1.174 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; 0.000        ; 0.720      ; 2.008      ;
; 1.174 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; 0.000        ; 0.720      ; 2.008      ;
; 1.174 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; 0.000        ; 0.720      ; 2.008      ;
; 1.174 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; 0.000        ; 0.720      ; 2.008      ;
; 1.195 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; clk12M      ; -0.500       ; 0.720      ; 1.529      ;
; 1.195 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; clk12M      ; -0.500       ; 0.720      ; 1.529      ;
; 1.195 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; clk12M      ; -0.500       ; 0.720      ; 1.529      ;
; 1.195 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; clk12M      ; -0.500       ; 0.720      ; 1.529      ;
+-------+-----------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.686 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.058      ;
; 0.686 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.058      ;
; 0.763 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.338      ;
; 0.763 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.338      ;
; 0.763 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.338      ;
; 0.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.161      ;
; 0.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.161      ;
; 0.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.161      ;
; 0.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.161      ;
; 0.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.161      ;
; 0.789 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.161      ;
; 0.789 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.352      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.182      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.182      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.182      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.182      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.182      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.182      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.182      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.182      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.182      ;
; 0.816 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.187      ;
; 0.816 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.187      ;
; 0.816 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.187      ;
; 0.816 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.187      ;
; 0.816 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.187      ;
; 0.816 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.187      ;
; 0.816 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.187      ;
; 0.816 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.187      ;
; 0.822 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.385      ;
; 0.832 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.397      ;
; 0.832 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.397      ;
; 0.832 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.397      ;
; 0.832 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.397      ;
; 0.832 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.397      ;
; 0.832 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.397      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.406      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.406      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.406      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.406      ;
; 0.841 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.406      ;
; 0.848 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.410      ;
; 0.857 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.430      ;
; 0.857 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.430      ;
; 0.956 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.326      ;
; 0.970 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.338      ;
; 0.970 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.338      ;
; 0.970 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.338      ;
; 0.970 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.338      ;
; 0.970 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.338      ;
; 0.970 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.338      ;
; 0.970 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.338      ;
; 1.045 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.410      ;
; 1.059 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.424      ;
; 1.059 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.424      ;
; 1.059 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.424      ;
; 1.059 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.424      ;
; 1.059 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.424      ;
; 1.085 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.457      ;
; 1.085 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.457      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.569      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.569      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.569      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.569      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.569      ;
; 1.197 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.569      ;
; 1.204 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.779      ;
; 1.204 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.779      ;
; 1.204 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.779      ;
; 1.228 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.599      ;
; 1.228 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.599      ;
; 1.228 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.599      ;
; 1.228 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.599      ;
; 1.228 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.599      ;
; 1.228 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.599      ;
; 1.228 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.599      ;
; 1.228 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.599      ;
; 1.228 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.599      ;
; 1.240 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.803      ;
; 1.242 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.613      ;
; 1.242 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.613      ;
; 1.242 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.613      ;
; 1.242 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.613      ;
; 1.242 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.613      ;
; 1.242 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.613      ;
; 1.242 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.613      ;
; 1.242 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.613      ;
; 1.278 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.843      ;
; 1.278 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.843      ;
; 1.278 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.843      ;
; 1.278 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.843      ;
; 1.278 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.843      ;
; 1.278 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.843      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.848      ;
; 1.304 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.869      ;
; 1.304 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.869      ;
; 1.304 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.869      ;
; 1.304 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.869      ;
; 1.304 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.869      ;
; 1.313 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.886      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.004 ; -1.004       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[10]    ;
; -1.001 ; -1.001       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]|datac         ;
; -0.971 ; -0.971       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]|datad        ;
; -0.966 ; -0.966       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[226]   ;
; -0.959 ; -0.959       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|combout  ;
; -0.955 ; -0.955       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|combout ;
; -0.952 ; -0.952       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|datac   ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1986|datab    ;
; -0.925 ; -0.925       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[8]     ;
; -0.922 ; -0.922       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -0.922 ; -0.922       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1857|combout ;
; -0.921 ; -0.921       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[10]~1985|combout  ;
; -0.919 ; -0.919       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]|datad         ;
; -0.917 ; -0.917       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -0.914 ; -0.914       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datad          ;
; -0.914 ; -0.914       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[40]    ;
; -0.909 ; -0.909       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -0.908 ; -0.908       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]|datab          ;
; -0.906 ; -0.906       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -0.904 ; -0.904       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]|datad        ;
; -0.902 ; -0.902       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]~1875|combout  ;
; -0.899 ; -0.899       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]|datad          ;
; -0.899 ; -0.899       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[136]   ;
; -0.895 ; -0.895       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1884|datab   ;
; -0.895 ; -0.895       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[5]     ;
; -0.894 ; -0.894       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[3]     ;
; -0.892 ; -0.892       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]|datac          ;
; -0.891 ; -0.891       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]~1875|datab    ;
; -0.888 ; -0.888       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]~1846|combout ;
; -0.877 ; -0.877       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]~1846|datab   ;
; -0.875 ; -0.875       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]|datad        ;
; -0.872 ; -0.872       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[29]    ;
; -0.872 ; -0.872       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -0.871 ; -0.871       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]~2012|combout   ;
; -0.870 ; -0.870       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]~1892|combout   ;
; -0.870 ; -0.870       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[125]   ;
; -0.869 ; -0.869       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[29]|datac         ;
; -0.869 ; -0.869       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]|datac          ;
; -0.868 ; -0.868       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[104]~1883|combout ;
; -0.867 ; -0.867       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]~1892|datac     ;
; -0.866 ; -0.866       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -0.866 ; -0.866       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]|datad        ;
; -0.864 ; -0.864       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]|datad         ;
; -0.863 ; -0.863       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[40]~1874|combout  ;
; -0.862 ; -0.862       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -0.862 ; -0.862       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[149]   ;
; -0.861 ; -0.861       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[110]   ;
; -0.860 ; -0.860       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]~2012|datab     ;
; -0.859 ; -0.859       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[67]    ;
; -0.856 ; -0.856       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[127]|datad        ;
; -0.854 ; -0.854       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]~1830|datad   ;
; -0.851 ; -0.851       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datab     ;
; -0.851 ; -0.851       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[127]   ;
; -0.849 ; -0.849       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2024|combout ;
; -0.849 ; -0.849       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]~1830|combout ;
; -0.848 ; -0.848       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[136]~1845|combout ;
; -0.848 ; -0.848       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -0.847 ; -0.847       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -0.846 ; -0.846       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2024|datac   ;
; -0.846 ; -0.846       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]~2008|combout  ;
; -0.845 ; -0.845       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|datac     ;
; -0.845 ; -0.845       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[5]~1891|combout   ;
; -0.844 ; -0.844       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]|datac        ;
; -0.841 ; -0.841       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]|datad        ;
; -0.837 ; -0.837       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[149]~1829|combout ;
; -0.837 ; -0.837       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[133]   ;
; -0.837 ; -0.837       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[138]   ;
; -0.835 ; -0.835       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]~2008|datab    ;
; -0.834 ; -0.834       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[133]|datac        ;
; -0.832 ; -0.832       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[126]|datad        ;
; -0.831 ; -0.831       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[3]~2011|combout   ;
; -0.828 ; -0.828       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[193]   ;
; -0.827 ; -0.827       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[126]   ;
; -0.825 ; -0.825       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[110]~2023|combout ;
; -0.825 ; -0.825       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[193]|datac        ;
; -0.824 ; -0.824       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]~1838|combout ;
; -0.824 ; -0.824       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -0.823 ; -0.823       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|combout ;
; -0.823 ; -0.823       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2013|combout   ;
; -0.823 ; -0.823       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|datad     ;
; -0.821 ; -0.821       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]~1838|datac   ;
; -0.820 ; -0.820       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]~1976|combout ;
; -0.819 ; -0.819       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|combout   ;
; -0.816 ; -0.816       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Parity_register[33]~1898|combout  ;
; -0.814 ; -0.814       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[174]~1804|dataa   ;
; -0.814 ; -0.814       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[198]|datad        ;
; -0.809 ; -0.809       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[125]~1976|datab   ;
; -0.809 ; -0.809       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[198]   ;
; -0.808 ; -0.808       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1879|combout   ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[67]~2007|combout  ;
; -0.806 ; -0.806       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[103]   ;
; -0.804 ; -0.804       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[161]   ;
; -0.803 ; -0.803       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[103]|datac        ;
; -0.801 ; -0.801       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[161]|datac        ;
; -0.800 ; -0.800       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[138]~1837|combout ;
; -0.798 ; -0.798       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[127]~1950|combout ;
; -0.796 ; -0.796       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[105]|datad        ;
; -0.796 ; -0.796       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Parity_register[33]|datac         ;
; -0.793 ; -0.793       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[133]~1811|combout ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk12M'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk12M ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.586  ; 9.586        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.586  ; 9.586        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.627  ; 9.627        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.373 ; 10.373       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 19.607 ; 19.823       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+
; 639.782  ; 639.998      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.815  ; 639.999      ; 0.184          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
; 639.995  ; 639.995      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 639.997  ; 639.997      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 639.997  ; 639.997      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 640.003  ; 640.003      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 640.003  ; 640.003      ; 0.000          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 640.004  ; 640.004      ; 0.000          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M|clk                                                                ;
; 1278.000 ; 1280.000     ; 2.000          ; Min Period       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk12M                                                                    ;
+----------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 4.642 ; 5.306 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.324 ; 3.728 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 4.642 ; 5.306 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 4.696 ; 5.540 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.558 ; 3.782 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 3.251 ; 3.527 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 4.696 ; 5.540 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 2.412 ; 3.216 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.094 ; 1.515 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 2.412 ; 3.216 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.870 ; 2.720 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 0.949 ; 1.451 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 1.870 ; 2.720 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 3.300 ; 3.942 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 1.716 ; 2.217 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 3.300 ; 3.942 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 1.487 ; 2.299 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 0.991 ; 1.720 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 1.553 ; 2.387 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 1.188 ; 1.959 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 2.600 ; 3.308 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 2.600 ; 3.308 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.035 ; -2.381 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.070 ; -2.381 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.035 ; -2.575 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -0.903 ; -1.123 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.138 ; -1.555 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -0.903 ; -1.123 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.408 ; -3.041 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.201  ; 0.821  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.201  ; 0.821  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.196 ; -0.937 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.399  ; 1.043  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.399  ; 1.043  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 0.190  ; -0.504 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 0.062  ; -0.498 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -0.420 ; -0.840 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.857 ; -2.558 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.108 ; -0.698 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.054 ; -0.628 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 0.062  ; -0.498 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.083 ; -0.685 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.007 ; -1.682 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.007 ; -1.682 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.915 ; 3.052 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.915 ; 3.052 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.405 ; 2.496 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.428 ; 2.518 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.529 ; 2.615 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.538 ; 2.640 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.538 ; 2.640 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.407 ; 2.480 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.416 ; 2.502 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.395 ; 2.475 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.936 ; 1.959 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.892 ; 3.014 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.743 ; 2.850 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.850 ; 2.951 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.892 ; 3.012 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.877 ; 3.014 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.995 ; 2.081 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.131 ; 2.218 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.628 ; 2.759 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.131 ; 2.218 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.154 ; 2.240 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.252 ; 2.334 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.123 ; 2.199 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.259 ; 2.357 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.135 ; 2.205 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.143 ; 2.225 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.123 ; 2.199 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.688 ; 1.710 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.462 ; 2.564 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.462 ; 2.564 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.566 ; 2.662 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.606 ; 2.721 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.586 ; 2.717 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.740 ; 1.823 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                     ; -13.445   ; -3.088   ; -2.963   ; -4.457  ; -3.000              ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -13.445   ; 0.218    ; -2.963   ; 0.686   ; 19.605              ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.364     ; -0.668   ; N/A      ; N/A     ; 639.750             ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A     ; 9.584               ;
;  SW[0]                                               ; -4.619    ; -3.088   ; -1.418   ; -4.457  ; -3.000              ;
;  clk12M                                              ; -6.026    ; 0.232    ; -1.133   ; -0.326  ; -2.174              ;
; Design-wide TNS                                      ; -3494.277 ; -238.496 ; -179.276 ; -92.293 ; -1504.324           ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -1246.232 ; 0.000    ; -150.860 ; 0.000   ; 0.000               ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; -0.668   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; N/A       ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  SW[0]                                               ; -1238.016 ; -237.876 ; -15.288  ; -90.989 ; -1119.092           ;
;  clk12M                                              ; -1010.029 ; 0.000    ; -13.128  ; -1.304  ; -385.232            ;
+------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 8.222 ; 8.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.892 ; 6.091 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.222 ; 8.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 8.346 ; 8.885 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.127 ; 6.215 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.486 ; 5.562 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 8.346 ; 8.885 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 4.467 ; 4.969 ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.951 ; 2.050 ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.467 ; 4.969 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 4.095 ; 4.554 ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 2.334 ; 2.505 ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 4.095 ; 4.554 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 5.828 ; 6.261 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; 3.103 ; 3.349 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 5.828 ; 6.261 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; 2.549 ; 3.138 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; 1.763 ; 2.327 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 2.665 ; 3.289 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; 2.083 ; 2.688 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; 4.430 ; 4.957 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; 4.430 ; 4.957 ; Fall       ; clk12M                                            ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.035 ; -2.381 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.070 ; -2.381 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.035 ; -2.575 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -0.903 ; -1.123 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.138 ; -1.555 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -0.903 ; -1.123 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.408 ; -3.041 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.824  ; 1.656  ; Rise       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.824  ; 1.656  ; Rise       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; -0.196 ; -0.937 ; Rise       ; SW[0]                                             ;
; SW[*]     ; SW[0]      ; 1.690  ; 1.585  ; Fall       ; SW[0]                                             ;
;  SW[0]    ; SW[0]      ; 1.690  ; 1.585  ; Fall       ; SW[0]                                             ;
;  SW[2]    ; SW[0]      ; 0.190  ; -0.504 ; Fall       ; SW[0]                                             ;
; SW[*]     ; clk12M     ; 0.069  ; -0.283 ; Rise       ; clk12M                                            ;
;  SW[0]    ; clk12M     ; -0.420 ; -0.840 ; Rise       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.857 ; -2.558 ; Rise       ; clk12M                                            ;
;  SW[3]    ; clk12M     ; -0.108 ; -0.573 ; Rise       ; clk12M                                            ;
;  SW[4]    ; clk12M     ; -0.054 ; -0.484 ; Rise       ; clk12M                                            ;
;  SW[5]    ; clk12M     ; 0.069  ; -0.283 ; Rise       ; clk12M                                            ;
;  SW[6]    ; clk12M     ; -0.083 ; -0.561 ; Rise       ; clk12M                                            ;
; SW[*]     ; clk12M     ; -1.007 ; -1.682 ; Fall       ; clk12M                                            ;
;  SW[2]    ; clk12M     ; -1.007 ; -1.682 ; Fall       ; clk12M                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.881 ; 4.935 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.881 ; 4.935 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.096 ; 4.102 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.123 ; 4.140 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.299 ; 4.302 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.346 ; 4.320 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.346 ; 4.320 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.062 ; 4.080 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.096 ; 4.093 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.048 ; 4.023 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.155 ; 3.172 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.860 ; 4.881 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.544 ; 4.591 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.797 ; 4.805 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.810 ; 4.862 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.860 ; 4.881 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 3.358 ; 3.368 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.131 ; 2.218 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.628 ; 2.759 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.131 ; 2.218 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.154 ; 2.240 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.252 ; 2.334 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.123 ; 2.199 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.259 ; 2.357 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.135 ; 2.205 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.143 ; 2.225 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.123 ; 2.199 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.688 ; 1.710 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.462 ; 2.564 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.462 ; 2.564 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.566 ; 2.662 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.606 ; 2.721 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.586 ; 2.717 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.740 ; 1.823 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clk12M                                            ; clk12M                                              ; 0        ; 17440    ; 0        ; 310      ;
; SW[0]                                             ; clk12M                                              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 263619   ; 324      ; 23856    ; 112      ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 72828    ; 120204   ; 1183     ; 298      ;
; clk12M                                            ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                               ; 0        ; 31770    ; 0        ; 28578    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 36211    ; 0        ; 15758    ; 0        ;
; SW[0]                                             ; SW[0]                                               ; 1089     ; 1089     ; 1064     ; 1064     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clk12M                                            ; clk12M                                              ; 0        ; 17440    ; 0        ; 310      ;
; SW[0]                                             ; clk12M                                              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 263619   ; 324      ; 23856    ; 112      ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 72828    ; 120204   ; 1183     ; 298      ;
; clk12M                                            ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                               ; 0        ; 31770    ; 0        ; 28578    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 36211    ; 0        ; 15758    ; 0        ;
; SW[0]                                             ; SW[0]                                               ; 1089     ; 1089     ; 1064     ; 1064     ;
+---------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                             ; clk12M                                            ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                             ; 0        ; 868      ; 0        ; 868      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 3276     ; 0        ; 3276     ; 0        ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; SW[0]                                             ; clk12M                                            ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; clk12M                                            ; SW[0]                                             ; 0        ; 868      ; 0        ; 868      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 3276     ; 0        ; 3276     ; 0        ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 628   ; 628  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Jun 08 20:47:24 2024
Info: Command: quartus_sta RAMCore2 -c RAMCore2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 328 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAMCore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk12M clk12M
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.445           -1246.232 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.026           -1010.029 clk12M 
    Info (332119):    -4.619           -1238.016 SW[0] 
    Info (332119):     0.364               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -3.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.088            -237.876 SW[0] 
    Info (332119):    -0.620              -0.620 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.405               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.438               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.963
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.963            -150.860 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.418             -15.288 SW[0] 
    Info (332119):    -1.133             -13.128 clk12M 
Info (332146): Worst-case removal slack is -4.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.457             -90.989 SW[0] 
    Info (332119):    -0.326              -1.304 clk12M 
    Info (332119):     1.320               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1119.092 SW[0] 
    Info (332119):    -2.174            -385.232 clk12M 
    Info (332119):     9.824               0.000 CLOCK_50 
    Info (332119):    19.622               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.753               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.057           -1115.609 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.424            -901.551 clk12M 
    Info (332119):    -4.007           -1077.971 SW[0] 
    Info (332119):     0.474               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -2.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.703            -206.626 SW[0] 
    Info (332119):    -0.668              -0.668 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.361               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.390               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.655            -134.192 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.166             -12.875 SW[0] 
    Info (332119):    -1.074             -12.652 clk12M 
Info (332146): Worst-case removal slack is -3.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.954             -79.962 SW[0] 
    Info (332119):    -0.159              -0.636 clk12M 
    Info (332119):     1.142               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -916.652 SW[0] 
    Info (332119):    -2.174            -385.232 clk12M 
    Info (332119):     9.784               0.000 CLOCK_50 
    Info (332119):    19.615               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.750               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.071            -735.686 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.603            -546.807 clk12M 
    Info (332119):    -2.451            -606.179 SW[0] 
    Info (332119):     0.396               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -2.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.197            -167.971 SW[0] 
    Info (332119):    -0.409              -0.409 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.218               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.232               0.000 clk12M 
Info (332146): Worst-case recovery slack is -2.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.080            -107.453 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.550              -5.004 SW[0] 
    Info (332119):    -0.428              -3.640 clk12M 
Info (332146): Worst-case removal slack is -2.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.988             -61.061 SW[0] 
    Info (332119):     0.054               0.000 clk12M 
    Info (332119):     0.686               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -542.360 SW[0] 
    Info (332119):    -1.000            -188.000 clk12M 
    Info (332119):     9.584               0.000 CLOCK_50 
    Info (332119):    19.605               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.782               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Sat Jun 08 20:47:28 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


