

================================================================
== Vivado HLS Report for 'conv_last'
================================================================
* Date:           Fri Dec 14 14:26:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.91|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  17439747|  17439747|  17439747|  17439747|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |     21504|     21504|        42|          -|          -|   512|    no    |
        | + Loop 1.1          |        40|        40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |         8|         8|         2|          -|          -|     4|    no    |
        |- Loop 2             |  17380352|  17380352|     33946|          -|          -|   512|    no    |
        | + Loop 2.1          |     33944|     33944|      8486|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1      |      8484|      8484|      2121|          -|          -|     4|    no    |
        |   +++ Loop 2.1.1.1  |      2112|      2112|        11|          -|          -|   192|    no    |
        |- Loop 3             |     37888|     37888|        74|          -|          -|   512|    no    |
        | + Loop 3.1          |        72|        72|        18|          -|          -|     4|    no    |
        |  ++ Loop 3.1.1      |        16|        16|         4|          -|          -|     4|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     700|    361|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    326|
|Register         |        -|      -|     476|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1590|   1637|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U107  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U109  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U108  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |Total                        |                      |        0|      5|  414|  950|
    +-----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |ci_7_fu_473_p2       |     +    |      0|  29|  13|           8|           1|
    |co_40_fu_277_p2      |     +    |      0|  35|  15|          10|           1|
    |co_41_fu_360_p2      |     +    |      0|  35|  15|          10|           1|
    |co_42_fu_534_p2      |     +    |      0|  35|  15|          10|           1|
    |h_40_fu_306_p2       |     +    |      0|  14|   9|           3|           1|
    |h_41_fu_410_p2       |     +    |      0|  14|   9|           3|           1|
    |h_42_fu_558_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_427_fu_316_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_429_fu_424_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_430_fu_345_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_431_fu_568_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_432_fu_457_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_433_fu_597_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_435_fu_495_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_436_fu_508_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_437_fu_518_p2    |     +    |      0|  59|  23|          18|          18|
    |w_1_fu_587_p2        |     +    |      0|  14|   9|           3|           1|
    |w_40_fu_335_p2       |     +    |      0|  14|   9|           3|           1|
    |w_41_fu_443_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_425_fu_386_p2    |     -    |      0|  59|  23|          18|          18|
    |tmp_35_fu_641_p2     |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_552_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond2_fu_528_p2  |   icmp   |      0|   0|   6|          10|          11|
    |exitcond3_fu_467_p2  |   icmp   |      0|   0|   4|           8|           8|
    |exitcond4_fu_437_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond5_fu_404_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond6_fu_354_p2  |   icmp   |      0|   0|   6|          10|          11|
    |exitcond7_fu_329_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond8_fu_300_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond9_fu_271_p2  |   icmp   |      0|   0|   6|          10|          11|
    |exitcond_fu_581_p2   |   icmp   |      0|   0|   2|           3|           4|
    |notlhs_fu_625_p2     |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_631_p2     |   icmp   |      0|   0|  13|          23|           1|
    |tmp_33_fu_637_p2     |    or    |      0|   0|   2|           1|           1|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 700| 361|         289|         224|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  149|         33|    1|         33|
    |ci_reg_206         |    9|          2|    8|         16|
    |co1_reg_161        |    9|          2|   10|         20|
    |co4_reg_217        |    9|          2|   10|         20|
    |co_reg_128         |    9|          2|   10|         20|
    |grp_fu_250_p0      |   15|          3|   32|         96|
    |grp_fu_250_p1      |   15|          3|   32|         96|
    |h2_reg_172         |    9|          2|    3|          6|
    |h5_reg_228         |    9|          2|    3|          6|
    |h_reg_139          |    9|          2|    3|          6|
    |output_r_address0  |   27|          5|   13|         65|
    |output_r_d0        |   21|          4|   32|        128|
    |sum_reg_194        |    9|          2|   32|         64|
    |w3_reg_183         |    9|          2|    3|          6|
    |w6_reg_239         |    9|          2|    3|          6|
    |w_reg_150          |    9|          2|    3|          6|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  326|         70|  198|        594|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  32|   0|   32|          0|
    |bias_addr_reg_659       |   9|   0|    9|          0|
    |ci_7_reg_747            |   8|   0|    8|          0|
    |ci_reg_206              |   8|   0|    8|          0|
    |co1_reg_161             |  10|   0|   10|          0|
    |co4_reg_217             |  10|   0|   10|          0|
    |co_40_reg_649           |  10|   0|   10|          0|
    |co_41_reg_693           |  10|   0|   10|          0|
    |co_42_reg_790           |  10|   0|   10|          0|
    |co_reg_128              |  10|   0|   10|          0|
    |h2_reg_172              |   3|   0|    3|          0|
    |h5_reg_228              |   3|   0|    3|          0|
    |h_40_reg_667            |   3|   0|    3|          0|
    |h_41_reg_711            |   3|   0|    3|          0|
    |h_42_reg_803            |   3|   0|    3|          0|
    |h_reg_139               |   3|   0|    3|          0|
    |input_load_reg_767      |  32|   0|   32|          0|
    |notlhs_reg_826          |   1|   0|    1|          0|
    |notrhs_reg_831          |   1|   0|    1|          0|
    |output_addr_13_reg_739  |  13|   0|   13|          0|
    |output_addr_14_reg_821  |  13|   0|   13|          0|
    |reg_265                 |  32|   0|   32|          0|
    |sum_reg_194             |  32|   0|   32|          0|
    |tmp_136_cast3_reg_716   |   3|   0|   11|          8|
    |tmp_139_cast2_reg_734   |   3|   0|   13|         10|
    |tmp_141_reg_782         |  32|   0|   32|          0|
    |tmp_143_reg_772         |  32|   0|   32|          0|
    |tmp_34_reg_836          |   1|   0|    1|          0|
    |tmp_425_reg_698         |  12|   0|   18|          6|
    |tmp_430_reg_685         |  15|   0|   15|          0|
    |tmp_556_cast_reg_654    |  10|   0|   13|          3|
    |tmp_561_cast_reg_703    |  10|   0|   13|          3|
    |tmp_564_cast_reg_672    |  13|   0|   15|          2|
    |tmp_566_cast_reg_795    |  10|   0|   13|          3|
    |tmp_569_cast_reg_721    |  13|   0|   15|          2|
    |tmp_573_cast_reg_808    |  13|   0|   15|          2|
    |w3_reg_183              |   3|   0|    3|          0|
    |w6_reg_239              |   3|   0|    3|          0|
    |w_1_reg_816             |   3|   0|    3|          0|
    |w_40_reg_680            |   3|   0|    3|          0|
    |w_41_reg_729            |   3|   0|    3|          0|
    |w_reg_150               |   3|   0|    3|          0|
    |weight_load_reg_762     |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 476|   0|  515|         39|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   conv_last  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   conv_last  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   conv_last  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   conv_last  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   conv_last  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   conv_last  | return value |
|input_r_address0   | out |   12|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|weight_address0    | out |   17|  ap_memory |    weight    |     array    |
|weight_ce0         | out |    1|  ap_memory |    weight    |     array    |
|weight_q0          |  in |   32|  ap_memory |    weight    |     array    |
|bias_address0      | out |    9|  ap_memory |     bias     |     array    |
|bias_ce0           | out |    1|  ap_memory |     bias     |     array    |
|bias_q0            |  in |   32|  ap_memory |     bias     |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

