
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 452.055 ; gain = 98.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_SLAVE.v:70]
INFO: [Synth 8-6157] synthesizing module 'cnn_fmul_32ns_32nbkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fmul_0_max_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fmul_0_max_dsp_32' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fmul_32ns_32nbkb' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fcmp_32ns_32ncud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fcmp_32ns_32ncud' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_SLAVE.v:913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_SLAVE.v:915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_SLAVE.v:919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_SLAVE.v:925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_SLAVE.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_SLAVE.v:941]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_B' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_B.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_B_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_B.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_B.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_B_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_B.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_B_ram' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_B' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_B.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_A.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_A_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_A.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_A.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_A_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_A.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_A_ram' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_A.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_A' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s_A.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitofp_32ns_3dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_sitofp_32ns_3dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitofp_1_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitofp_1_no_dsp_32' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitofp_32ns_3dEe' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_sitofp_32ns_3dEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fptrunc_64ns_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_fptrunc_64ns_eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fptrunc_64ns_eOg' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_fptrunc_64ns_eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fpext_32ns_64fYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_fpext_32ns_64fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fpext_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fpext_0_no_dsp_32' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fpext_32ns_64fYi' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_fpext_32ns_64fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64ng8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_dadd_64ns_64ng8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_2_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_2_no_dsp_64' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64ng8j' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_dadd_64ns_64ng8j.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:1894]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state14 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_MASTER.v:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_MASTER.v:980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_MASTER.v:982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_MASTER.v:984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_MASTER.v:986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_MASTER.v:1002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_MASTER.v:1006]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d800_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/fifo_w32_d800_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d800_A' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/fifo_w32_d800_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_hbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/start_for_Conv_1_hbi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_hbi_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/start_for_Conv_1_hbi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_hbi_shiftReg' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/start_for_Conv_1_hbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_hbi' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/start_for_Conv_1_hbi.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/start_for_AXI_DMAibs.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAibs_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/start_for_AXI_DMAibs.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAibs_shiftReg' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/start_for_AXI_DMAibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAibs' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/start_for_AXI_DMAibs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 604.051 ; gain = 250.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 604.051 ; gain = 250.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 604.051 ; gain = 250.047
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 987 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 957.656 ; gain = 2.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 957.656 ; gain = 603.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 957.656 ; gain = 603.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 957.656 ; gain = 603.652
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_192_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_793_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_881_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten5_fu_993_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1193_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_811_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_1011_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_899_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_953_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_770_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_524_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_571_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_202_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/fifo_w32_d800_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 957.656 ; gain = 603.652
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_sitofp_32ns_3dEe_U13/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'inst/Conv_1_28_16_3_U0/cnn_fptrunc_64ns_eOg_U14/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_fpext_32ns_64fYi_U15/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_fpext_32ns_64fYi_U15/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_fpext_32ns_64fYi_U15/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_fpext_32ns_64fYi_U15/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_fpext_32ns_64fYi_U15/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_fpext_32ns_64fYi_U15/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_192_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cnn_dadd_64ns_64ng8j_U18/ce_r_reg' into 'cnn_sitofp_32ns_3dEe_U13/ce_r_reg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_dadd_64ns_64ng8j.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_dadd_64ns_64ng8j_U18/ce_r_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/63c2/hdl/verilog/cnn_dadd_64ns_64ng8j.v:53]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data141" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_524_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_793_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_881_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_770_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_571_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_899_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_37_mid2_v_reg_1492_reg[0]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_76_cast_reg_1497_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[0]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[1]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[2]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[3]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[4]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[5]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[6]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[7]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[8]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[9]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[10]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[11]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[12]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[13]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[14]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[15]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[16]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[17]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[18]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[19]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[20]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[21]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[22]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[23]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[24]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[25]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[26]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[27]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/\tmp_55_reg_1558_reg[28] )
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[59]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[60]' (FDE) to 'inst/Conv_1_28_16_3_U0/tmp_55_reg_1558_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[0]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[1]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[2]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[3]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[4]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[5]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[6]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[7]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[8]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[9]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[10]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[11]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[12]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[13]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[14]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[15]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[16]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[17]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[18]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[19]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[20]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[21]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[22]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[23]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[24]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[25]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[26]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[27]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[59]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[60]' (FD) to 'inst/Conv_1_28_16_3_U0/cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Conv_1_28_16_3_U0/\cnn_sitofp_32ns_3dEe_U13/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_SLAVE_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/\cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[28] )
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXI_DMA_SLAVE.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/ce_r_reg) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[63]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[62]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[61]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[60]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[59]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[58]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[57]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[56]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[55]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[54]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[53]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[52]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[51]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[50]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[49]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[48]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[47]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[46]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[45]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[44]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[43]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[42]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[41]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[40]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[39]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[38]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[37]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[36]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[35]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[34]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[33]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[32]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[31]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[30]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[29]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[28]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[27]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[26]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[25]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[24]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[23]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[22]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[21]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[20]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[19]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[18]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[17]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[16]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[15]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[13]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[12]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[11]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[10]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[9]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[7]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[6]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[5]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[4]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[3]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[2]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[1]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/dout_r_reg[0]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (tmp_55_reg_1558_reg[28]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64ng8j_U18/din1_buf1_reg[28]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[31]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[30]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[29]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[28]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[27]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[26]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[25]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[24]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[23]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[22]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[21]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[20]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[19]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[18]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[17]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[16]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[15]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[13]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[12]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[11]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[10]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[9]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[7]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[6]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3dEe_U13/dout_r_reg[5]) is unused and will be removed from module Conv_1_28_16_3_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/\tmp_76_cast_reg_1497_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 957.656 ; gain = 603.652
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_U/i_6_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_U/i_6_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:53 . Memory (MB): peak = 974.547 ; gain = 620.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:09 . Memory (MB): peak = 1088.000 ; gain = 733.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:18 . Memory (MB): peak = 1121.426 ; gain = 767.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:20 . Memory (MB): peak = 1121.426 ; gain = 767.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:20 . Memory (MB): peak = 1121.426 ; gain = 767.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:02:22 . Memory (MB): peak = 1121.426 ; gain = 767.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:02:22 . Memory (MB): peak = 1121.426 ; gain = 767.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:02:23 . Memory (MB): peak = 1121.426 ; gain = 767.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:02:23 . Memory (MB): peak = 1121.426 ; gain = 767.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   141|
|2     |DSP48E1    |     9|
|3     |DSP48E1_1  |     9|
|4     |DSP48E1_2  |     9|
|5     |LUT1       |    48|
|6     |LUT2       |   538|
|7     |LUT3       |   751|
|8     |LUT4       |   706|
|9     |LUT5       |   529|
|10    |LUT6       |  1532|
|11    |MUXCY      |   606|
|12    |MUXF7      |    13|
|13    |MUXF8      |     1|
|14    |RAM64M     |   130|
|15    |RAM64X1D   |    26|
|16    |RAMB18E1_1 |     1|
|17    |RAMB36E1   |     2|
|18    |XORCY      |   280|
|19    |FDRE       |  2508|
|20    |FDSE       |    12|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:02:23 . Memory (MB): peak = 1121.426 ; gain = 767.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1235 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:02:04 . Memory (MB): peak = 1121.426 ; gain = 413.816
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:02:23 . Memory (MB): peak = 1121.426 ; gain = 767.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 164 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 130 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 26 instances

INFO: [Common 17-83] Releasing license: Synthesis
342 Infos, 229 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:31 . Memory (MB): peak = 1121.426 ; gain = 778.891
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
