Analysis & Synthesis report for PovDisplay
Sun Mar 26 17:54:36 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |povDisplay|DriveLed:driveLed4|reset
  9. State Machine - |povDisplay|DriveLed:driveLed3|reset
 10. State Machine - |povDisplay|DriveLed:driveLed2|reset
 11. State Machine - |povDisplay|DriveLed:driveLed1|reset
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated
 17. Parameter Settings for User Entity Instance: UART_RX:comb_3
 18. Parameter Settings for User Entity Instance: memory:comb_4
 19. Parameter Settings for User Entity Instance: memory:comb_4|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "DriveLed:driveLed4"
 22. Port Connectivity Checks: "DriveLed:driveLed3"
 23. Port Connectivity Checks: "DriveLed:driveLed2"
 24. Port Connectivity Checks: "DriveLed:driveLed1"
 25. Port Connectivity Checks: "memory:comb_4"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 26 17:54:36 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; PovDisplay                                  ;
; Top-level Entity Name              ; povDisplay                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 377                                         ;
;     Total combinational functions  ; 344                                         ;
;     Dedicated logic registers      ; 217                                         ;
; Total registers                    ; 217                                         ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; povDisplay         ; PovDisplay         ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; povDisplay.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/sgspe/Desktop/HDL files/povDisplay.sv                               ;         ;
; UART-RX.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/sgspe/Desktop/HDL files/UART-RX.sv                                  ;         ;
; memory.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/sgspe/Desktop/HDL files/memory.sv                                   ;         ;
; DriveLed.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/sgspe/Desktop/HDL files/DriveLed.sv                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_htp1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 377       ;
;                                             ;           ;
; Total combinational functions               ; 344       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 168       ;
;     -- 3 input functions                    ; 57        ;
;     -- <=2 input functions                  ; 119       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 208       ;
;     -- arithmetic mode                      ; 136       ;
;                                             ;           ;
; Total registers                             ; 217       ;
;     -- Dedicated logic registers            ; 217       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 16        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 136       ;
; Total fan-out                               ; 1622      ;
; Average fan-out                             ; 2.74      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                           ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name            ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------+-------------+--------------+
; |povDisplay                ; 344 (72)            ; 217 (81)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 16   ; 0            ; 0          ; |povDisplay                    ; povDisplay  ; work         ;
;    |DriveLed:driveLed1|    ; 204 (204)           ; 98 (98)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|DriveLed:driveLed1 ; DriveLed    ; work         ;
;    |DriveLed:driveLed2|    ; 24 (24)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|DriveLed:driveLed2 ; DriveLed    ; work         ;
;    |UART_RX:comb_3|        ; 44 (44)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|UART_RX:comb_3     ; UART_RX     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |povDisplay|DriveLed:driveLed4|reset ;
+-----------+------------------------------------------+
; Name      ; reset.001                                ;
+-----------+------------------------------------------+
; reset.000 ; 0                                        ;
; reset.001 ; 1                                        ;
+-----------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |povDisplay|DriveLed:driveLed3|reset ;
+-----------+------------------------------------------+
; Name      ; reset.001                                ;
+-----------+------------------------------------------+
; reset.000 ; 0                                        ;
; reset.001 ; 1                                        ;
+-----------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |povDisplay|DriveLed:driveLed2|reset ;
+-----------+------------------------------------------+
; Name      ; reset.001                                ;
+-----------+------------------------------------------+
; reset.000 ; 0                                        ;
; reset.001 ; 1                                        ;
+-----------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |povDisplay|DriveLed:driveLed1|reset ;
+-----------+------------------------------------------+
; Name      ; reset.001                                ;
+-----------+------------------------------------------+
; reset.000 ; 0                                        ;
; reset.001 ; 1                                        ;
+-----------+------------------------------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------+----------------------------------------------+
; Register name                           ; Reason for Removal                           ;
+-----------------------------------------+----------------------------------------------+
; we                                      ; Stuck at GND due to stuck port data_in       ;
; inData[0..23]                           ; Lost fanout                                  ;
; memAddr[9..13]                          ; Lost fanout                                  ;
; uartTimout[0..4]                        ; Lost fanout                                  ;
; memAddrRead[5,6]                        ; Lost fanout                                  ;
; memAddr[0..8]                           ; Lost fanout                                  ;
; receivingLockToggle                     ; Lost fanout                                  ;
; memAddrRead[0..4]                       ; Lost fanout                                  ;
; receivePrev                             ; Lost fanout                                  ;
; prevLock                                ; Lost fanout                                  ;
; receivingLock                           ; Lost fanout                                  ;
; uartTimout[5..31]                       ; Lost fanout                                  ;
; led[1]~reg0                             ; Merged with led[0]~reg0                      ;
; led[2]~reg0                             ; Merged with led[0]~reg0                      ;
; led[3]~reg0                             ; Merged with led[0]~reg0                      ;
; led[4]~reg0                             ; Merged with led[0]~reg0                      ;
; led[5]~reg0                             ; Merged with led[0]~reg0                      ;
; led[6]~reg0                             ; Merged with led[0]~reg0                      ;
; led[7]~reg0                             ; Merged with led[0]~reg0                      ;
; DriveLed:driveLed4|reset~5              ; Lost fanout                                  ;
; DriveLed:driveLed4|reset~6              ; Lost fanout                                  ;
; DriveLed:driveLed3|reset~5              ; Lost fanout                                  ;
; DriveLed:driveLed3|reset~6              ; Lost fanout                                  ;
; DriveLed:driveLed2|reset~5              ; Lost fanout                                  ;
; DriveLed:driveLed2|reset~6              ; Lost fanout                                  ;
; DriveLed:driveLed1|reset~5              ; Lost fanout                                  ;
; DriveLed:driveLed1|reset~6              ; Lost fanout                                  ;
; DriveLed:driveLed3|leds                 ; Merged with DriveLed:driveLed2|leds          ;
; DriveLed:driveLed4|leds                 ; Merged with DriveLed:driveLed2|leds          ;
; DriveLed:driveLed2|position[0]          ; Merged with DriveLed:driveLed1|position[0]   ;
; DriveLed:driveLed3|position[0]          ; Merged with DriveLed:driveLed1|position[0]   ;
; DriveLed:driveLed4|position[0]          ; Merged with DriveLed:driveLed1|position[0]   ;
; DriveLed:driveLed2|position[1]          ; Merged with DriveLed:driveLed1|position[1]   ;
; DriveLed:driveLed3|position[1]          ; Merged with DriveLed:driveLed1|position[1]   ;
; DriveLed:driveLed4|position[1]          ; Merged with DriveLed:driveLed1|position[1]   ;
; DriveLed:driveLed2|position[2]          ; Merged with DriveLed:driveLed1|position[2]   ;
; DriveLed:driveLed3|position[2]          ; Merged with DriveLed:driveLed1|position[2]   ;
; DriveLed:driveLed4|position[2]          ; Merged with DriveLed:driveLed1|position[2]   ;
; DriveLed:driveLed2|position[3]          ; Merged with DriveLed:driveLed1|position[3]   ;
; DriveLed:driveLed3|position[3]          ; Merged with DriveLed:driveLed1|position[3]   ;
; DriveLed:driveLed4|position[3]          ; Merged with DriveLed:driveLed1|position[3]   ;
; DriveLed:driveLed2|position[4]          ; Merged with DriveLed:driveLed1|position[4]   ;
; DriveLed:driveLed3|position[4]          ; Merged with DriveLed:driveLed1|position[4]   ;
; DriveLed:driveLed4|position[4]          ; Merged with DriveLed:driveLed1|position[4]   ;
; DriveLed:driveLed2|position[5]          ; Merged with DriveLed:driveLed1|position[5]   ;
; DriveLed:driveLed3|position[5]          ; Merged with DriveLed:driveLed1|position[5]   ;
; DriveLed:driveLed4|position[5]          ; Merged with DriveLed:driveLed1|position[5]   ;
; DriveLed:driveLed2|position[6]          ; Merged with DriveLed:driveLed1|position[6]   ;
; DriveLed:driveLed3|position[6]          ; Merged with DriveLed:driveLed1|position[6]   ;
; DriveLed:driveLed4|position[6]          ; Merged with DriveLed:driveLed1|position[6]   ;
; DriveLed:driveLed2|position[7]          ; Merged with DriveLed:driveLed1|position[7]   ;
; DriveLed:driveLed3|position[7]          ; Merged with DriveLed:driveLed1|position[7]   ;
; DriveLed:driveLed4|position[7]          ; Merged with DriveLed:driveLed1|position[7]   ;
; DriveLed:driveLed2|position[8]          ; Merged with DriveLed:driveLed1|position[8]   ;
; DriveLed:driveLed3|position[8]          ; Merged with DriveLed:driveLed1|position[8]   ;
; DriveLed:driveLed4|position[8]          ; Merged with DriveLed:driveLed1|position[8]   ;
; DriveLed:driveLed2|position[9]          ; Merged with DriveLed:driveLed1|position[9]   ;
; DriveLed:driveLed3|position[9]          ; Merged with DriveLed:driveLed1|position[9]   ;
; DriveLed:driveLed4|position[9]          ; Merged with DriveLed:driveLed1|position[9]   ;
; DriveLed:driveLed2|position[10]         ; Merged with DriveLed:driveLed1|position[10]  ;
; DriveLed:driveLed3|position[10]         ; Merged with DriveLed:driveLed1|position[10]  ;
; DriveLed:driveLed4|position[10]         ; Merged with DriveLed:driveLed1|position[10]  ;
; DriveLed:driveLed2|position[11]         ; Merged with DriveLed:driveLed1|position[11]  ;
; DriveLed:driveLed3|position[11]         ; Merged with DriveLed:driveLed1|position[11]  ;
; DriveLed:driveLed4|position[11]         ; Merged with DriveLed:driveLed1|position[11]  ;
; DriveLed:driveLed2|position[12]         ; Merged with DriveLed:driveLed1|position[12]  ;
; DriveLed:driveLed3|position[12]         ; Merged with DriveLed:driveLed1|position[12]  ;
; DriveLed:driveLed4|position[12]         ; Merged with DriveLed:driveLed1|position[12]  ;
; DriveLed:driveLed2|position[13]         ; Merged with DriveLed:driveLed1|position[13]  ;
; DriveLed:driveLed3|position[13]         ; Merged with DriveLed:driveLed1|position[13]  ;
; DriveLed:driveLed4|position[13]         ; Merged with DriveLed:driveLed1|position[13]  ;
; DriveLed:driveLed2|position[14]         ; Merged with DriveLed:driveLed1|position[14]  ;
; DriveLed:driveLed3|position[14]         ; Merged with DriveLed:driveLed1|position[14]  ;
; DriveLed:driveLed4|position[14]         ; Merged with DriveLed:driveLed1|position[14]  ;
; DriveLed:driveLed2|position[15]         ; Merged with DriveLed:driveLed1|position[15]  ;
; DriveLed:driveLed3|position[15]         ; Merged with DriveLed:driveLed1|position[15]  ;
; DriveLed:driveLed4|position[15]         ; Merged with DriveLed:driveLed1|position[15]  ;
; DriveLed:driveLed2|position[16]         ; Merged with DriveLed:driveLed1|position[16]  ;
; DriveLed:driveLed3|position[16]         ; Merged with DriveLed:driveLed1|position[16]  ;
; DriveLed:driveLed4|position[16]         ; Merged with DriveLed:driveLed1|position[16]  ;
; DriveLed:driveLed2|position[17]         ; Merged with DriveLed:driveLed1|position[17]  ;
; DriveLed:driveLed3|position[17]         ; Merged with DriveLed:driveLed1|position[17]  ;
; DriveLed:driveLed4|position[17]         ; Merged with DriveLed:driveLed1|position[17]  ;
; DriveLed:driveLed2|position[18]         ; Merged with DriveLed:driveLed1|position[18]  ;
; DriveLed:driveLed3|position[18]         ; Merged with DriveLed:driveLed1|position[18]  ;
; DriveLed:driveLed4|position[18]         ; Merged with DriveLed:driveLed1|position[18]  ;
; DriveLed:driveLed2|position[19]         ; Merged with DriveLed:driveLed1|position[19]  ;
; DriveLed:driveLed3|position[19]         ; Merged with DriveLed:driveLed1|position[19]  ;
; DriveLed:driveLed4|position[19]         ; Merged with DriveLed:driveLed1|position[19]  ;
; DriveLed:driveLed2|position[20]         ; Merged with DriveLed:driveLed1|position[20]  ;
; DriveLed:driveLed3|position[20]         ; Merged with DriveLed:driveLed1|position[20]  ;
; DriveLed:driveLed4|position[20]         ; Merged with DriveLed:driveLed1|position[20]  ;
; DriveLed:driveLed2|position[21]         ; Merged with DriveLed:driveLed1|position[21]  ;
; DriveLed:driveLed3|position[21]         ; Merged with DriveLed:driveLed1|position[21]  ;
; DriveLed:driveLed4|position[21]         ; Merged with DriveLed:driveLed1|position[21]  ;
; DriveLed:driveLed2|position[22]         ; Merged with DriveLed:driveLed1|position[22]  ;
; DriveLed:driveLed3|position[22]         ; Merged with DriveLed:driveLed1|position[22]  ;
; DriveLed:driveLed4|position[22]         ; Merged with DriveLed:driveLed1|position[22]  ;
; DriveLed:driveLed2|position[23]         ; Merged with DriveLed:driveLed1|position[23]  ;
; DriveLed:driveLed3|position[23]         ; Merged with DriveLed:driveLed1|position[23]  ;
; DriveLed:driveLed4|position[23]         ; Merged with DriveLed:driveLed1|position[23]  ;
; DriveLed:driveLed2|position[24]         ; Merged with DriveLed:driveLed1|position[24]  ;
; DriveLed:driveLed3|position[24]         ; Merged with DriveLed:driveLed1|position[24]  ;
; DriveLed:driveLed4|position[24]         ; Merged with DriveLed:driveLed1|position[24]  ;
; DriveLed:driveLed2|position[25]         ; Merged with DriveLed:driveLed1|position[25]  ;
; DriveLed:driveLed3|position[25]         ; Merged with DriveLed:driveLed1|position[25]  ;
; DriveLed:driveLed4|position[25]         ; Merged with DriveLed:driveLed1|position[25]  ;
; DriveLed:driveLed2|position[26]         ; Merged with DriveLed:driveLed1|position[26]  ;
; DriveLed:driveLed3|position[26]         ; Merged with DriveLed:driveLed1|position[26]  ;
; DriveLed:driveLed4|position[26]         ; Merged with DriveLed:driveLed1|position[26]  ;
; DriveLed:driveLed2|position[27]         ; Merged with DriveLed:driveLed1|position[27]  ;
; DriveLed:driveLed3|position[27]         ; Merged with DriveLed:driveLed1|position[27]  ;
; DriveLed:driveLed4|position[27]         ; Merged with DriveLed:driveLed1|position[27]  ;
; DriveLed:driveLed2|position[28]         ; Merged with DriveLed:driveLed1|position[28]  ;
; DriveLed:driveLed3|position[28]         ; Merged with DriveLed:driveLed1|position[28]  ;
; DriveLed:driveLed4|position[28]         ; Merged with DriveLed:driveLed1|position[28]  ;
; DriveLed:driveLed2|position[29]         ; Merged with DriveLed:driveLed1|position[29]  ;
; DriveLed:driveLed3|position[29]         ; Merged with DriveLed:driveLed1|position[29]  ;
; DriveLed:driveLed4|position[29]         ; Merged with DriveLed:driveLed1|position[29]  ;
; DriveLed:driveLed2|position[30]         ; Merged with DriveLed:driveLed1|position[30]  ;
; DriveLed:driveLed3|position[30]         ; Merged with DriveLed:driveLed1|position[30]  ;
; DriveLed:driveLed4|position[30]         ; Merged with DriveLed:driveLed1|position[30]  ;
; DriveLed:driveLed2|position[31]         ; Merged with DriveLed:driveLed1|position[31]  ;
; DriveLed:driveLed3|position[31]         ; Merged with DriveLed:driveLed1|position[31]  ;
; DriveLed:driveLed4|position[31]         ; Merged with DriveLed:driveLed1|position[31]  ;
; DriveLed:driveLed2|clkCount[31]         ; Merged with DriveLed:driveLed1|clkCount[31]  ;
; DriveLed:driveLed3|clkCount[31]         ; Merged with DriveLed:driveLed1|clkCount[31]  ;
; DriveLed:driveLed4|clkCount[31]         ; Merged with DriveLed:driveLed1|clkCount[31]  ;
; DriveLed:driveLed2|clkCount[30]         ; Merged with DriveLed:driveLed1|clkCount[30]  ;
; DriveLed:driveLed3|clkCount[30]         ; Merged with DriveLed:driveLed1|clkCount[30]  ;
; DriveLed:driveLed4|clkCount[30]         ; Merged with DriveLed:driveLed1|clkCount[30]  ;
; DriveLed:driveLed2|clkCount[29]         ; Merged with DriveLed:driveLed1|clkCount[29]  ;
; DriveLed:driveLed3|clkCount[29]         ; Merged with DriveLed:driveLed1|clkCount[29]  ;
; DriveLed:driveLed4|clkCount[29]         ; Merged with DriveLed:driveLed1|clkCount[29]  ;
; DriveLed:driveLed2|clkCount[28]         ; Merged with DriveLed:driveLed1|clkCount[28]  ;
; DriveLed:driveLed3|clkCount[28]         ; Merged with DriveLed:driveLed1|clkCount[28]  ;
; DriveLed:driveLed4|clkCount[28]         ; Merged with DriveLed:driveLed1|clkCount[28]  ;
; DriveLed:driveLed2|clkCount[27]         ; Merged with DriveLed:driveLed1|clkCount[27]  ;
; DriveLed:driveLed3|clkCount[27]         ; Merged with DriveLed:driveLed1|clkCount[27]  ;
; DriveLed:driveLed4|clkCount[27]         ; Merged with DriveLed:driveLed1|clkCount[27]  ;
; DriveLed:driveLed2|clkCount[26]         ; Merged with DriveLed:driveLed1|clkCount[26]  ;
; DriveLed:driveLed3|clkCount[26]         ; Merged with DriveLed:driveLed1|clkCount[26]  ;
; DriveLed:driveLed4|clkCount[26]         ; Merged with DriveLed:driveLed1|clkCount[26]  ;
; DriveLed:driveLed2|clkCount[25]         ; Merged with DriveLed:driveLed1|clkCount[25]  ;
; DriveLed:driveLed3|clkCount[25]         ; Merged with DriveLed:driveLed1|clkCount[25]  ;
; DriveLed:driveLed4|clkCount[25]         ; Merged with DriveLed:driveLed1|clkCount[25]  ;
; DriveLed:driveLed2|clkCount[24]         ; Merged with DriveLed:driveLed1|clkCount[24]  ;
; DriveLed:driveLed3|clkCount[24]         ; Merged with DriveLed:driveLed1|clkCount[24]  ;
; DriveLed:driveLed4|clkCount[24]         ; Merged with DriveLed:driveLed1|clkCount[24]  ;
; DriveLed:driveLed2|clkCount[23]         ; Merged with DriveLed:driveLed1|clkCount[23]  ;
; DriveLed:driveLed3|clkCount[23]         ; Merged with DriveLed:driveLed1|clkCount[23]  ;
; DriveLed:driveLed4|clkCount[23]         ; Merged with DriveLed:driveLed1|clkCount[23]  ;
; DriveLed:driveLed2|clkCount[22]         ; Merged with DriveLed:driveLed1|clkCount[22]  ;
; DriveLed:driveLed3|clkCount[22]         ; Merged with DriveLed:driveLed1|clkCount[22]  ;
; DriveLed:driveLed4|clkCount[22]         ; Merged with DriveLed:driveLed1|clkCount[22]  ;
; DriveLed:driveLed2|clkCount[21]         ; Merged with DriveLed:driveLed1|clkCount[21]  ;
; DriveLed:driveLed3|clkCount[21]         ; Merged with DriveLed:driveLed1|clkCount[21]  ;
; DriveLed:driveLed4|clkCount[21]         ; Merged with DriveLed:driveLed1|clkCount[21]  ;
; DriveLed:driveLed2|clkCount[20]         ; Merged with DriveLed:driveLed1|clkCount[20]  ;
; DriveLed:driveLed3|clkCount[20]         ; Merged with DriveLed:driveLed1|clkCount[20]  ;
; DriveLed:driveLed4|clkCount[20]         ; Merged with DriveLed:driveLed1|clkCount[20]  ;
; DriveLed:driveLed2|clkCount[19]         ; Merged with DriveLed:driveLed1|clkCount[19]  ;
; DriveLed:driveLed3|clkCount[19]         ; Merged with DriveLed:driveLed1|clkCount[19]  ;
; DriveLed:driveLed4|clkCount[19]         ; Merged with DriveLed:driveLed1|clkCount[19]  ;
; DriveLed:driveLed2|clkCount[18]         ; Merged with DriveLed:driveLed1|clkCount[18]  ;
; DriveLed:driveLed3|clkCount[18]         ; Merged with DriveLed:driveLed1|clkCount[18]  ;
; DriveLed:driveLed4|clkCount[18]         ; Merged with DriveLed:driveLed1|clkCount[18]  ;
; DriveLed:driveLed2|clkCount[17]         ; Merged with DriveLed:driveLed1|clkCount[17]  ;
; DriveLed:driveLed3|clkCount[17]         ; Merged with DriveLed:driveLed1|clkCount[17]  ;
; DriveLed:driveLed4|clkCount[17]         ; Merged with DriveLed:driveLed1|clkCount[17]  ;
; DriveLed:driveLed2|clkCount[16]         ; Merged with DriveLed:driveLed1|clkCount[16]  ;
; DriveLed:driveLed3|clkCount[16]         ; Merged with DriveLed:driveLed1|clkCount[16]  ;
; DriveLed:driveLed4|clkCount[16]         ; Merged with DriveLed:driveLed1|clkCount[16]  ;
; DriveLed:driveLed2|clkCount[15]         ; Merged with DriveLed:driveLed1|clkCount[15]  ;
; DriveLed:driveLed3|clkCount[15]         ; Merged with DriveLed:driveLed1|clkCount[15]  ;
; DriveLed:driveLed4|clkCount[15]         ; Merged with DriveLed:driveLed1|clkCount[15]  ;
; DriveLed:driveLed2|clkCount[14]         ; Merged with DriveLed:driveLed1|clkCount[14]  ;
; DriveLed:driveLed3|clkCount[14]         ; Merged with DriveLed:driveLed1|clkCount[14]  ;
; DriveLed:driveLed4|clkCount[14]         ; Merged with DriveLed:driveLed1|clkCount[14]  ;
; DriveLed:driveLed2|clkCount[13]         ; Merged with DriveLed:driveLed1|clkCount[13]  ;
; DriveLed:driveLed3|clkCount[13]         ; Merged with DriveLed:driveLed1|clkCount[13]  ;
; DriveLed:driveLed4|clkCount[13]         ; Merged with DriveLed:driveLed1|clkCount[13]  ;
; DriveLed:driveLed2|clkCount[12]         ; Merged with DriveLed:driveLed1|clkCount[12]  ;
; DriveLed:driveLed3|clkCount[12]         ; Merged with DriveLed:driveLed1|clkCount[12]  ;
; DriveLed:driveLed4|clkCount[12]         ; Merged with DriveLed:driveLed1|clkCount[12]  ;
; DriveLed:driveLed2|clkCount[11]         ; Merged with DriveLed:driveLed1|clkCount[11]  ;
; DriveLed:driveLed3|clkCount[11]         ; Merged with DriveLed:driveLed1|clkCount[11]  ;
; DriveLed:driveLed4|clkCount[11]         ; Merged with DriveLed:driveLed1|clkCount[11]  ;
; DriveLed:driveLed2|clkCount[10]         ; Merged with DriveLed:driveLed1|clkCount[10]  ;
; DriveLed:driveLed3|clkCount[10]         ; Merged with DriveLed:driveLed1|clkCount[10]  ;
; DriveLed:driveLed4|clkCount[10]         ; Merged with DriveLed:driveLed1|clkCount[10]  ;
; DriveLed:driveLed2|clkCount[9]          ; Merged with DriveLed:driveLed1|clkCount[9]   ;
; DriveLed:driveLed3|clkCount[9]          ; Merged with DriveLed:driveLed1|clkCount[9]   ;
; DriveLed:driveLed4|clkCount[9]          ; Merged with DriveLed:driveLed1|clkCount[9]   ;
; DriveLed:driveLed2|clkCount[8]          ; Merged with DriveLed:driveLed1|clkCount[8]   ;
; DriveLed:driveLed3|clkCount[8]          ; Merged with DriveLed:driveLed1|clkCount[8]   ;
; DriveLed:driveLed4|clkCount[8]          ; Merged with DriveLed:driveLed1|clkCount[8]   ;
; DriveLed:driveLed2|clkCount[7]          ; Merged with DriveLed:driveLed1|clkCount[7]   ;
; DriveLed:driveLed3|clkCount[7]          ; Merged with DriveLed:driveLed1|clkCount[7]   ;
; DriveLed:driveLed4|clkCount[7]          ; Merged with DriveLed:driveLed1|clkCount[7]   ;
; DriveLed:driveLed2|clkCount[6]          ; Merged with DriveLed:driveLed1|clkCount[6]   ;
; DriveLed:driveLed3|clkCount[6]          ; Merged with DriveLed:driveLed1|clkCount[6]   ;
; DriveLed:driveLed4|clkCount[6]          ; Merged with DriveLed:driveLed1|clkCount[6]   ;
; DriveLed:driveLed2|clkCount[5]          ; Merged with DriveLed:driveLed1|clkCount[5]   ;
; DriveLed:driveLed3|clkCount[5]          ; Merged with DriveLed:driveLed1|clkCount[5]   ;
; DriveLed:driveLed4|clkCount[5]          ; Merged with DriveLed:driveLed1|clkCount[5]   ;
; DriveLed:driveLed2|clkCount[4]          ; Merged with DriveLed:driveLed1|clkCount[4]   ;
; DriveLed:driveLed3|clkCount[4]          ; Merged with DriveLed:driveLed1|clkCount[4]   ;
; DriveLed:driveLed4|clkCount[4]          ; Merged with DriveLed:driveLed1|clkCount[4]   ;
; DriveLed:driveLed2|clkCount[1]          ; Merged with DriveLed:driveLed1|clkCount[1]   ;
; DriveLed:driveLed3|clkCount[1]          ; Merged with DriveLed:driveLed1|clkCount[1]   ;
; DriveLed:driveLed4|clkCount[1]          ; Merged with DriveLed:driveLed1|clkCount[1]   ;
; DriveLed:driveLed2|clkCount[2]          ; Merged with DriveLed:driveLed1|clkCount[2]   ;
; DriveLed:driveLed3|clkCount[2]          ; Merged with DriveLed:driveLed1|clkCount[2]   ;
; DriveLed:driveLed4|clkCount[2]          ; Merged with DriveLed:driveLed1|clkCount[2]   ;
; DriveLed:driveLed2|clkCount[3]          ; Merged with DriveLed:driveLed1|clkCount[3]   ;
; DriveLed:driveLed3|clkCount[3]          ; Merged with DriveLed:driveLed1|clkCount[3]   ;
; DriveLed:driveLed4|clkCount[3]          ; Merged with DriveLed:driveLed1|clkCount[3]   ;
; DriveLed:driveLed2|reset.001            ; Merged with DriveLed:driveLed1|reset.001     ;
; DriveLed:driveLed3|reset.001            ; Merged with DriveLed:driveLed1|reset.001     ;
; DriveLed:driveLed4|reset.001            ; Merged with DriveLed:driveLed1|reset.001     ;
; DriveLed:driveLed2|ledsIndex[31]        ; Merged with DriveLed:driveLed1|ledsIndex[31] ;
; DriveLed:driveLed3|ledsIndex[31]        ; Merged with DriveLed:driveLed1|ledsIndex[31] ;
; DriveLed:driveLed4|ledsIndex[31]        ; Merged with DriveLed:driveLed1|ledsIndex[31] ;
; DriveLed:driveLed2|ledsIndex[30]        ; Merged with DriveLed:driveLed1|ledsIndex[30] ;
; DriveLed:driveLed3|ledsIndex[30]        ; Merged with DriveLed:driveLed1|ledsIndex[30] ;
; DriveLed:driveLed4|ledsIndex[30]        ; Merged with DriveLed:driveLed1|ledsIndex[30] ;
; DriveLed:driveLed2|ledsIndex[29]        ; Merged with DriveLed:driveLed1|ledsIndex[29] ;
; DriveLed:driveLed3|ledsIndex[29]        ; Merged with DriveLed:driveLed1|ledsIndex[29] ;
; DriveLed:driveLed4|ledsIndex[29]        ; Merged with DriveLed:driveLed1|ledsIndex[29] ;
; DriveLed:driveLed2|ledsIndex[28]        ; Merged with DriveLed:driveLed1|ledsIndex[28] ;
; DriveLed:driveLed3|ledsIndex[28]        ; Merged with DriveLed:driveLed1|ledsIndex[28] ;
; DriveLed:driveLed4|ledsIndex[28]        ; Merged with DriveLed:driveLed1|ledsIndex[28] ;
; DriveLed:driveLed2|ledsIndex[27]        ; Merged with DriveLed:driveLed1|ledsIndex[27] ;
; DriveLed:driveLed3|ledsIndex[27]        ; Merged with DriveLed:driveLed1|ledsIndex[27] ;
; DriveLed:driveLed4|ledsIndex[27]        ; Merged with DriveLed:driveLed1|ledsIndex[27] ;
; DriveLed:driveLed2|ledsIndex[26]        ; Merged with DriveLed:driveLed1|ledsIndex[26] ;
; DriveLed:driveLed3|ledsIndex[26]        ; Merged with DriveLed:driveLed1|ledsIndex[26] ;
; DriveLed:driveLed4|ledsIndex[26]        ; Merged with DriveLed:driveLed1|ledsIndex[26] ;
; DriveLed:driveLed2|ledsIndex[25]        ; Merged with DriveLed:driveLed1|ledsIndex[25] ;
; DriveLed:driveLed3|ledsIndex[25]        ; Merged with DriveLed:driveLed1|ledsIndex[25] ;
; DriveLed:driveLed4|ledsIndex[25]        ; Merged with DriveLed:driveLed1|ledsIndex[25] ;
; DriveLed:driveLed2|ledsIndex[24]        ; Merged with DriveLed:driveLed1|ledsIndex[24] ;
; DriveLed:driveLed3|ledsIndex[24]        ; Merged with DriveLed:driveLed1|ledsIndex[24] ;
; DriveLed:driveLed4|ledsIndex[24]        ; Merged with DriveLed:driveLed1|ledsIndex[24] ;
; DriveLed:driveLed2|ledsIndex[23]        ; Merged with DriveLed:driveLed1|ledsIndex[23] ;
; DriveLed:driveLed3|ledsIndex[23]        ; Merged with DriveLed:driveLed1|ledsIndex[23] ;
; DriveLed:driveLed4|ledsIndex[23]        ; Merged with DriveLed:driveLed1|ledsIndex[23] ;
; DriveLed:driveLed2|ledsIndex[22]        ; Merged with DriveLed:driveLed1|ledsIndex[22] ;
; DriveLed:driveLed3|ledsIndex[22]        ; Merged with DriveLed:driveLed1|ledsIndex[22] ;
; DriveLed:driveLed4|ledsIndex[22]        ; Merged with DriveLed:driveLed1|ledsIndex[22] ;
; DriveLed:driveLed2|ledsIndex[21]        ; Merged with DriveLed:driveLed1|ledsIndex[21] ;
; DriveLed:driveLed3|ledsIndex[21]        ; Merged with DriveLed:driveLed1|ledsIndex[21] ;
; DriveLed:driveLed4|ledsIndex[21]        ; Merged with DriveLed:driveLed1|ledsIndex[21] ;
; DriveLed:driveLed2|ledsIndex[20]        ; Merged with DriveLed:driveLed1|ledsIndex[20] ;
; DriveLed:driveLed3|ledsIndex[20]        ; Merged with DriveLed:driveLed1|ledsIndex[20] ;
; DriveLed:driveLed4|ledsIndex[20]        ; Merged with DriveLed:driveLed1|ledsIndex[20] ;
; DriveLed:driveLed2|ledsIndex[19]        ; Merged with DriveLed:driveLed1|ledsIndex[19] ;
; DriveLed:driveLed3|ledsIndex[19]        ; Merged with DriveLed:driveLed1|ledsIndex[19] ;
; DriveLed:driveLed4|ledsIndex[19]        ; Merged with DriveLed:driveLed1|ledsIndex[19] ;
; DriveLed:driveLed2|ledsIndex[18]        ; Merged with DriveLed:driveLed1|ledsIndex[18] ;
; DriveLed:driveLed3|ledsIndex[18]        ; Merged with DriveLed:driveLed1|ledsIndex[18] ;
; DriveLed:driveLed4|ledsIndex[18]        ; Merged with DriveLed:driveLed1|ledsIndex[18] ;
; DriveLed:driveLed2|ledsIndex[17]        ; Merged with DriveLed:driveLed1|ledsIndex[17] ;
; DriveLed:driveLed3|ledsIndex[17]        ; Merged with DriveLed:driveLed1|ledsIndex[17] ;
; DriveLed:driveLed4|ledsIndex[17]        ; Merged with DriveLed:driveLed1|ledsIndex[17] ;
; DriveLed:driveLed2|ledsIndex[16]        ; Merged with DriveLed:driveLed1|ledsIndex[16] ;
; DriveLed:driveLed3|ledsIndex[16]        ; Merged with DriveLed:driveLed1|ledsIndex[16] ;
; DriveLed:driveLed4|ledsIndex[16]        ; Merged with DriveLed:driveLed1|ledsIndex[16] ;
; DriveLed:driveLed2|ledsIndex[15]        ; Merged with DriveLed:driveLed1|ledsIndex[15] ;
; DriveLed:driveLed3|ledsIndex[15]        ; Merged with DriveLed:driveLed1|ledsIndex[15] ;
; DriveLed:driveLed4|ledsIndex[15]        ; Merged with DriveLed:driveLed1|ledsIndex[15] ;
; DriveLed:driveLed2|ledsIndex[14]        ; Merged with DriveLed:driveLed1|ledsIndex[14] ;
; DriveLed:driveLed3|ledsIndex[14]        ; Merged with DriveLed:driveLed1|ledsIndex[14] ;
; DriveLed:driveLed4|ledsIndex[14]        ; Merged with DriveLed:driveLed1|ledsIndex[14] ;
; DriveLed:driveLed2|ledsIndex[13]        ; Merged with DriveLed:driveLed1|ledsIndex[13] ;
; DriveLed:driveLed3|ledsIndex[13]        ; Merged with DriveLed:driveLed1|ledsIndex[13] ;
; DriveLed:driveLed4|ledsIndex[13]        ; Merged with DriveLed:driveLed1|ledsIndex[13] ;
; DriveLed:driveLed2|ledsIndex[12]        ; Merged with DriveLed:driveLed1|ledsIndex[12] ;
; DriveLed:driveLed3|ledsIndex[12]        ; Merged with DriveLed:driveLed1|ledsIndex[12] ;
; DriveLed:driveLed4|ledsIndex[12]        ; Merged with DriveLed:driveLed1|ledsIndex[12] ;
; DriveLed:driveLed2|ledsIndex[11]        ; Merged with DriveLed:driveLed1|ledsIndex[11] ;
; DriveLed:driveLed3|ledsIndex[11]        ; Merged with DriveLed:driveLed1|ledsIndex[11] ;
; DriveLed:driveLed4|ledsIndex[11]        ; Merged with DriveLed:driveLed1|ledsIndex[11] ;
; DriveLed:driveLed2|ledsIndex[10]        ; Merged with DriveLed:driveLed1|ledsIndex[10] ;
; DriveLed:driveLed3|ledsIndex[10]        ; Merged with DriveLed:driveLed1|ledsIndex[10] ;
; DriveLed:driveLed4|ledsIndex[10]        ; Merged with DriveLed:driveLed1|ledsIndex[10] ;
; DriveLed:driveLed2|ledsIndex[9]         ; Merged with DriveLed:driveLed1|ledsIndex[9]  ;
; DriveLed:driveLed3|ledsIndex[9]         ; Merged with DriveLed:driveLed1|ledsIndex[9]  ;
; DriveLed:driveLed4|ledsIndex[9]         ; Merged with DriveLed:driveLed1|ledsIndex[9]  ;
; DriveLed:driveLed2|ledsIndex[8]         ; Merged with DriveLed:driveLed1|ledsIndex[8]  ;
; DriveLed:driveLed3|ledsIndex[8]         ; Merged with DriveLed:driveLed1|ledsIndex[8]  ;
; DriveLed:driveLed4|ledsIndex[8]         ; Merged with DriveLed:driveLed1|ledsIndex[8]  ;
; DriveLed:driveLed2|ledsIndex[7]         ; Merged with DriveLed:driveLed1|ledsIndex[7]  ;
; DriveLed:driveLed3|ledsIndex[7]         ; Merged with DriveLed:driveLed1|ledsIndex[7]  ;
; DriveLed:driveLed4|ledsIndex[7]         ; Merged with DriveLed:driveLed1|ledsIndex[7]  ;
; DriveLed:driveLed2|ledsIndex[6]         ; Merged with DriveLed:driveLed1|ledsIndex[6]  ;
; DriveLed:driveLed3|ledsIndex[6]         ; Merged with DriveLed:driveLed1|ledsIndex[6]  ;
; DriveLed:driveLed4|ledsIndex[6]         ; Merged with DriveLed:driveLed1|ledsIndex[6]  ;
; DriveLed:driveLed2|ledsIndex[5]         ; Merged with DriveLed:driveLed1|ledsIndex[5]  ;
; DriveLed:driveLed3|ledsIndex[5]         ; Merged with DriveLed:driveLed1|ledsIndex[5]  ;
; DriveLed:driveLed4|ledsIndex[5]         ; Merged with DriveLed:driveLed1|ledsIndex[5]  ;
; DriveLed:driveLed2|ledsIndex[4]         ; Merged with DriveLed:driveLed1|ledsIndex[4]  ;
; DriveLed:driveLed3|ledsIndex[4]         ; Merged with DriveLed:driveLed1|ledsIndex[4]  ;
; DriveLed:driveLed4|ledsIndex[4]         ; Merged with DriveLed:driveLed1|ledsIndex[4]  ;
; DriveLed:driveLed2|ledsIndex[3]         ; Merged with DriveLed:driveLed1|ledsIndex[3]  ;
; DriveLed:driveLed3|ledsIndex[3]         ; Merged with DriveLed:driveLed1|ledsIndex[3]  ;
; DriveLed:driveLed4|ledsIndex[3]         ; Merged with DriveLed:driveLed1|ledsIndex[3]  ;
; DriveLed:driveLed2|ledsIndex[2]         ; Merged with DriveLed:driveLed1|ledsIndex[2]  ;
; DriveLed:driveLed3|ledsIndex[2]         ; Merged with DriveLed:driveLed1|ledsIndex[2]  ;
; DriveLed:driveLed4|ledsIndex[2]         ; Merged with DriveLed:driveLed1|ledsIndex[2]  ;
; DriveLed:driveLed2|ledsIndex[1]         ; Merged with DriveLed:driveLed1|ledsIndex[1]  ;
; DriveLed:driveLed3|ledsIndex[1]         ; Merged with DriveLed:driveLed1|ledsIndex[1]  ;
; DriveLed:driveLed4|ledsIndex[1]         ; Merged with DriveLed:driveLed1|ledsIndex[1]  ;
; DriveLed:driveLed2|ledsIndex[0]         ; Merged with DriveLed:driveLed1|ledsIndex[0]  ;
; DriveLed:driveLed3|ledsIndex[0]         ; Merged with DriveLed:driveLed1|ledsIndex[0]  ;
; DriveLed:driveLed4|ledsIndex[0]         ; Merged with DriveLed:driveLed1|ledsIndex[0]  ;
; DriveLed:driveLed2|clkCount[0]          ; Merged with DriveLed:driveLed1|clkCount[0]   ;
; DriveLed:driveLed3|clkCount[0]          ; Merged with DriveLed:driveLed1|clkCount[0]   ;
; DriveLed:driveLed4|clkCount[0]          ; Merged with DriveLed:driveLed1|clkCount[0]   ;
; Total Number of Removed Registers = 390 ;                                              ;
+-----------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+---------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+---------------+---------------------------+-------------------------------------------------------------------------------------------------+
; we            ; Stuck at GND              ; inData[0], inData[1], inData[2], inData[3], inData[4], inData[5], inData[6], inData[7],         ;
;               ; due to stuck port data_in ; inData[8], inData[9], inData[10], inData[11], inData[12], inData[13], inData[14], inData[15],   ;
;               ;                           ; inData[16], inData[17], inData[18], inData[19], inData[20], inData[21], inData[22], inData[23], ;
;               ;                           ; memAddr[2], memAddr[1], memAddr[0]                                                              ;
; uartTimout[4] ; Lost Fanouts              ; receivingLockToggle, receivePrev                                                                ;
; prevLock      ; Lost Fanouts              ; receivingLock                                                                                   ;
+---------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 217   ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 71    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |povDisplay|UART_RX:comb_3|counter[2]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |povDisplay|DriveLed:driveLed4|ledsIndex[25] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |povDisplay|DriveLed:driveLed3|ledsIndex[7]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |povDisplay|DriveLed:driveLed2|ledsIndex[11] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |povDisplay|DriveLed:driveLed1|ledsIndex[7]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |povDisplay|UART_RX:comb_3|samplecounter[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |povDisplay|UART_RX:comb_3|bitcounter[3]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |povDisplay|DriveLed:driveLed4|clkCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |povDisplay|DriveLed:driveLed3|clkCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |povDisplay|DriveLed:driveLed2|clkCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |povDisplay|DriveLed:driveLed1|clkCount      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:comb_3 ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; clk_freq       ; 100000000 ; Signed Integer                 ;
; baud_rate      ; 9600      ; Signed Integer                 ;
; div_sample     ; 4         ; Signed Integer                 ;
; div_counter    ; 2604      ; Signed Integer                 ;
; mid_sample     ; 2         ; Signed Integer                 ;
; div_bit        ; 10        ; Signed Integer                 ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:comb_4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; DAT_WIDTH      ; 36    ; Signed Integer                    ;
; ADDR_WIDTH     ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:comb_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_htp1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; memory:comb_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 36                                            ;
;     -- NUMWORDS_A                         ; 128                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 36                                            ;
;     -- NUMWORDS_B                         ; 128                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DriveLed:driveLed4"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; position ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DriveLed:driveLed3"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; position ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DriveLed:driveLed2"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; position ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DriveLed:driveLed1"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; colourReg ; Input  ; Info     ; Stuck at GND                                                                        ;
; position  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:comb_4"                                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data[35..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 217                         ;
;     ENA               ; 71                          ;
;     SCLR              ; 14                          ;
;     plain             ; 132                         ;
; cycloneiii_lcell_comb ; 344                         ;
;     arith             ; 136                         ;
;         2 data inputs ; 103                         ;
;         3 data inputs ; 33                          ;
;     normal            ; 208                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 168                         ;
;                       ;                             ;
; Max LUT depth         ; 16.30                       ;
; Average LUT depth     ; 9.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Mar 26 17:54:06 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PovDisplay -c PovDisplay
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file povdisplay.sv
    Info (12023): Found entity 1: povDisplay File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart-rx.sv
    Info (12023): Found entity 1: UART_RX File: C:/Users/sgspe/Desktop/HDL files/UART-RX.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/sgspe/Desktop/HDL files/memory.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file driveled.sv
    Info (12023): Found entity 1: DriveLed File: C:/Users/sgspe/Desktop/HDL files/DriveLed.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at povDisplay.sv(62): created implicit net for "rgb1" File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 62
Critical Warning (10846): Verilog HDL Instantiation warning at povDisplay.sv(49): instance has no name File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 49
Critical Warning (10846): Verilog HDL Instantiation warning at povDisplay.sv(58): instance has no name File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 58
Info (12127): Elaborating entity "povDisplay" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(15): object "rgb" assigned a value but never read File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(31): object "oe" assigned a value but never read File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 31
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(108): truncated value with size 32 to match size of target (10) File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 108
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(103): truncated value with size 32 to match size of target (10) File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 103
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(114): truncated value with size 32 to match size of target (14) File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 114
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(181): truncated value with size 32 to match size of target (14) File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 181
Warning (10030): Net "rgb1" at povDisplay.sv(62) has no driver or initial value, using a default initial value '0' File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 62
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:comb_3" File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 49
Warning (10230): Verilog HDL assignment warning at UART-RX.sv(64): truncated value with size 32 to match size of target (14) File: C:/Users/sgspe/Desktop/HDL files/UART-RX.sv Line: 64
Warning (10230): Verilog HDL assignment warning at UART-RX.sv(70): truncated value with size 32 to match size of target (2) File: C:/Users/sgspe/Desktop/HDL files/UART-RX.sv Line: 70
Warning (10230): Verilog HDL assignment warning at UART-RX.sv(75): truncated value with size 32 to match size of target (4) File: C:/Users/sgspe/Desktop/HDL files/UART-RX.sv Line: 75
Info (12128): Elaborating entity "memory" for hierarchy "memory:comb_4" File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:comb_4|altsyncram:altsyncram_component" File: C:/Users/sgspe/Desktop/HDL files/memory.sv Line: 69
Info (12130): Elaborated megafunction instantiation "memory:comb_4|altsyncram:altsyncram_component" File: C:/Users/sgspe/Desktop/HDL files/memory.sv Line: 69
Info (12133): Instantiated megafunction "memory:comb_4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sgspe/Desktop/HDL files/memory.sv Line: 69
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_htp1.tdf
    Info (12023): Found entity 1: altsyncram_htp1 File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_htp1" for hierarchy "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DriveLed" for hierarchy "DriveLed:driveLed1" File: C:/Users/sgspe/Desktop/HDL files/povDisplay.sv Line: 65
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[0]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 38
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[1]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 71
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[2]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 104
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[3]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 137
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[4]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 170
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[5]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 203
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[6]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 236
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[7]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 269
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[8]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 302
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[9]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 335
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[10]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 368
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[11]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 401
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[12]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 434
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[13]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 467
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[14]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 500
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[15]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 533
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[16]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 566
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[17]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 599
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[18]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 632
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[19]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 665
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[20]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 698
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[21]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 731
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[22]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 764
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[23]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 797
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[24]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 830
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[25]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 863
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[26]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 896
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[27]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 929
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[28]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 962
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[29]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 995
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[30]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 1028
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[31]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 1061
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[32]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 1094
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[33]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 1127
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[34]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 1160
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_htp1:auto_generated|q_b[35]" File: C:/Users/sgspe/Desktop/HDL files/db/altsyncram_htp1.tdf Line: 1193
Info (286030): Timing-Driven Synthesis is running
Info (17049): 89 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/sgspe/Desktop/HDL files/output_files/PovDisplay.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 417 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 401 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 633 megabytes
    Info: Processing ended: Sun Mar 26 17:54:36 2017
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sgspe/Desktop/HDL files/output_files/PovDisplay.map.smsg.


