{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727194880387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727194880388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 13:21:20 2024 " "Processing started: Tue Sep 24 13:21:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727194880388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727194880388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PblY -c PblY " "Command: quartus_map --read_settings_files=on --write_settings_files=off PblY -c PblY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727194880388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727194881038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727194881039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727194895069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727194895069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.v 1 1 " "Found 1 design units, including 1 entities, in source file leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727194895073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727194895073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notE display.v(19) " "Verilog HDL Implicit Net warning at display.v(19): created implicit net for \"notE\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895074 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notD display.v(20) " "Verilog HDL Implicit Net warning at display.v(20): created implicit net for \"notD\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895074 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notF display.v(21) " "Verilog HDL Implicit Net warning at display.v(21): created implicit net for \"notF\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895074 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA display.v(22) " "Verilog HDL Implicit Net warning at display.v(22): created implicit net for \"notA\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notErro display.v(23) " "Verilog HDL Implicit Net warning at display.v(23): created implicit net for \"notErro\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notB2 display.v(24) " "Verilog HDL Implicit Net warning at display.v(24): created implicit net for \"notB2\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_B2 display.v(24) " "Verilog HDL Implicit Net warning at display.v(24): created implicit net for \"out_B2\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notB1 display.v(25) " "Verilog HDL Implicit Net warning at display.v(25): created implicit net for \"notB1\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_B1 display.v(25) " "Verilog HDL Implicit Net warning at display.v(25): created implicit net for \"out_B1\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notB0 display.v(26) " "Verilog HDL Implicit Net warning at display.v(26): created implicit net for \"notB0\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_B0 display.v(26) " "Verilog HDL Implicit Net warning at display.v(26): created implicit net for \"out_B0\"" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notBaixo leds.v(7) " "Verilog HDL Implicit Net warning at leds.v(7): created implicit net for \"notBaixo\"" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notMedio leds.v(8) " "Verilog HDL Implicit Net warning at leds.v(8): created implicit net for \"notMedio\"" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAlto leds.v(9) " "Verilog HDL Implicit Net warning at leds.v(9): created implicit net for \"notAlto\"" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notErro leds.v(10) " "Verilog HDL Implicit Net warning at leds.v(10): created implicit net for \"notErro\"" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Erro leds.v(10) " "Verilog HDL Implicit Net warning at leds.v(10): created implicit net for \"Erro\"" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notLD leds.v(11) " "Verilog HDL Implicit Net warning at leds.v(11): created implicit net for \"notLD\"" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux leds.v(44) " "Verilog HDL Implicit Net warning at leds.v(44): created implicit net for \"aux\"" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LRGB leds.v(48) " "Verilog HDL Implicit Net warning at leds.v(48): created implicit net for \"LRGB\"" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895076 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leds.v(53) " "Verilog HDL Instantiation warning at leds.v(53): instance has no name" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727194895076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "leds " "Elaborating entity \"leds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727194895139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:comb_23 " "Elaborating entity \"display\" for hierarchy \"display:comb_23\"" {  } { { "leds.v" "comb_23" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727194895146 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 display.v(7) " "Verilog HDL warning at display.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727194895149 "|leds|display:comb_23"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 display.v(8) " "Verilog HDL warning at display.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727194895149 "|leds|display:comb_23"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 display.v(9) " "Verilog HDL warning at display.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727194895149 "|leds|display:comb_23"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 display.v(47) " "Verilog HDL warning at display.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727194895149 "|leds|display:comb_23"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 display.v(54) " "Verilog HDL warning at display.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727194895149 "|leds|display:comb_23"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 display.v(61) " "Verilog HDL warning at display.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727194895149 "|leds|display:comb_23"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 display.v(66) " "Verilog HDL warning at display.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727194895149 "|leds|display:comb_23"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 display.v(71) " "Verilog HDL warning at display.v(71): actual bit length 32 differs from formal bit length 1" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 71 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727194895149 "|leds|display:comb_23"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 display.v(78) " "Verilog HDL warning at display.v(78): actual bit length 32 differs from formal bit length 1" {  } { { "display.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/display.v" 78 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1727194895149 "|leds|display:comb_23"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "11 " "Ignored 11 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1727194895258 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1727194895258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D1 VCC " "Pin \"D1\" is stuck at VCC" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727194895474 "|leds|D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2 VCC " "Pin \"D2\" is stuck at VCC" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727194895474 "|leds|D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3 VCC " "Pin \"D3\" is stuck at VCC" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727194895474 "|leds|D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "G7 GND " "Pin \"G7\" is stuck at GND" {  } { { "leds.v" "" { Text "C:/Users/Walace/Documents/PBL-RoboAspirador/leds.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727194895474 "|leds|G7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727194895474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727194895540 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727194895540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727194895540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727194895540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727194895683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 13:21:35 2024 " "Processing ended: Tue Sep 24 13:21:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727194895683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727194895683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727194895683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727194895683 ""}
