rm -rf synthesis
mkdir synthesis
mkdir synthesis/or1k_core
mkdir synthesis/or1k_core/source
mkdir synthesis/or1k_core/synthesis
mkdir synthesis/or1k_core/layout

cp ../../rtl/verilog/core/control/or1k_cfgrs.sv                       synthesis/or1k_core/source
cp ../../rtl/verilog/core/control/or1k_ctrl_cappuccino.sv             synthesis/or1k_core/source
cp ../../rtl/verilog/core/control/or1k_pcu.sv                         synthesis/or1k_core/source
cp ../../rtl/verilog/core/control/or1k_pic.sv                         synthesis/or1k_core/source
cp ../../rtl/verilog/core/control/or1k_ticktimer.sv                   synthesis/or1k_core/source
cp ../../rtl/verilog/core/decode/or1k_decode.sv                       synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/or1k_execute_alu.sv                 synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/or1k_execute_ctrl_cappuccino.sv     synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/or1k_rf_cappuccino.sv               synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/or1k_wb_mux_cappuccino.sv           synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/pfpu32/pfpu32_addsub.sv             synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/pfpu32/pfpu32_cmp.sv                synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/pfpu32/pfpu32_f2i.sv                synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/pfpu32/pfpu32_i2f.sv                synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/pfpu32/pfpu32_muldiv.sv             synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/pfpu32/pfpu32_rnd.sv                synthesis/or1k_core/source
cp ../../rtl/verilog/core/execute/pfpu32/pfpu32_top.sv                synthesis/or1k_core/source
cp ../../rtl/verilog/core/fetch/or1k_cache_lru.sv                     synthesis/or1k_core/source
cp ../../rtl/verilog/core/fetch/or1k_fetch_cappuccino.sv              synthesis/or1k_core/source
cp ../../rtl/verilog/core/fetch/or1k_icache.sv                        synthesis/or1k_core/source
cp ../../rtl/verilog/core/fetch/or1k_immu.sv                          synthesis/or1k_core/source
cp ../../rtl/verilog/core/memory/or1k_dcache.sv                       synthesis/or1k_core/source
cp ../../rtl/verilog/core/memory/or1k_dmmu.sv                         synthesis/or1k_core/source
cp ../../rtl/verilog/core/memory/or1k_lsu_cappuccino.sv               synthesis/or1k_core/source
cp ../../rtl/verilog/core/memory/or1k_store_buffer.sv                 synthesis/or1k_core/source
cp ../../rtl/verilog/core/or1k_branch_prediction.sv                   synthesis/or1k_core/source
cp ../../rtl/verilog/core/or1k_branch_predictor_gshare.sv             synthesis/or1k_core/source
cp ../../rtl/verilog/core/or1k_branch_predictor_saturation_counter.sv synthesis/or1k_core/source
cp ../../rtl/verilog/core/or1k_branch_predictor_simple.sv             synthesis/or1k_core/source
cp ../../rtl/verilog/core/or1k_bus_if_wb32.sv                         synthesis/or1k_core/source
cp ../../rtl/verilog/core/or1k_core.sv                                synthesis/or1k_core/source
cp ../../rtl/verilog/core/or1k_cpu_cappuccino.sv                      synthesis/or1k_core/source
cp ../../rtl/verilog/core/or1k_cpu.sv                                 synthesis/or1k_core/source
cp ../../rtl/verilog/core/or1k_decode_execute_cappuccino.sv           synthesis/or1k_core/source

cp ../../rtl/verilog/memory/or1k_simple_dpram_sclk.sv                 synthesis/or1k_core/source
cp ../../rtl/verilog/memory/or1k_true_dpram_sclk.sv                   synthesis/or1k_core/source

cp ../../rtl/verilog/pkg/or1k_defines.sv                              synthesis/or1k_core/source
cp ../../rtl/verilog/pkg/or1k_utils.sv                                synthesis/or1k_core/source

cd synthesis/or1k_core

qflow -T osu018 synthesize place route or1k_core
