#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000157280fe270 .scope module, "mem_op_tb" "mem_op_tb" 2 30;
 .timescale 0 0;
v0000015728143770_0 .var "addr", 5 0;
v0000015728143810_0 .var "clk", 0 0;
v000001572819a9e0_0 .var "din", 3 0;
v000001572819ada0_0 .net "dout", 3 0, v00000157280f6660_0;  1 drivers
v000001572819ae40_0 .net "q", 3 0, L_000001572814b890;  1 drivers
v000001572819a260_0 .var "rst", 0 0;
v000001572819aa80_0 .var "write_enable", 0 0;
S_00000157280fe400 .scope module, "m1" "mem_op" 2 36, 2 1 0, S_00000157280fe270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 4 "datain";
    .port_info 4 /INPUT 6 "address";
    .port_info 5 /OUTPUT 4 "dataout";
    .port_info 6 /OUTPUT 4 "q";
L_000001572814b890 .functor BUFZ 4, L_000001572819a580, C4<0000>, C4<0000>, C4<0000>;
v00000157280f6480_0 .net *"_ivl_0", 3 0, L_000001572819a580;  1 drivers
v0000015728134e40_0 .net *"_ivl_2", 6 0, L_000001572819a300;  1 drivers
L_000001572819b048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000015728134ee0_0 .net *"_ivl_5", 0 0, L_000001572819b048;  1 drivers
v0000015728134f80_0 .net "address", 5 0, v0000015728143770_0;  1 drivers
v00000157280f6520_0 .net "clk", 0 0, v0000015728143810_0;  1 drivers
v00000157280f65c0_0 .net "datain", 3 0, v000001572819a9e0_0;  1 drivers
v00000157280f6660_0 .var "dataout", 3 0;
v00000157280f6700_0 .var/i "i", 31 0;
v00000157280f67a0 .array "memory", 0 31, 3 0;
v00000157280f6840_0 .net "q", 3 0, L_000001572814b890;  alias, 1 drivers
v0000015728143630_0 .net "reset", 0 0, v000001572819a260_0;  1 drivers
v00000157281436d0_0 .net "write_enable", 0 0, v000001572819aa80_0;  1 drivers
E_000001572814cc70 .event posedge, v00000157280f6520_0;
L_000001572819a580 .array/port v00000157280f67a0, L_000001572819a300;
L_000001572819a300 .concat [ 6 1 0 0], v0000015728143770_0, L_000001572819b048;
    .scope S_00000157280fe400;
T_0 ;
    %wait E_000001572814cc70;
    %load/vec4 v0000015728143630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000157280f6700_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000157280f6700_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v00000157280f6700_0;
    %store/vec4a v00000157280f67a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000157280f6700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000157280f6700_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v00000157281436d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v00000157280f65c0_0;
    %load/vec4 v0000015728134f80_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000157280f67a0, 4, 0;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000157280fe400;
T_1 ;
    %wait E_000001572814cc70;
    %load/vec4 v0000015728134f80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000157280f67a0, 4;
    %store/vec4 v00000157280f6660_0, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_00000157280fe270;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000015728143810_0;
    %inv;
    %store/vec4 v0000015728143810_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000157280fe270;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015728143810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001572819a260_0, 0, 1;
    %vpi_call 2 41 "$monitor", "Time=%f, clk=%b, rst =%b, write_enable=%b din=%4b, addr=%6b dout=%4b, q=%4b", $time, v0000015728143810_0, v000001572819a260_0, v000001572819aa80_0, v000001572819a9e0_0, v0000015728143770_0, v000001572819ada0_0, v000001572819ae40_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572819a260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572819aa80_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000015728143770_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572819a260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001572819aa80_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001572819a9e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000015728143770_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572819a260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001572819aa80_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001572819a9e0_0, 0, 4;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000015728143770_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572819a260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572819aa80_0, 0, 1;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000015728143770_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572819a260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001572819aa80_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001572819a9e0_0, 0, 4;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000015728143770_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572819a260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572819aa80_0, 0, 1;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000015728143770_0, 0, 6;
    %delay 20, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "memory_assign.v";
