{"vcs1":{"timestamp_begin":1681677672.402264171, "rt":1.57, "ut":0.24, "st":0.22}}
{"vcselab":{"timestamp_begin":1681677674.057253799, "rt":1.40, "ut":0.33, "st":0.12}}
{"link":{"timestamp_begin":1681677675.638192449, "rt":1.11, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681677671.978866315}
{"VCS_COMP_START_TIME": 1681677671.978866315}
{"VCS_COMP_END_TIME": 1681678820.425581160}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338244}}
{"stitch_vcselab": {"peak_mem": 222564}}
