{"Source Block": ["hdl/library/util_pmod_adc/util_pmod_adc.v@161:194@HdlStmProcess", "    end\n  end\n\n  // update the ADC timing counters\n\n  always @(posedge clk)\n  begin\n    if(reset == 1'b1) begin\n      adc_tconvst_cnt  <= ADC_CONVST_CNT;\n      adc_tconvert_cnt <= ADC_CONVERT_CNT;\n      adc_tquiet_cnt   <= ADC_TQUITE_CNT;\n    end else begin\n      if(adc_state == ADC_START_CNV) begin\n        adc_tconvst_cnt <= adc_tconvst_cnt - 1;\n      end else begin\n        adc_tconvst_cnt <= ADC_CONVST_CNT;\n      end\n      if((adc_state == ADC_START_CNV) || (adc_state == ADC_WAIT_CNV_DONE)) begin\n        adc_tconvert_cnt <= adc_tconvert_cnt - 1;\n      end else begin\n        adc_tconvert_cnt <= ADC_CONVERT_CNT;\n      end\n      if(adc_state == ADC_TQUIET) begin\n        adc_tquiet_cnt <= adc_tquiet_cnt - 1;\n      end else begin\n        adc_tquiet_cnt <= ADC_TQUITE_CNT;\n      end\n    end\n  end\n\n  // determine when the ADC clock is valid\n\n  always @(negedge adc_spi_clk) begin\n    adc_clk_en <= ((adc_state == ADC_READ_CNV_RESULT) && (sclk_clk_cnt != 0)) ? 1'b1 : 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[168, "    if(reset == 1'b1) begin\n"]], "Add": [[168, "    if(resetn == 1'b0) begin\n"]]}}