Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 506dd8530f1d4ea69c1fd8bf4d96feb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MCD_MCM_behav xil_defaultlib.MCD_MCM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX_DE_X [mux_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_DE_Y [mux_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_SEL [reg_sel_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_DE_X [reg_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_DE_Y [reg_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_SALIDA [reg_salida_default]
Compiling architecture behavioral of entity xil_defaultlib.SUM_DE_X [sum_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.SUM_DE_Y [sum_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.RES_DE_X [res_de_x_default]
Compiling architecture behavioral of entity xil_defaultlib.RES_DE_Y [res_de_y_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPA [compa_default]
Compiling architecture behavioral of entity xil_defaultlib.U_C [u_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mcd_mcm
Built simulation snapshot MCD_MCM_behav
