C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 1   


C51 COMPILER V9.03, COMPILATION OF MODULE CYFITTER_CFG
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_903\Debug\cyfitter_cfg.obj
COMPILER INVOKED BY: C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\import\keil\pk51\9.03\C51\BIN\c51.exe 
                    -.\Generated_Source\PSoC3\cyfitter_cfg.c NOIV LARGE MODDP2 OMF2 VB(1) PR(.\DP8051\DP8051_Keil_903\Debug\cyfitter_cfg.lst)
                    - CD DB NOIP OT(2,SIZE) INCDIR(Generated_Source\PSoC3) OJ(.\DP8051\DP8051_Keil_903\Debug\cyfitter_cfg.obj)

line level    source

   1          /*******************************************************************************
   2          * FILENAME: cyfitter_cfg.c
   3          * PSoC Creator 2.0
   4          *
   5          * Description:
   6          * This file is automatically generated by PSoC Creator with device 
   7          * initialization code.
   8          *
   9          * THIS FILE SHOULD NOT BE MODIFIED.
  10          *
  11          ********************************************************************************
  12          * Copyright 2011, Cypress Semiconductor Corporation.  All rights reserved.
  13          * You may use this file only in accordance with the license, terms, conditions, 
  14          * disclaimers, and limitations in the end user license agreement accompanying 
  15          * the software package with which this file was provided.
  16          ********************************************************************************/
  17          
  18          #include <string.h>
  19          #include <cytypes.h>
  20          #include <cydevice_trm.h>
  21          #include <cyfitter.h>
  22          #include <CyLib.h>
  23          #include <CyDmac.h>
  24          #include <cyfitter_cfg.h>
  25          
  26          /* Clock startup error codes                                                   */
  27          #define CYCLOCKSTART_NO_ERROR    0
  28          #define CYCLOCKSTART_XTAL_ERROR  1
  29          #define CYCLOCKSTART_32KHZ_ERROR 2
  30          #define CYCLOCKSTART_PLL_ERROR   3
  31          
  32          /*******************************************************************************
  33          * Function Name: CyClockStartupError
  34          ********************************************************************************
  35          * Summary:
  36          *  If an error is encountered during clock configuration (crystal startup error,
  37          *  PLL lock error, etc) the system will end up here.  Unless reimplemented by 
  38          *  the customer, an infinite loop will be encountered.
  39          *
  40          * Parameters:  
  41          *   void
  42          *
  43          * Return:
  44          *   void
  45          *
  46          *******************************************************************************/
  47          #if defined(__GNUC__) || defined(__ARMCC_VERSION)
              __attribute__ ((unused))
              #endif
  50          static void CyClockStartupError(uint8 errorCode)
  51          {
  52   1          /* To remove the compiler warning if errorCode not used.                */
  53   1          errorCode = errorCode;
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 2   

  54   1      
  55   1          /* `#START CyClockStartupError` */
  56   1      
  57   1          /* If we have a clock startup error (bad MHz crystal, PLL lock, etc)    */
  58   1          /* we will end up here to allow the customer to implement something to  */
  59   1          /* deal with the clock condition.                                       */
  60   1      
  61   1          /* `#END` */
  62   1      
  63   1          /* If nothing else, stop here since the clocks have not started         */
  64   1          /* correctly.                                                           */
  65   1          while(1) {}
  66   1      }
  67          
  68          
  69          #undef CYCODE
  70          #undef CYDATA
  71          #undef CYXDATA
  72          #undef CYFAR
  73          #if defined(__C51__) || defined(__CX51__)
  74                  #define CYCODE code
  75                  #define CYDATA data
  76                  #define CYXDATA xdata
  77                  #define CYFAR far
  78          
  79                  #define CYPACKED
  80                  #define CYALIGNED
  81              #define DMAINITSEC
  82                  #define CY_CFG_MEMORY_BARRIER()
  83          
  84                  #ifndef CYCONFIGCPY_DECLARED
                              extern void cymemzero(void CYFAR *addr, uint16 size);
                              extern void cyconfigcpy(uint16 size, const void CYFAR *src, void CYFAR *dest) small;
                              extern void cyconfigcpycode(uint16 size, const void CYCODE *src, void CYFAR *dest);
                      #endif
  89          
  90              #define CYMEMZERO8(a,c) cymemzero((a),(c))
  91              #define CYCONFIGCPY8(d,s,c) cyconfigcpy((c),(s),(d))
  92              #define CYCONFIGCPYCODE8(d,s,c) cyconfigcpycode((c),(s),(d))
  93          
  94                  #define CYMEMZERO(a,c) cymemzero((a),(c))
  95                  #define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
  96                  #define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
  97          #else
                      #error Unsupported toolchain
              #endif
 100          
 101          /* Defines the layout and meaning of each entry in the cfg_memset_list used for clearing registers */
 102          typedef struct {
 103                  void CYFAR *address;
 104                  uint16 size;
 105          } CYPACKED cfg_memset_t;
 106          
 107          /* Defines the layout and meaning of each entry in the cfg_memcpy_list used for initializing registers */
 108          typedef struct {
 109                  void CYFAR *dest;
 110                  const void CYFAR *src;
 111                  uint16 size;
 112          } CYPACKED cfg_memcpy_t;
 113          
 114          /* TD structure for big-endian systems. Requires 2-byte endian swap */
 115          struct td_t {
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 3   

 116                  uint16 size;
 117                  uint8 flags;
 118                  uint8 next_td_ptr;
 119                  uint16 src;
 120                  uint16 dest;
 121          } CYPACKED;
 122          
 123          /* IDMUX_IRQ Address: CYREG_IDMUX_IRQ_CTL0 Size (bytes): 8 */
 124          #define BS_IDMUX_IRQ_VAL ((const uint8 CYFAR *)0x00080000)
 125          
 126          /* UDB_1_4_0_CONFIG Address: CYDEV_UCFG_B0_P1_U1_BASE Size (bytes): 128 */
 127          #define BS_UDB_1_4_0_CONFIG_VAL ((const uint8 CYFAR *)0x00080008)
 128          
 129          /* UDB_1_3_0_CONFIG Address: CYDEV_UCFG_B0_P2_U0_BASE Size (bytes): 128 */
 130          #define BS_UDB_1_3_0_CONFIG_VAL ((const uint8 CYFAR *)0x00080088)
 131          
 132          /* UDB_1_3_1_CONFIG Address: CYDEV_UCFG_B0_P2_U1_BASE Size (bytes): 128 */
 133          #define BS_UDB_1_3_1_CONFIG_VAL ((const uint8 CYFAR *)0x00080108)
 134          
 135          /* UDB_1_2_0_CONFIG Address: CYDEV_UCFG_B0_P3_U1_BASE Size (bytes): 128 */
 136          #define BS_UDB_1_2_0_CONFIG_VAL ((const uint8 CYFAR *)0x00080188)
 137          
 138          /* UDB_1_0_1_CONFIG Address: CYDEV_UCFG_B1_P2_U1_BASE Size (bytes): 128 */
 139          #define BS_UDB_1_0_1_CONFIG_VAL ((const uint8 CYFAR *)0x00080208)
 140          
 141          /* UDB_1_1_1_CONFIG Address: CYDEV_UCFG_B1_P3_U0_BASE Size (bytes): 128 */
 142          #define BS_UDB_1_1_1_CONFIG_VAL ((const uint8 CYFAR *)0x00080288)
 143          
 144          /* UDB_1_1_0_CONFIG Address: CYDEV_UCFG_B1_P3_U1_BASE Size (bytes): 128 */
 145          #define BS_UDB_1_1_0_CONFIG_VAL ((const uint8 CYFAR *)0x00080308)
 146          
 147          /* UWRK_B0_WRK_DP_BITS Address: CYDEV_UWRK_UWRK8_B0_BASE Size (bytes): 64 */
 148          #define BS_UWRK_B0_WRK_DP_BITS_VAL ((const uint8 CYFAR *)0x00080388)
 149          
 150          /* UWRK_B0_WRK_STATCTL_BITS Address: CYDEV_UWRK_UWRK8_B0_BASE + 0x00000070 Size (bytes): 32 */
 151          #define BS_UWRK_B0_WRK_STATCTL_BITS_VAL ((const uint8 CYFAR *)0x000803C8)
 152          
 153          /* UWRK_B1_WRK_DP_BITS Address: CYDEV_UWRK_UWRK8_B1_BASE Size (bytes): 64 */
 154          #define BS_UWRK_B1_WRK_DP_BITS_VAL ((const uint8 CYFAR *)0x000803E8)
 155          
 156          /* UWRK_B1_WRK_STATCTL_BITS Address: CYDEV_UWRK_UWRK8_B1_BASE + 0x00000070 Size (bytes): 32 */
 157          #define BS_UWRK_B1_WRK_STATCTL_BITS_VAL ((const uint8 CYFAR *)0x00080428)
 158          
 159          /* DSI0_0_HV_ROUTING Address: CYDEV_UCFG_DSI13_BASE + 0x00000080 Size (bytes): 128 */
 160          #define BS_DSI0_0_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080448)
 161          
 162          /* DSI0_1_HV_ROUTING Address: CYDEV_UCFG_DSI12_BASE + 0x00000080 Size (bytes): 128 */
 163          #define BS_DSI0_1_HV_ROUTING_VAL ((const uint8 CYFAR *)0x000804C8)
 164          
 165          /* DSI0_2_HV_ROUTING Address: CYDEV_UCFG_DSI7_BASE + 0x00000080 Size (bytes): 128 */
 166          #define BS_DSI0_2_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080548)
 167          
 168          /* DSISWITCH_0_3 Address: CYDEV_UCFG_DSI6_BASE Size (bytes): 128 */
 169          #define BS_DSISWITCH_0_3_VAL ((const uint8 CYFAR *)0x000805C8)
 170          
 171          /* DSI0_3_HV_ROUTING Address: CYDEV_UCFG_DSI6_BASE + 0x00000080 Size (bytes): 128 */
 172          #define BS_DSI0_3_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080648)
 173          
 174          /* DSI0_4_HV_ROUTING Address: CYDEV_UCFG_DSI5_BASE + 0x00000080 Size (bytes): 128 */
 175          #define BS_DSI0_4_HV_ROUTING_VAL ((const uint8 CYFAR *)0x000806C8)
 176          
 177          /* DSISWITCH_0_5 Address: CYDEV_UCFG_DSI4_BASE Size (bytes): 128 */
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 4   

 178          #define BS_DSISWITCH_0_5_VAL ((const uint8 CYFAR *)0x00080748)
 179          
 180          /* DSI0_5_HV_ROUTING Address: CYDEV_UCFG_DSI4_BASE + 0x00000080 Size (bytes): 128 */
 181          #define BS_DSI0_5_HV_ROUTING_VAL ((const uint8 CYFAR *)0x000807C8)
 182          
 183          /* UDB_1_0_HV_ROUTING Address: CYDEV_UCFG_B1_P5_ROUTE_BASE + 0x00000080 Size (bytes): 128 */
 184          #define BS_UDB_1_0_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080848)
 185          
 186          /* UDBSWITCH_1_0 Address: CYDEV_UCFG_B1_P2_ROUTE_BASE Size (bytes): 128 */
 187          #define BS_UDBSWITCH_1_0_VAL ((const uint8 CYFAR *)0x000808C8)
 188          
 189          /* UDB_2_0_HV_ROUTING Address: CYDEV_UCFG_B1_P2_ROUTE_BASE + 0x00000080 Size (bytes): 128 */
 190          #define BS_UDB_2_0_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080948)
 191          
 192          /* UDBSWITCH_1_1 Address: CYDEV_UCFG_B1_P3_ROUTE_BASE Size (bytes): 128 */
 193          #define BS_UDBSWITCH_1_1_VAL ((const uint8 CYFAR *)0x000809C8)
 194          
 195          /* UDB_2_1_HV_ROUTING Address: CYDEV_UCFG_B1_P3_ROUTE_BASE + 0x00000080 Size (bytes): 128 */
 196          #define BS_UDB_2_1_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080A48)
 197          
 198          /* UDB_1_2_HV_ROUTING Address: CYDEV_UCFG_B0_P4_ROUTE_BASE + 0x00000080 Size (bytes): 128 */
 199          #define BS_UDB_1_2_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080AC8)
 200          
 201          /* UDBSWITCH_1_2 Address: CYDEV_UCFG_B0_P3_ROUTE_BASE Size (bytes): 128 */
 202          #define BS_UDBSWITCH_1_2_VAL ((const uint8 CYFAR *)0x00080B48)
 203          
 204          /* UDB_2_2_HV_ROUTING Address: CYDEV_UCFG_B0_P3_ROUTE_BASE + 0x00000080 Size (bytes): 128 */
 205          #define BS_UDB_2_2_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080BC8)
 206          
 207          /* UDB_1_3_HV_ROUTING Address: CYDEV_UCFG_B0_P5_ROUTE_BASE + 0x00000080 Size (bytes): 128 */
 208          #define BS_UDB_1_3_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080C48)
 209          
 210          /* UDBSWITCH_1_3 Address: CYDEV_UCFG_B0_P2_ROUTE_BASE Size (bytes): 128 */
 211          #define BS_UDBSWITCH_1_3_VAL ((const uint8 CYFAR *)0x00080CC8)
 212          
 213          /* UDB_2_3_HV_ROUTING Address: CYDEV_UCFG_B0_P2_ROUTE_BASE + 0x00000080 Size (bytes): 128 */
 214          #define BS_UDB_2_3_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080D48)
 215          
 216          /* UDB_1_4_HV_ROUTING Address: CYDEV_UCFG_B0_P6_ROUTE_BASE + 0x00000080 Size (bytes): 128 */
 217          #define BS_UDB_1_4_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080DC8)
 218          
 219          /* UDBSWITCH_1_4 Address: CYDEV_UCFG_B0_P1_ROUTE_BASE Size (bytes): 128 */
 220          #define BS_UDBSWITCH_1_4_VAL ((const uint8 CYFAR *)0x00080E48)
 221          
 222          /* UDB_2_4_HV_ROUTING Address: CYDEV_UCFG_B0_P1_ROUTE_BASE + 0x00000080 Size (bytes): 128 */
 223          #define BS_UDB_2_4_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080EC8)
 224          
 225          /* DSISWITCH_1_0 Address: CYDEV_UCFG_DSI9_BASE Size (bytes): 128 */
 226          #define BS_DSISWITCH_1_0_VAL ((const uint8 CYFAR *)0x00080F48)
 227          
 228          /* DSI3_0_HV_ROUTING Address: CYDEV_UCFG_DSI9_BASE + 0x00000080 Size (bytes): 128 */
 229          #define BS_DSI3_0_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00080FC8)
 230          
 231          /* DSI3_2_HV_ROUTING Address: CYDEV_UCFG_DSI3_BASE + 0x00000080 Size (bytes): 128 */
 232          #define BS_DSI3_2_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00081048)
 233          
 234          /* DSISWITCH_1_3 Address: CYDEV_UCFG_DSI2_BASE Size (bytes): 128 */
 235          #define BS_DSISWITCH_1_3_VAL ((const uint8 CYFAR *)0x000810C8)
 236          
 237          /* DSI3_3_HV_ROUTING Address: CYDEV_UCFG_DSI2_BASE + 0x00000080 Size (bytes): 128 */
 238          #define BS_DSI3_3_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00081148)
 239          
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 5   

 240          /* DSISWITCH_1_4 Address: CYDEV_UCFG_DSI1_BASE Size (bytes): 128 */
 241          #define BS_DSISWITCH_1_4_VAL ((const uint8 CYFAR *)0x000811C8)
 242          
 243          /* DSI3_4_HV_ROUTING Address: CYDEV_UCFG_DSI1_BASE + 0x00000080 Size (bytes): 128 */
 244          #define BS_DSI3_4_HV_ROUTING_VAL ((const uint8 CYFAR *)0x00081248)
 245          
 246          /* UCFG_BCTL1 Address: CYREG_BCTL1_MDCLK_EN Size (bytes): 16 */
 247          #define BS_UCFG_BCTL1_VAL ((const uint8 CYFAR *)0x000812C8)
 248          
 249          /* UCFG_BCTL0 Address: CYREG_BCTL0_MDCLK_EN Size (bytes): 16 */
 250          #define BS_UCFG_BCTL0_VAL ((const uint8 CYFAR *)0x000812D8)
 251          
 252          /* IOPINS0_0 Address: CYREG_PRT0_DM0 Size (bytes): 8 */
 253          #define BS_IOPINS0_0_VAL ((const uint8 CYFAR *)0x000812E8)
 254          
 255          /* IOPINS0_1 Address: CYREG_PRT1_DM0 Size (bytes): 8 */
 256          #define BS_IOPINS0_1_VAL ((const uint8 CYFAR *)0x000812F0)
 257          
 258          /* IOPINS0_2 Address: CYREG_PRT2_DM0 Size (bytes): 8 */
 259          #define BS_IOPINS0_2_VAL ((const uint8 CYFAR *)0x000812F8)
 260          
 261          /* IOPORT_0 Address: CYDEV_PRTDSI_PRT0_BASE Size (bytes): 7 */
 262          #define BS_IOPORT_0_VAL ((const uint8 CYFAR *)0x00081300)
 263          
 264          /* CYDEV_CLKDIST_ACFG0_CFG0 Address: CYREG_CLKDIST_ACFG0_CFG0 Size (bytes): 4 */
 265          #define BS_CYDEV_CLKDIST_ACFG0_CFG0_VAL ((const uint8 CYFAR *)0x00081308)
 266          
 267          
 268          /* PHUB_CH1_CFGMEM_CFG0/1 initialization data */
 269          static const uint8 CYCODE CH1_ADDR_DATA0[] DMAINITSEC = { 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }
             -;
 270          
 271          /* PHUB_CH2_CFGMEM_CFG0/1 initialization data */
 272          static const uint8 CYCODE CH2_ADDR_DATA0[] DMAINITSEC = { 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00 }
             -;
 273          
 274          /* PHUB_CH5_CFGMEM_CFG0/1 initialization data */
 275          static const uint8 CYCODE CH5_ADDR_DATA0[] DMAINITSEC = { 0x01, 0x00, 0x00, 0x00, 0x08, 0x00, 0x00, 0x00 }
             -;
 276          
 277          /* PHUB_CH6_CFGMEM_CFG0/1 initialization data */
 278          static const uint8 CYCODE CH6_ADDR_DATA0[] DMAINITSEC = { 0x01, 0x00, 0x00, 0x00, 0x08, 0x00, 0x01, 0x00 }
             -;
 279          
 280          /* Initialization data for each DMA channel's TD registers */
 281          static const uint8 CYCODE DMA_TD_START_CMD[] DMAINITSEC = { 0x01, 0x00, 0x00, 0x00, 0x01 };
 282          
 283          static uint32 CYXDATA DMA_ZERO_VAL CYALIGNED;
 284          
 285          /* This table holds all of the initialization data necessary for the DMA
 286             process to transfer data from the source location to the destination. */
 287          static const struct td_t CYCODE CFG_TD_LIST0[] DMAINITSEC = {
 288          /* Size, Flags, Next, Source, Destination */
 289                  { 8, 0x23, 0x02, (uint16)(&CH1_ADDR_DATA0), (uint16)(CYREG_PHUB_CFGMEM1_CFG0) },        /* TD 1 */
 290                  { 8, 0x23, 0x03, (uint16)(&CH2_ADDR_DATA0), (uint16)(CYREG_PHUB_CFGMEM2_CFG0) },        /* TD 2 */
 291                  { 8, 0x23, 0x04, (uint16)(&CH5_ADDR_DATA0), (uint16)(CYREG_PHUB_CFGMEM5_CFG0) },        /* TD 3 */
 292                  { 8, 0x23, 0x05, (uint16)(&CH6_ADDR_DATA0), (uint16)(CYREG_PHUB_CFGMEM6_CFG0) },        /* TD 4 */
 293                  { 5, 0x23, 0x06, (uint16)(&DMA_TD_START_CMD), (uint16)(CYREG_PHUB_CH1_BASIC_CFG) },     /* TD 5 */
 294                  { 5, 0x23, 0x07, (uint16)(&DMA_TD_START_CMD), (uint16)(CYREG_PHUB_CH2_BASIC_CFG) },     /* TD 6 */
 295                  { 5, 0x23, 0x08, (uint16)(&DMA_TD_START_CMD), (uint16)(CYREG_PHUB_CH5_BASIC_CFG) },     /* TD 7 */
 296                  { 5, 0x23, 0xFF, (uint16)(&DMA_TD_START_CMD), (uint16)(CYREG_PHUB_CH6_BASIC_CFG) },     /* TD 8 */
 297                  { 64, 0x22, 0x0A, (uint16)(&DMA_ZERO_VAL), (uint16)(CYREG_PRT3_DR) },   /* TD 9 */
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 6   

 298                  { 16, 0x22, 0x0B, (uint16)(&DMA_ZERO_VAL), (uint16)(CYREG_PRT12_DR) },  /* TD 10 */
 299                  { 16, 0x22, 0xFF, (uint16)(&DMA_ZERO_VAL), (uint16)(CYREG_PRT15_DR) },  /* TD 11 */
 300                  { 640, 0x22, 0x0D, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_B0_P0_U0_BASE) },       /* TD 12 */
 301                  { 128, 0x22, 0x0E, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_B0_P3_U0_BASE) },       /* TD 13 */
 302                  { 384, 0x22, 0x0F, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_B0_P4_U0_BASE) },       /* TD 14 */
 303                  { 384, 0x22, 0x10, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_B0_P5_U0_BASE) },       /* TD 15 */
 304                  { 384, 0x22, 0x11, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_B0_P6_U0_BASE) },       /* TD 16 */
 305                  { 512, 0x22, 0x12, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_B0_P7_U0_BASE) },       /* TD 17 */
 306                  { 128, 0x22, 0x13, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_B1_P2_U0_BASE) },       /* TD 18 */
 307                  { 896, 0x22, 0x14, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_B1_P4_U0_BASE) },       /* TD 19 */
 308                  { 256, 0x22, 0x15, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI0_BASE) },   /* TD 20 */
 309                  { 128, 0x22, 0x16, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI3_BASE) },   /* TD 21 */
 310                  { 128, 0x22, 0x17, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI5_BASE) },   /* TD 22 */
 311                  { 128, 0x22, 0x18, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI7_BASE) },   /* TD 23 */
 312                  { 256, 0x22, 0x19, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI8_BASE) },   /* TD 24 */
 313                  { 128, 0x22, 0x1A, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI12_BASE) },  /* TD 25 */
 314                  { 128, 0x22, 0xFF, (uint16)(&DMA_ZERO_VAL), (uint16)(CYDEV_UCFG_DSI13_BASE) },  /* TD 26 */
 315                  { 64, 0x23, 0x1C, (uint16)(BS_UWRK_B0_WRK_DP_BITS_VAL), (uint16)(CYDEV_UWRK_UWRK8_B0_BASE) },   /* TD 27 */
 316                  { 32, 0x23, 0x1D, (uint16)(BS_UWRK_B0_WRK_STATCTL_BITS_VAL), (uint16)(CYDEV_UWRK_UWRK8_B0_BASE + 0x000000
             -70) },        /* TD 28 */
 317                  { 64, 0x23, 0x1E, (uint16)(BS_UWRK_B1_WRK_DP_BITS_VAL), (uint16)(CYDEV_UWRK_UWRK8_B1_BASE) },   /* TD 29 */
 318                  { 32, 0x23, 0xFF, (uint16)(BS_UWRK_B1_WRK_STATCTL_BITS_VAL), (uint16)(CYDEV_UWRK_UWRK8_B1_BASE + 0x000000
             -70) },        /* TD 30 */
 319                  { 8, 0x23, 0x20, (uint16)(BS_IDMUX_IRQ_VAL), (uint16)(CYREG_IDMUX_IRQ_CTL0) },  /* TD 31 */
 320                  { 128, 0x23, 0x21, (uint16)(BS_UDB_1_4_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P1_U1_BASE) },     /* TD 32 */
 321                  { 128, 0x23, 0x22, (uint16)(BS_UDB_1_3_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P2_U0_BASE) },     /* TD 33 */
 322                  { 128, 0x23, 0x23, (uint16)(BS_UDB_1_3_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P2_U1_BASE) },     /* TD 34 */
 323                  { 128, 0x23, 0x24, (uint16)(BS_UDB_1_2_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B0_P3_U1_BASE) },     /* TD 35 */
 324                  { 128, 0x23, 0x25, (uint16)(BS_UDB_1_0_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P2_U1_BASE) },     /* TD 36 */
 325                  { 128, 0x23, 0x26, (uint16)(BS_UDB_1_1_1_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P3_U0_BASE) },     /* TD 37 */
 326                  { 128, 0x23, 0x27, (uint16)(BS_UDB_1_1_0_CONFIG_VAL), (uint16)(CYDEV_UCFG_B1_P3_U1_BASE) },     /* TD 38 */
 327                  { 128, 0x23, 0x28, (uint16)(BS_DSI0_0_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI13_BASE + 0x00000080) },  /*
             - TD 39 */
 328                  { 128, 0x23, 0x29, (uint16)(BS_DSI0_1_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI12_BASE + 0x00000080) },  /*
             - TD 40 */
 329                  { 128, 0x23, 0x2A, (uint16)(BS_DSI0_2_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI7_BASE + 0x00000080) },   /* 
             -TD 41 */
 330                  { 128, 0x23, 0x2B, (uint16)(BS_DSISWITCH_0_3_VAL), (uint16)(CYDEV_UCFG_DSI6_BASE) },    /* TD 42 */
 331                  { 128, 0x23, 0x2C, (uint16)(BS_DSI0_3_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI6_BASE + 0x00000080) },   /* 
             -TD 43 */
 332                  { 128, 0x23, 0x2D, (uint16)(BS_DSI0_4_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI5_BASE + 0x00000080) },   /* 
             -TD 44 */
 333                  { 128, 0x23, 0x2E, (uint16)(BS_DSISWITCH_0_5_VAL), (uint16)(CYDEV_UCFG_DSI4_BASE) },    /* TD 45 */
 334                  { 128, 0x23, 0x2F, (uint16)(BS_DSI0_5_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI4_BASE + 0x00000080) },   /* 
             -TD 46 */
 335                  { 128, 0x23, 0x30, (uint16)(BS_UDB_1_0_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B1_P5_ROUTE_BASE + 0x00000080
             -) },        /* TD 47 */
 336                  { 128, 0x23, 0x31, (uint16)(BS_UDBSWITCH_1_0_VAL), (uint16)(CYDEV_UCFG_B1_P2_ROUTE_BASE) },     /* TD 48 */
 337                  { 128, 0x23, 0x32, (uint16)(BS_UDB_2_0_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B1_P2_ROUTE_BASE + 0x00000080
             -) },        /* TD 49 */
 338                  { 128, 0x23, 0x33, (uint16)(BS_UDBSWITCH_1_1_VAL), (uint16)(CYDEV_UCFG_B1_P3_ROUTE_BASE) },     /* TD 50 */
 339                  { 128, 0x23, 0x34, (uint16)(BS_UDB_2_1_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B1_P3_ROUTE_BASE + 0x00000080
             -) },        /* TD 51 */
 340                  { 128, 0x23, 0x35, (uint16)(BS_UDB_1_2_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P4_ROUTE_BASE + 0x00000080
             -) },        /* TD 52 */
 341                  { 128, 0x23, 0x36, (uint16)(BS_UDBSWITCH_1_2_VAL), (uint16)(CYDEV_UCFG_B0_P3_ROUTE_BASE) },     /* TD 53 */
 342                  { 128, 0x23, 0x37, (uint16)(BS_UDB_2_2_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P3_ROUTE_BASE + 0x00000080
             -) },        /* TD 54 */
 343                  { 128, 0x23, 0x38, (uint16)(BS_UDB_1_3_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P5_ROUTE_BASE + 0x00000080
             -) },        /* TD 55 */
 344                  { 128, 0x23, 0x39, (uint16)(BS_UDBSWITCH_1_3_VAL), (uint16)(CYDEV_UCFG_B0_P2_ROUTE_BASE) },     /* TD 56 */
 345                  { 128, 0x23, 0x3A, (uint16)(BS_UDB_2_3_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P2_ROUTE_BASE + 0x00000080
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 7   

             -) },        /* TD 57 */
 346                  { 128, 0x23, 0x3B, (uint16)(BS_UDB_1_4_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P6_ROUTE_BASE + 0x00000080
             -) },        /* TD 58 */
 347                  { 128, 0x23, 0x3C, (uint16)(BS_UDBSWITCH_1_4_VAL), (uint16)(CYDEV_UCFG_B0_P1_ROUTE_BASE) },     /* TD 59 */
 348                  { 128, 0x23, 0x3D, (uint16)(BS_UDB_2_4_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_B0_P1_ROUTE_BASE + 0x00000080
             -) },        /* TD 60 */
 349                  { 128, 0x23, 0x3E, (uint16)(BS_DSISWITCH_1_0_VAL), (uint16)(CYDEV_UCFG_DSI9_BASE) },    /* TD 61 */
 350                  { 128, 0x23, 0x3F, (uint16)(BS_DSI3_0_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI9_BASE + 0x00000080) },   /* 
             -TD 62 */
 351                  { 128, 0x23, 0x40, (uint16)(BS_DSI3_2_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI3_BASE + 0x00000080) },   /* 
             -TD 63 */
 352                  { 128, 0x23, 0x41, (uint16)(BS_DSISWITCH_1_3_VAL), (uint16)(CYDEV_UCFG_DSI2_BASE) },    /* TD 64 */
 353                  { 128, 0x23, 0x42, (uint16)(BS_DSI3_3_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI2_BASE + 0x00000080) },   /* 
             -TD 65 */
 354                  { 128, 0x23, 0x43, (uint16)(BS_DSISWITCH_1_4_VAL), (uint16)(CYDEV_UCFG_DSI1_BASE) },    /* TD 66 */
 355                  { 128, 0x23, 0x44, (uint16)(BS_DSI3_4_HV_ROUTING_VAL), (uint16)(CYDEV_UCFG_DSI1_BASE + 0x00000080) },   /* 
             -TD 67 */
 356                  { 16, 0x23, 0x45, (uint16)(BS_UCFG_BCTL1_VAL), (uint16)(CYREG_BCTL1_MDCLK_EN) },        /* TD 68 */
 357                  { 16, 0x23, 0xFF, (uint16)(BS_UCFG_BCTL0_VAL), (uint16)(CYREG_BCTL0_MDCLK_EN) },        /* TD 69 */
 358          };
 359          /*******************************************************************************
 360          * Function Name: cfg_dma_init
 361          ********************************************************************************
 362          * Summary:
 363          *  This function is used to copy device configuration data from constant values
 364          *  stored in memory into the proper chip configuration registers using DMA.  It
 365          *  pulls data out of the CFG_TD_LISTs to know exactly how/what to configure.
 366          *
 367          * Parameters:  
 368          *   void
 369          *
 370          * Return:
 371          *   void
 372          *
 373          *******************************************************************************/
 374          static void cfg_dma_init(void)
 375          {
 376   1              DMA_ZERO_VAL = 0u;
 377   1              DMAC_CFGMEM[0].CFG0[0] = 0x10;          /* set burstcount */
 378   1              DMAC_CH[0].basic_cfg[0] = 0x01u;        /* enable channel0 */
 379   1              DMAC_CH[0].basic_status[1] = 0;         /* set channel0's first td to 0 */
 380   1              
 381   1              DMAC_TDMEM[0].TD0[2] = 0x01;            /* set td0's next td to 1 */
 382   1              DMAC_TDMEM[0].TD0[3] = 0xA3;            /* set td0's flags */
 383   1              CY_SET_REG16((reg16 *) &DMAC_TDMEM[0].TD0[0], 69*8);                                    /* set td0's size */
 384   1              CY_SET_REG16((reg16 *) &DMAC_TDMEM[0].TD1[0], (uint16)(uint32)CFG_TD_LIST0);    /* set td0's src addr */
 385   1              CY_SET_REG16((reg16 *) &DMAC_TDMEM[0].TD1[2], CYDEV_PHUB_TDMEM1_BASE);  /* set td0's dst addr */
 386   1              CY_SET_REG16((reg16 *) &DMAC_CFGMEM[0].CFG1[0], (uint16)(CYDEV_FLS_BASE >> 16));                                /* set ch0's src high
             - addr */
 387   1              CY_SET_REG16((reg16 *) &DMAC_CFGMEM[0].CFG1[2], (uint16)(CYDEV_PHUB_TDMEM1_BASE >> 16));                                /* set ch0's 
             -dst high addr */
 388   1              DMAC_CH[1].basic_status[1] = 0x09; /* First TD = 9 */
 389   1              DMAC_CH[2].basic_status[1] = 0x0C; /* First TD = 12 */
 390   1              DMAC_CH[5].basic_status[1] = 0x1B; /* First TD = 27 */
 391   1              DMAC_CH[6].basic_status[1] = 0x1F; /* First TD = 31 */
 392   1      
 393   1              CY_CFG_MEMORY_BARRIER();
 394   1              DMAC_CH[0].action[0] = CPU_REQ;    /* initiate the DMA transfer */
 395   1              CY_CFG_MEMORY_BARRIER();
 396   1      
 397   1              /* Wait for all DMA transfers to complete */
 398   1              while((CY_GET_REG8(CYREG_PHUB_CH0_BASIC_STATUS) & 0x01u)){}
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 8   

 399   1              while((CY_GET_REG8(CYREG_PHUB_CH1_BASIC_STATUS) & 0x01u)){}
 400   1              while((CY_GET_REG8(CYREG_PHUB_CH2_BASIC_STATUS) & 0x01u)){}
 401   1              while((CY_GET_REG8(CYREG_PHUB_CH5_BASIC_STATUS) & 0x01u)){}
 402   1              while((CY_GET_REG8(CYREG_PHUB_CH6_BASIC_STATUS) & 0x01u)){}
 403   1      
 404   1              /* DMA initialization is complete, disable all channels */
 405   1              CY_SET_REG8(CYREG_PHUB_CH0_BASIC_CFG, 0x00);
 406   1              CY_SET_REG8(CYREG_PHUB_CH1_BASIC_CFG, 0x00);
 407   1              CY_SET_REG8(CYREG_PHUB_CH2_BASIC_CFG, 0x00);
 408   1              CY_SET_REG8(CYREG_PHUB_CH5_BASIC_CFG, 0x00);
 409   1              CY_SET_REG8(CYREG_PHUB_CH6_BASIC_CFG, 0x00);
 410   1      
 411   1      }
 412          /*******************************************************************************
 413          * Function Name: ClockSetup
 414          ********************************************************************************
 415          *
 416          * Summary:
 417          *  Performs the initialization of all of the clocks in the device based on the
 418          *  settings in the Clock tab of the DWR.  This includes enabling the requested
 419          *  clocks and setting the necessary dividers to produce the desired frequency. 
 420          *
 421          * Parameters:
 422          *  void
 423          *
 424          * Return:
 425          *  void
 426          *
 427          *******************************************************************************/
 428          static void ClockSetup(void)
 429          {
 430   1              reg32  timeout;
 431   1              reg32* timeout_p = &timeout;
 432   1              reg8   pllLock;
 433   1      
 434   1      
 435   1              /* Configure Digital Clocks based on settings from Clock DWR */
 436   1              CY_SET_XTND_REG24((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0x180001);
 437   1              CY_SET_XTND_REG24((void CYFAR *)(CYREG_CLKDIST_DCFG1_CFG0), 0x190000);
 438   1              CY_SET_XTND_REG24((void CYFAR *)(CYREG_CLKDIST_DCFG2_CFG0), 0x180016);
 439   1      
 440   1              /* Configure Analog Clocks based on settings from Clock DWR */
 441   1              CYCONFIGCPY((void CYFAR *)(CYREG_CLKDIST_ACFG0_CFG0), (void CYFAR *)(BS_CYDEV_CLKDIST_ACFG0_CFG0_VAL), 4)
             -;
 442   1      
 443   1              /* Configure ILO based on settings from Clock DWR */
 444   1              CY_SET_REG8((void CYXDATA *)(CYREG_SLOWCLK_ILO_CR0), 0x02);
 445   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_CR), 0x08);
 446   1      
 447   1              /* Configure IMO based on settings from Clock DWR */
 448   1              CY_SET_REG8((void CYXDATA *)(CYREG_FASTCLK_IMO_CR), 0x03);
 449   1              CY_SET_REG8((void CYXDATA *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8(CYREG_FLSHID_CUST_TABLES_IMO_3MHZ)));
 450   1      
 451   1              /* Configure PLL based on settings from Clock DWR */
 452   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0008);
 453   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1051);
 454   1              /* Wait up to 250us for the PLL to lock */
 455   1              pllLock = 0;
 456   1              for (timeout = 250 / 10; *timeout_p && (pllLock != 0x03u); timeout--) { 
 457   2                      pllLock = 0x03u & ((pllLock << 1) | ((CY_GET_REG8(CYREG_FASTCLK_PLL_SR) & 0x01u) >> 0));
 458   2                      CyDelayCycles(10 * 48); /* Delay 10us based on 48MHz clock */
 459   2              }
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 9   

 460   1      
 461   1              /* Configure Bus/Master Clock based on settings from Clock DWR */
 462   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0103);
 463   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00);
 464   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x07);
 465   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG0), 0x00);
 466   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG2), 0x48);
 467   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00);
 468   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_LD), 0x02);
 469   1      
 470   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG2), ((CY_GET_REG8(CYREG_PM_ACT_CFG2) | 0x07)));
 471   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG1), ((CY_GET_REG8(CYREG_PM_ACT_CFG1) | 0x01)));
 472   1      }
 473          
 474          
 475          /* Analog API Functions */
 476          
 477          /*******************************************************************************
 478          * Function Name: AnalogSetDefault
 479          ********************************************************************************
 480          *
 481          * Summary:
 482          *  Sets up the analog portions of the chip to default values based on chip
 483          *  configuration options from the project.
 484          *
 485          * Parameters:
 486          *  void
 487          *
 488          * Return:
 489          *  void
 490          *
 491          *******************************************************************************/
 492          void AnalogSetDefault(void)
 493          {
 494   1              CY_SET_REG8(CYREG_PRT1_AG, 0x04);
 495   1              CY_SET_REG8(CYREG_PRT2_AG, 0x80);
 496   1              CY_SET_REG8(CYREG_PRT12_AG, 0xAA);
 497   1              CY_SET_REG8(CYREG_CAPSL_CFG0, 0x00);
 498   1              CY_SET_REG8(CYREG_SC2_SW0, 0x09);
 499   1              CY_SET_REG8(CYREG_CMP2_SW3, 0x20);
 500   1              CY_SET_REG8(CYREG_DSM0_SW0, 0x04);
 501   1              CY_SET_REG8(CYREG_BUS_SW0, 0x04);
 502   1              CY_SET_REG8(CYREG_PUMP_CR0, 0x44);
 503   1      }
 504          
 505          #define CY_AMUX_UNUSED CYREG_BOOST_SR
 506          /* Table used to specify registers used to implement ADC_DelSig_1_AMux */
 507          uint8 CYXDATA * const CYCODE ADC_DelSig_1_AMux__addrTable[] = {
 508                  (uint8 CYXDATA *)CYREG_DSM0_SW3, 
 509                  (uint8 CYXDATA *)CYREG_DSM0_SW3, 
 510          };
 511          
 512          /* Table used to define bit masks used to enable inputs for ADC_DelSig_1_AMux */
 513          const uint8 CYCODE ADC_DelSig_1_AMux__maskTable[] = {
 514                  0x40, 
 515                  0x40, 
 516          };
 517          
 518          /*******************************************************************************
 519          * Function Name: ADC_DelSig_1_AMux_Set
 520          ********************************************************************************
 521          * Summary:
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 10  

 522          *  This function is used to set a particular channel as active on the AMux.
 523          *
 524          * Parameters:  
 525          *   channel - The mux channel input to set as active
 526          *
 527          * Return:
 528          *   void
 529          *
 530          *******************************************************************************/
 531          void ADC_DelSig_1_AMux_Set(uint8 channel)
 532          {
 533   1              if (channel >= 2)
 534   1                      return;
 535   1              *ADC_DelSig_1_AMux__addrTable[channel] |= ADC_DelSig_1_AMux__maskTable[channel];
 536   1      }
 537          
 538          /*******************************************************************************
 539          * Function Name: ADC_DelSig_1_AMux_Unset
 540          ********************************************************************************
 541          * Summary:
 542          *  This function is used to clear a particular channel from being active on the
 543          *  AMux.
 544          *
 545          * Parameters:  
 546          *   channel - The mux channel input to mark inactive
 547          *
 548          * Return:
 549          *   void
 550          *
 551          *******************************************************************************/
 552          void ADC_DelSig_1_AMux_Unset(uint8 channel)
 553          {
 554   1              if (channel >= 2)
 555   1                      return;
 556   1              *ADC_DelSig_1_AMux__addrTable[channel] &= ~ADC_DelSig_1_AMux__maskTable[channel];
 557   1      }
 558          
 559          /* Table used to specify registers used to implement CapSense_AMuxCH0 */
 560          uint8 CYXDATA * const CYCODE CapSense_AMuxCH0__addrTable[] = {
 561                  (uint8 CYXDATA *)CYREG_PRT0_AMUX, 
 562                  (uint8 CYXDATA *)CYREG_PRT0_AMUX, 
 563                  (uint8 CYXDATA *)CYREG_PRT2_AMUX, 
 564                  (uint8 CYXDATA *)CYREG_CMP2_SW3, 
 565                  (uint8 CYXDATA *)CYREG_DAC0_SW3, 
 566          };
 567          
 568          /* Table used to define bit masks used to enable inputs for CapSense_AMuxCH0 */
 569          const uint8 CYCODE CapSense_AMuxCH0__maskTable[] = {
 570                  0x40, 
 571                  0x20, 
 572                  0x80, 
 573                  0x01, 
 574                  0x10, 
 575          };
 576          
 577          /*******************************************************************************
 578          * Function Name: CapSense_AMuxCH0_Set
 579          ********************************************************************************
 580          * Summary:
 581          *  This function is used to set a particular channel as active on the AMux.
 582          *
 583          * Parameters:  
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 11  

 584          *   channel - The mux channel input to set as active
 585          *
 586          * Return:
 587          *   void
 588          *
 589          *******************************************************************************/
 590          void CapSense_AMuxCH0_Set(uint8 channel)
 591          {
 592   1              if (channel >= 5)
 593   1                      return;
 594   1              *CapSense_AMuxCH0__addrTable[channel] |= CapSense_AMuxCH0__maskTable[channel];
 595   1      }
 596          
 597          /*******************************************************************************
 598          * Function Name: CapSense_AMuxCH0_Unset
 599          ********************************************************************************
 600          * Summary:
 601          *  This function is used to clear a particular channel from being active on the
 602          *  AMux.
 603          *
 604          * Parameters:  
 605          *   channel - The mux channel input to mark inactive
 606          *
 607          * Return:
 608          *   void
 609          *
 610          *******************************************************************************/
 611          void CapSense_AMuxCH0_Unset(uint8 channel)
 612          {
 613   1              if (channel >= 5)
 614   1                      return;
 615   1              *CapSense_AMuxCH0__addrTable[channel] &= ~CapSense_AMuxCH0__maskTable[channel];
 616   1      }
 617          
 618          
 619          
 620          /*******************************************************************************
 621          * Function Name: cyfitter_cfg
 622          ********************************************************************************
 623          * Summary:
 624          *  This function is called by the start-up code for the selected device. It
 625          *  performs all of the necessary device configuration based on the design
 626          *  settings.  This includes settings from the Design Wide Resources (DWR) such
 627          *  as Clocks and Pins as well as any component configuration that is necessary.
 628          *
 629          * Parameters:  
 630          *   void
 631          *
 632          * Return:
 633          *   void
 634          *
 635          *******************************************************************************/
 636          void cyfitter_cfg(void)
 637          {
 638   1              /* Setup Flash Cycles based on 48MHz clock startup frequency. */
 639   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), ((CYDEV_INSTRUCT_CACHE_ENABLED) ? 0x90 : 0x80));
 640   1      
 641   1              /* Disable DMA channels so they can be configured for chip initialization */
 642   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_CH0_BASIC_CFG), 0x00);
 643   1              CY_SET_REG8((void CYXDATA *)(CYREG_PHUB_CH1_BASIC_CFG), 0x00);
 644   1      
 645   1              /* Enable/Disable Debug functionality based on settings from System DWR */
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 12  

 646   1              CY_SET_XTND_REG8(CYREG_MLOGIC_DBG_EN_DBG_EN, (CY_GET_XTND_REG8(CYREG_MLOGIC_DBG_EN_DBG_EN) | 0x01));
 647   1      
 648   1              {
 649   2                      cfg_dma_init();
 650   2      
 651   2                      /* Perform normal device configuration. Order is not critical for these items. */
 652   2                      CYCONFIGCPY8((void CYFAR *)(CYDEV_PRTDSI_PRT0_BASE), (void CYFAR *)(BS_IOPORT_0_VAL), 7);
 653   2                      CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT1_BASE), 7);
 654   2                      CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT2_BASE), 7);
 655   2                      CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT3_BASE), 7);
 656   2                      CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT4_BASE), 7);
 657   2                      CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT5_BASE), 7);
 658   2                      CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT6_BASE), 7);
 659   2                      CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT12_BASE), 6);
 660   2                      CYMEMZERO8((void CYFAR *)(CYDEV_PRTDSI_PRT15_BASE), 7);
 661   2                      CY_SET_XTND_REG16((void CYFAR *)(CYREG_CAPSL_CFG0), 0x0300);
 662   2                      CY_SET_XTND_REG16((void CYFAR *)(CYREG_LUT2_CR), 0x0203);
 663   2      
 664   2                      /* Enable digital routing */
 665   2                      CY_SET_XTND_REG8(CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8(CYREG_BCTL0_BANK_CTL) | 0x02u);
 666   2                      CY_SET_XTND_REG8(CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8(CYREG_BCTL1_BANK_CTL) | 0x02u);
 667   2      
 668   2                      /* Enable UDB array */
 669   2                      CY_SET_REG8(CYREG_PM_ACT_CFG0, CY_GET_REG8(CYREG_PM_ACT_CFG0) | 0x40u);
 670   2                      CY_SET_REG8(CYREG_PM_AVAIL_CR2, CY_GET_REG8(CYREG_PM_AVAIL_CR2) | 0x10u);
 671   2              }
 672   1      
 673   1              /* Perform second pass device configuration. These items must be configured in specific order after the r
             -egular configuration is done. */
 674   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT0_DM0), (void CYFAR *)(BS_IOPINS0_0_VAL), 8);
 675   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT1_DM0), (void CYFAR *)(BS_IOPINS0_1_VAL), 8);
 676   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT2_DM0), (void CYFAR *)(BS_IOPINS0_2_VAL), 8);
 677   1              CY_SET_REG8((void CYXDATA *)(CYREG_INTC_CLOCK_EN), 0x01);
 678   1      
 679   1      
 680   1              /* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
 681   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), ((CYDEV_INSTRUCT_CACHE_ENABLED) ? 0x10 : 0x00));
 682   1              /* Setup clocks based on selections from Clock DWR */
 683   1              ClockSetup();
 684   1              /* Set Flash Cycles based on newly configured 24.00MHz Bus Clock. */
 685   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), ((CYDEV_INSTRUCT_CACHE_ENABLED) ? 0x50 : 0x40));
 686   1      
 687   1              /* Perform basic analog initialization to defaults */
 688   1              AnalogSetDefault();
 689   1      
 690   1              /* Configure alternate active mode */
 691   1              CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (void CYFAR *)CYDEV_PM_ACT_BASE, 12);
 692   1              CY_SET_REG8(CYREG_PM_STBY_CFG0, CY_GET_REG8(CYREG_PM_STBY_CFG0) & ~0x02u);      /* Disable CPU */
 693   1      }
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 13  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _CyClockStartupError (BEGIN)
                                           ; SOURCE LINE # 50
0000 900000      R     MOV     DPTR,#errorCode
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 51
                                           ; SOURCE LINE # 53
0005 900000      R     MOV     DPTR,#errorCode
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#errorCode
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
000F         ?C0001:
                                           ; SOURCE LINE # 65
000F 80FE              SJMP    ?C0001
0011 22                RET     
             ; FUNCTION _CyClockStartupError (END)

             ; FUNCTION cfg_dma_init (BEGIN)
                                           ; SOURCE LINE # 374
                                           ; SOURCE LINE # 375
                                           ; SOURCE LINE # 376
0000 7F00              MOV     R7,#00H
0002 7E00              MOV     R6,#00H
0004 7D00              MOV     R5,#00H
0006 7C00              MOV     R4,#00H
0008 900000      R     MOV     DPTR,#DMA_ZERO_VAL
000B 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 377
000E 907600            MOV     DPTR,#07600H
0011 7410              MOV     A,#010H
0013 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 378
0014 907010            MOV     DPTR,#07010H
0017 7401              MOV     A,#01H
0019 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 379
001A 907019            MOV     DPTR,#07019H
001D E4                CLR     A
001E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 381
001F 907802            MOV     DPTR,#07802H
0022 7401              MOV     A,#01H
0024 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 382
0025 907803            MOV     DPTR,#07803H
0028 74A3              MOV     A,#0A3H
002A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 383
002B 7B02              MOV     R3,#02H
002D 7A78              MOV     R2,#078H
002F 7900              MOV     R1,#00H
0031 7D28              MOV     R5,#028H
0033 7C02              MOV     R4,#02H
0035 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 384
0038 7B02              MOV     R3,#02H
003A 7A78              MOV     R2,#078H
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 14  

003C 7904              MOV     R1,#04H
003E C003              PUSH    AR3
0040 C002              PUSH    AR2
0042 C001              PUSH    AR1
0044 7BFF              MOV     R3,#0FFH
0046 7A00        R     MOV     R2,#HIGH CFG_TD_LIST0
0048 7900        R     MOV     R1,#LOW CFG_TD_LIST0
004A AC02              MOV     R4,AR2
004C AD01              MOV     R5,AR1
004E D001              POP     AR1
0050 D002              POP     AR2
0052 D003              POP     AR3
0054 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 385
0057 7B02              MOV     R3,#02H
0059 7A78              MOV     R2,#078H
005B 7906              MOV     R1,#06H
005D 7D08              MOV     R5,#08H
005F 7C78              MOV     R4,#078H
0061 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 386
0064 7B02              MOV     R3,#02H
0066 7A76              MOV     R2,#076H
0068 7904              MOV     R1,#04H
006A 7D10              MOV     R5,#010H
006C 7C00              MOV     R4,#00H
006E 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 387
0071 7B02              MOV     R3,#02H
0073 7A76              MOV     R2,#076H
0075 7906              MOV     R1,#06H
0077 7D00              MOV     R5,#00H
0079 7C00              MOV     R4,#00H
007B 120000      E     LCALL   _cywrite16_nodpx
                                           ; SOURCE LINE # 388
007E 907029            MOV     DPTR,#07029H
0081 7409              MOV     A,#09H
0083 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 389
0084 907039            MOV     DPTR,#07039H
0087 740C              MOV     A,#0CH
0089 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 390
008A 907069            MOV     DPTR,#07069H
008D 741B              MOV     A,#01BH
008F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 391
0090 907079            MOV     DPTR,#07079H
0093 741F              MOV     A,#01FH
0095 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 394
0096 907014            MOV     DPTR,#07014H
0099 7401              MOV     A,#01H
009B F0                MOVX    @DPTR,A
009C         ?C0004:
                                           ; SOURCE LINE # 398
009C 907018            MOV     DPTR,#07018H
009F E0                MOVX    A,@DPTR
00A0 FF                MOV     R7,A
00A1 EF                MOV     A,R7
00A2 20E0F7            JB      ACC.0,?C0004
00A5         ?C0005:
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 15  

00A5         ?C0006:
                                           ; SOURCE LINE # 399
00A5 907028            MOV     DPTR,#07028H
00A8 E0                MOVX    A,@DPTR
00A9 FF                MOV     R7,A
00AA EF                MOV     A,R7
00AB 20E0F7            JB      ACC.0,?C0006
00AE         ?C0007:
00AE         ?C0008:
                                           ; SOURCE LINE # 400
00AE 907038            MOV     DPTR,#07038H
00B1 E0                MOVX    A,@DPTR
00B2 FF                MOV     R7,A
00B3 EF                MOV     A,R7
00B4 20E0F7            JB      ACC.0,?C0008
00B7         ?C0009:
00B7         ?C0010:
                                           ; SOURCE LINE # 401
00B7 907068            MOV     DPTR,#07068H
00BA E0                MOVX    A,@DPTR
00BB FF                MOV     R7,A
00BC EF                MOV     A,R7
00BD 20E0F7            JB      ACC.0,?C0010
00C0         ?C0011:
00C0         ?C0012:
                                           ; SOURCE LINE # 402
00C0 907078            MOV     DPTR,#07078H
00C3 E0                MOVX    A,@DPTR
00C4 FF                MOV     R7,A
00C5 EF                MOV     A,R7
00C6 20E0F7            JB      ACC.0,?C0012
00C9         ?C0013:
                                           ; SOURCE LINE # 405
00C9 907010            MOV     DPTR,#07010H
00CC E4                CLR     A
00CD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 406
00CE 907020            MOV     DPTR,#07020H
00D1 E4                CLR     A
00D2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 407
00D3 907030            MOV     DPTR,#07030H
00D6 E4                CLR     A
00D7 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 408
00D8 907060            MOV     DPTR,#07060H
00DB E4                CLR     A
00DC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 409
00DD 907070            MOV     DPTR,#07070H
00E0 E4                CLR     A
00E1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 411
00E2 22                RET     
             ; FUNCTION cfg_dma_init (END)

             ; FUNCTION ClockSetup (BEGIN)
                                           ; SOURCE LINE # 428
                                           ; SOURCE LINE # 429
                                           ; SOURCE LINE # 431
0000 7E00        R     MOV     R6,#HIGH timeout
0002 7F00        R     MOV     R7,#LOW timeout
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 16  

0004 900000      R     MOV     DPTR,#timeout_p
0007 EE                MOV     A,R6
0008 F0                MOVX    @DPTR,A
0009 A3                INC     DPTR
000A EF                MOV     A,R7
000B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 436
000C 7B00              MOV     R3,#00H
000E 7A40              MOV     R2,#040H
0010 7980              MOV     R1,#080H
0012 7F01              MOV     R7,#01H
0014 7E00              MOV     R6,#00H
0016 7D18              MOV     R5,#018H
0018 7C00              MOV     R4,#00H
001A 120000      E     LCALL   _cywrite24
                                           ; SOURCE LINE # 437
001D 7B00              MOV     R3,#00H
001F 7A40              MOV     R2,#040H
0021 7984              MOV     R1,#084H
0023 7F00              MOV     R7,#00H
0025 7E00              MOV     R6,#00H
0027 7D19              MOV     R5,#019H
0029 7C00              MOV     R4,#00H
002B 120000      E     LCALL   _cywrite24
                                           ; SOURCE LINE # 438
002E 7B00              MOV     R3,#00H
0030 7A40              MOV     R2,#040H
0032 7988              MOV     R1,#088H
0034 7F16              MOV     R7,#016H
0036 7E00              MOV     R6,#00H
0038 7D18              MOV     R5,#018H
003A 7C00              MOV     R4,#00H
003C 120000      E     LCALL   _cywrite24
                                           ; SOURCE LINE # 441
003F 7B08              MOV     R3,#08H
0041 7A13              MOV     R2,#013H
0043 7908              MOV     R1,#08H
0045 C003              PUSH    AR3
0047 C002              PUSH    AR2
0049 C001              PUSH    AR1
004B 7B00              MOV     R3,#00H
004D 7A41              MOV     R2,#041H
004F 7900              MOV     R1,#00H
0051 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0054 120000      E     LCALL   ?C?PSTXDATA
0057 D001              POP     AR1
0059 D002              POP     AR2
005B D003              POP     AR3
005D 7F04              MOV     R7,#04H
005F 7E00              MOV     R6,#00H
0061 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 444
0064 904300            MOV     DPTR,#04300H
0067 7402              MOV     A,#02H
0069 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 445
006A 904000            MOV     DPTR,#04000H
006D 7408              MOV     A,#08H
006F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 448
0070 904200            MOV     DPTR,#04200H
0073 7403              MOV     A,#03H
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 17  

0075 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 449
0076 7B0C              MOV     R3,#0CH
0078 7A01              MOV     R2,#01H
007A 7908              MOV     R1,#08H
007C 120000      E     LCALL   _cyread8
007F 9046A1            MOV     DPTR,#046A1H
0082 EF                MOV     A,R7
0083 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 452
0084 7B00              MOV     R3,#00H
0086 7A42              MOV     R2,#042H
0088 7922              MOV     R1,#022H
008A 7D08              MOV     R5,#08H
008C 7C00              MOV     R4,#00H
008E 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 453
0091 7B00              MOV     R3,#00H
0093 7A42              MOV     R2,#042H
0095 7920              MOV     R1,#020H
0097 7D51              MOV     R5,#051H
0099 7C10              MOV     R4,#010H
009B 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 455
009E 900000      R     MOV     DPTR,#pllLock
00A1 E4                CLR     A
00A2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 456
00A3 7F19              MOV     R7,#019H
00A5 7E00              MOV     R6,#00H
00A7 7D00              MOV     R5,#00H
00A9 7C00              MOV     R4,#00H
00AB 900000      R     MOV     DPTR,#timeout
00AE 120000      E     LCALL   ?C?LSTXDATA
00B1         ?C0015:
00B1 900000      R     MOV     DPTR,#timeout_p
00B4 E0                MOVX    A,@DPTR
00B5 FE                MOV     R6,A
00B6 A3                INC     DPTR
00B7 E0                MOVX    A,@DPTR
00B8 FF                MOV     R7,A
00B9 8F82              MOV     DPL,R7
00BB 8E83              MOV     DPH,R6
00BD 120000      E     LCALL   ?C?LLDXDATA
00C0 EC                MOV     A,R4
00C1 4D                ORL     A,R5
00C2 4E                ORL     A,R6
00C3 4F                ORL     A,R7
00C4 604E              JZ      ?C0016
00C6 900000      R     MOV     DPTR,#pllLock
00C9 E0                MOVX    A,@DPTR
00CA FF                MOV     R7,A
00CB EF                MOV     A,R7
00CC 6403              XRL     A,#03H
00CE 6044              JZ      ?C0016
                                           ; SOURCE LINE # 457
00D0 904225            MOV     DPTR,#04225H
00D3 E0                MOVX    A,@DPTR
00D4 FF                MOV     R7,A
00D5 EF                MOV     A,R7
00D6 5401              ANL     A,#01H
00D8 FF                MOV     R7,A
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 18  

00D9 7E00              MOV     R6,#00H
00DB 900000      R     MOV     DPTR,#pllLock
00DE E0                MOVX    A,@DPTR
00DF FE                MOV     R6,A
00E0 EE                MOV     A,R6
00E1 25E0              ADD     A,ACC
00E3 FE                MOV     R6,A
00E4 EE                MOV     A,R6
00E5 4F                ORL     A,R7
00E6 FF                MOV     R7,A
00E7 EF                MOV     A,R7
00E8 5403              ANL     A,#03H
00EA FF                MOV     R7,A
00EB 900000      R     MOV     DPTR,#pllLock
00EE EF                MOV     A,R7
00EF F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 458
00F0 7FE0              MOV     R7,#0E0H
00F2 7E01              MOV     R6,#01H
00F4 7D00              MOV     R5,#00H
00F6 7C00              MOV     R4,#00H
00F8 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 459
00FB 900000      R     MOV     DPTR,#timeout
00FE 120000      E     LCALL   ?C?LLDXDATA
0101 7BFF              MOV     R3,#0FFH
0103 7AFF              MOV     R2,#0FFH
0105 79FF              MOV     R1,#0FFH
0107 78FF              MOV     R0,#0FFH
0109 120000      E     LCALL   ?C?LADD
010C 900000      R     MOV     DPTR,#timeout
010F 120000      E     LCALL   ?C?LSTXDATA
0112 809D              SJMP    ?C0015
0114         ?C0016:
                                           ; SOURCE LINE # 462
0114 7B00              MOV     R3,#00H
0116 7A40              MOV     R2,#040H
0118 7904              MOV     R1,#04H
011A 7D03              MOV     R5,#03H
011C 7C01              MOV     R4,#01H
011E 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 463
0121 904004            MOV     DPTR,#04004H
0124 E4                CLR     A
0125 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 464
0126 904004            MOV     DPTR,#04004H
0129 7407              MOV     A,#07H
012B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 465
012C 904006            MOV     DPTR,#04006H
012F E4                CLR     A
0130 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 466
0131 904008            MOV     DPTR,#04008H
0134 7448              MOV     A,#048H
0136 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 467
0137 904004            MOV     DPTR,#04004H
013A E4                CLR     A
013B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 468
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 19  

013C 904001            MOV     DPTR,#04001H
013F 7402              MOV     A,#02H
0141 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 470
0142 9043A2            MOV     DPTR,#043A2H
0145 E0                MOVX    A,@DPTR
0146 FF                MOV     R7,A
0147 EF                MOV     A,R7
0148 4407              ORL     A,#07H
014A FF                MOV     R7,A
014B EF                MOV     A,R7
014C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 471
014D 9043A1            MOV     DPTR,#043A1H
0150 E0                MOVX    A,@DPTR
0151 FF                MOV     R7,A
0152 EF                MOV     A,R7
0153 4401              ORL     A,#01H
0155 FF                MOV     R7,A
0156 EF                MOV     A,R7
0157 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 472
0158 22                RET     
             ; FUNCTION ClockSetup (END)

             ; FUNCTION AnalogSetDefault (BEGIN)
                                           ; SOURCE LINE # 492
                                           ; SOURCE LINE # 493
                                           ; SOURCE LINE # 494
0000 90511D            MOV     DPTR,#0511DH
0003 7404              MOV     A,#04H
0005 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 495
0006 90512D            MOV     DPTR,#0512DH
0009 7480              MOV     A,#080H
000B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 496
000C 9051CD            MOV     DPTR,#051CDH
000F 74AA              MOV     A,#0AAH
0011 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 497
0012 905870            MOV     DPTR,#05870H
0015 E4                CLR     A
0016 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 498
0017 905A20            MOV     DPTR,#05A20H
001A 7409              MOV     A,#09H
001C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 499
001D 905AD3            MOV     DPTR,#05AD3H
0020 7420              MOV     A,#020H
0022 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 500
0023 905B00            MOV     DPTR,#05B00H
0026 7404              MOV     A,#04H
0028 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 501
0029 905B58            MOV     DPTR,#05B58H
002C 7404              MOV     A,#04H
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 502
002F 905876            MOV     DPTR,#05876H
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 20  

0032 7444              MOV     A,#044H
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 503
0035 22                RET     
             ; FUNCTION AnalogSetDefault (END)

             ; FUNCTION _ADC_DelSig_1_AMux_Set (BEGIN)
                                           ; SOURCE LINE # 531
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 532
                                           ; SOURCE LINE # 533
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9402              SUBB    A,#02H
000E 5036              JNC     ?C0021
0010         ?C0020:
                                           ; SOURCE LINE # 535
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW ADC_DelSig_1_AMux__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH ADC_DelSig_1_AMux__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#ADC_DelSig_1_AMux__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EF                MOV     A,R7
003E 4E                ORL     A,R6
003F FF                MOV     R7,A
0040 D082              POP     DPL
0042 D083              POP     DPH
0044 EF                MOV     A,R7
0045 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 536
0046         ?C0021:
0046 22                RET     
             ; FUNCTION _ADC_DelSig_1_AMux_Set (END)
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 21  


             ; FUNCTION _ADC_DelSig_1_AMux_Unset (BEGIN)
                                           ; SOURCE LINE # 552
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 553
                                           ; SOURCE LINE # 554
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9402              SUBB    A,#02H
000E 5039              JNC     ?C0023
0010         ?C0022:
                                           ; SOURCE LINE # 556
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW ADC_DelSig_1_AMux__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH ADC_DelSig_1_AMux__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#ADC_DelSig_1_AMux__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EE                MOV     A,R6
003E F4                CPL     A
003F FE                MOV     R6,A
0040 EF                MOV     A,R7
0041 5E                ANL     A,R6
0042 FF                MOV     R7,A
0043 D082              POP     DPL
0045 D083              POP     DPH
0047 EF                MOV     A,R7
0048 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 557
0049         ?C0023:
0049 22                RET     
             ; FUNCTION _ADC_DelSig_1_AMux_Unset (END)

             ; FUNCTION _CapSense_AMuxCH0_Set (BEGIN)
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 22  

                                           ; SOURCE LINE # 590
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 591
                                           ; SOURCE LINE # 592
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9405              SUBB    A,#05H
000E 5036              JNC     ?C0025
0010         ?C0024:
                                           ; SOURCE LINE # 594
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW CapSense_AMuxCH0__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH CapSense_AMuxCH0__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#CapSense_AMuxCH0__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EF                MOV     A,R7
003E 4E                ORL     A,R6
003F FF                MOV     R7,A
0040 D082              POP     DPL
0042 D083              POP     DPH
0044 EF                MOV     A,R7
0045 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 595
0046         ?C0025:
0046 22                RET     
             ; FUNCTION _CapSense_AMuxCH0_Set (END)

             ; FUNCTION _CapSense_AMuxCH0_Unset (BEGIN)
                                           ; SOURCE LINE # 611
0000 900000      R     MOV     DPTR,#channel
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 612
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 23  

                                           ; SOURCE LINE # 613
0005 900000      R     MOV     DPTR,#channel
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A EF                MOV     A,R7
000B C3                CLR     C
000C 9405              SUBB    A,#05H
000E 5039              JNC     ?C0027
0010         ?C0026:
                                           ; SOURCE LINE # 615
0010 900000      R     MOV     DPTR,#channel
0013 E0                MOVX    A,@DPTR
0014 FF                MOV     R7,A
0015 EF                MOV     A,R7
0016 25E0              ADD     A,ACC
0018 2400        R     ADD     A,#LOW CapSense_AMuxCH0__addrTable
001A F582              MOV     DPL,A
001C E4                CLR     A
001D 3400        R     ADDC    A,#HIGH CapSense_AMuxCH0__addrTable
001F F583              MOV     DPH,A
0021 E4                CLR     A
0022 93                MOVC    A,@A+DPTR
0023 FE                MOV     R6,A
0024 7401              MOV     A,#01H
0026 93                MOVC    A,@A+DPTR
0027 FF                MOV     R7,A
0028 8F82              MOV     DPL,R7
002A 8E83              MOV     DPH,R6
002C C083              PUSH    DPH
002E C082              PUSH    DPL
0030 E0                MOVX    A,@DPTR
0031 FF                MOV     R7,A
0032 900000      R     MOV     DPTR,#channel
0035 E0                MOVX    A,@DPTR
0036 FE                MOV     R6,A
0037 EE                MOV     A,R6
0038 900000      R     MOV     DPTR,#CapSense_AMuxCH0__maskTable
003B 93                MOVC    A,@A+DPTR
003C FE                MOV     R6,A
003D EE                MOV     A,R6
003E F4                CPL     A
003F FE                MOV     R6,A
0040 EF                MOV     A,R7
0041 5E                ANL     A,R6
0042 FF                MOV     R7,A
0043 D082              POP     DPL
0045 D083              POP     DPH
0047 EF                MOV     A,R7
0048 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 616
0049         ?C0027:
0049 22                RET     
             ; FUNCTION _CapSense_AMuxCH0_Unset (END)

             ; FUNCTION cyfitter_cfg (BEGIN)
                                           ; SOURCE LINE # 636
                                           ; SOURCE LINE # 637
                                           ; SOURCE LINE # 639
0000 904800            MOV     DPTR,#04800H
0003 7480              MOV     A,#080H
0005 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 642
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 24  

0006 907010            MOV     DPTR,#07010H
0009 E4                CLR     A
000A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 643
000B 907020            MOV     DPTR,#07020H
000E E4                CLR     A
000F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 646
0010 7B00              MOV     R3,#00H
0012 7A46              MOV     R2,#046H
0014 79E8              MOV     R1,#0E8H
0016 120000      E     LCALL   _cyread8
0019 EF                MOV     A,R7
001A 4401              ORL     A,#01H
001C FD                MOV     R5,A
001D 7B00              MOV     R3,#00H
001F 7A46              MOV     R2,#046H
0021 79E8              MOV     R1,#0E8H
0023 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 648
                                           ; SOURCE LINE # 649
0026 120000      R     LCALL   cfg_dma_init
                                           ; SOURCE LINE # 652
0029 7B08              MOV     R3,#08H
002B 7A13              MOV     R2,#013H
002D 7900              MOV     R1,#00H
002F C003              PUSH    AR3
0031 C002              PUSH    AR2
0033 C001              PUSH    AR1
0035 7B00              MOV     R3,#00H
0037 7A52              MOV     R2,#052H
0039 7900              MOV     R1,#00H
003B 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
003E 120000      E     LCALL   ?C?PSTXDATA
0041 D001              POP     AR1
0043 D002              POP     AR2
0045 D003              POP     AR3
0047 7F07              MOV     R7,#07H
0049 7E00              MOV     R6,#00H
004B 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 653
004E 7B00              MOV     R3,#00H
0050 7A52              MOV     R2,#052H
0052 7908              MOV     R1,#08H
0054 7D07              MOV     R5,#07H
0056 7C00              MOV     R4,#00H
0058 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 654
005B 7B00              MOV     R3,#00H
005D 7A52              MOV     R2,#052H
005F 7910              MOV     R1,#010H
0061 7D07              MOV     R5,#07H
0063 7C00              MOV     R4,#00H
0065 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 655
0068 7B00              MOV     R3,#00H
006A 7A52              MOV     R2,#052H
006C 7918              MOV     R1,#018H
006E 7D07              MOV     R5,#07H
0070 7C00              MOV     R4,#00H
0072 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 656
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 25  

0075 7B00              MOV     R3,#00H
0077 7A52              MOV     R2,#052H
0079 7920              MOV     R1,#020H
007B 7D07              MOV     R5,#07H
007D 7C00              MOV     R4,#00H
007F 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 657
0082 7B00              MOV     R3,#00H
0084 7A52              MOV     R2,#052H
0086 7928              MOV     R1,#028H
0088 7D07              MOV     R5,#07H
008A 7C00              MOV     R4,#00H
008C 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 658
008F 7B00              MOV     R3,#00H
0091 7A52              MOV     R2,#052H
0093 7930              MOV     R1,#030H
0095 7D07              MOV     R5,#07H
0097 7C00              MOV     R4,#00H
0099 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 659
009C 7B00              MOV     R3,#00H
009E 7A52              MOV     R2,#052H
00A0 7960              MOV     R1,#060H
00A2 7D06              MOV     R5,#06H
00A4 7C00              MOV     R4,#00H
00A6 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 660
00A9 7B00              MOV     R3,#00H
00AB 7A52              MOV     R2,#052H
00AD 7978              MOV     R1,#078H
00AF 7D07              MOV     R5,#07H
00B1 7C00              MOV     R4,#00H
00B3 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 661
00B6 7B00              MOV     R3,#00H
00B8 7A58              MOV     R2,#058H
00BA 7970              MOV     R1,#070H
00BC 7D00              MOV     R5,#00H
00BE 7C03              MOV     R4,#03H
00C0 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 662
00C3 7B00              MOV     R3,#00H
00C5 7A58              MOV     R2,#058H
00C7 794C              MOV     R1,#04CH
00C9 7D03              MOV     R5,#03H
00CB 7C02              MOV     R4,#02H
00CD 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 665
00D0 7B01              MOV     R3,#01H
00D2 7A50              MOV     R2,#050H
00D4 7903              MOV     R1,#03H
00D6 120000      E     LCALL   _cyread8
00D9 EF                MOV     A,R7
00DA 4402              ORL     A,#02H
00DC FD                MOV     R5,A
00DD 7B01              MOV     R3,#01H
00DF 7A50              MOV     R2,#050H
00E1 7903              MOV     R1,#03H
00E3 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 666
00E6 7B01              MOV     R3,#01H
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 26  

00E8 7A50              MOV     R2,#050H
00EA 7913              MOV     R1,#013H
00EC 120000      E     LCALL   _cyread8
00EF EF                MOV     A,R7
00F0 4402              ORL     A,#02H
00F2 FD                MOV     R5,A
00F3 7B01              MOV     R3,#01H
00F5 7A50              MOV     R2,#050H
00F7 7913              MOV     R1,#013H
00F9 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 669
00FC 9043A0            MOV     DPTR,#043A0H
00FF E0                MOVX    A,@DPTR
0100 FF                MOV     R7,A
0101 EF                MOV     A,R7
0102 4440              ORL     A,#040H
0104 FF                MOV     R7,A
0105 9043A0            MOV     DPTR,#043A0H
0108 EF                MOV     A,R7
0109 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 670
010A 9043C2            MOV     DPTR,#043C2H
010D E0                MOVX    A,@DPTR
010E FF                MOV     R7,A
010F EF                MOV     A,R7
0110 4410              ORL     A,#010H
0112 FF                MOV     R7,A
0113 9043C2            MOV     DPTR,#043C2H
0116 EF                MOV     A,R7
0117 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 671
                                           ; SOURCE LINE # 674
0118 7B08              MOV     R3,#08H
011A 7A12              MOV     R2,#012H
011C 79E8              MOV     R1,#0E8H
011E C003              PUSH    AR3
0120 C002              PUSH    AR2
0122 C001              PUSH    AR1
0124 7B00              MOV     R3,#00H
0126 7A51              MOV     R2,#051H
0128 7902              MOV     R1,#02H
012A 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
012D 120000      E     LCALL   ?C?PSTXDATA
0130 D001              POP     AR1
0132 D002              POP     AR2
0134 D003              POP     AR3
0136 7F08              MOV     R7,#08H
0138 7E00              MOV     R6,#00H
013A 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 675
013D 7B08              MOV     R3,#08H
013F 7A12              MOV     R2,#012H
0141 79F0              MOV     R1,#0F0H
0143 C003              PUSH    AR3
0145 C002              PUSH    AR2
0147 C001              PUSH    AR1
0149 7B00              MOV     R3,#00H
014B 7A51              MOV     R2,#051H
014D 7912              MOV     R1,#012H
014F 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0152 120000      E     LCALL   ?C?PSTXDATA
0155 D001              POP     AR1
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 27  

0157 D002              POP     AR2
0159 D003              POP     AR3
015B 7F08              MOV     R7,#08H
015D 7E00              MOV     R6,#00H
015F 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 676
0162 7B08              MOV     R3,#08H
0164 7A12              MOV     R2,#012H
0166 79F8              MOV     R1,#0F8H
0168 C003              PUSH    AR3
016A C002              PUSH    AR2
016C C001              PUSH    AR1
016E 7B00              MOV     R3,#00H
0170 7A51              MOV     R2,#051H
0172 7922              MOV     R1,#022H
0174 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0177 120000      E     LCALL   ?C?PSTXDATA
017A D001              POP     AR1
017C D002              POP     AR2
017E D003              POP     AR3
0180 7F08              MOV     R7,#08H
0182 7E00              MOV     R6,#00H
0184 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 677
0187 9044F4            MOV     DPTR,#044F4H
018A 7401              MOV     A,#01H
018C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 681
018D 904800            MOV     DPTR,#04800H
0190 E4                CLR     A
0191 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 683
0192 120000      R     LCALL   ClockSetup
                                           ; SOURCE LINE # 685
0195 904800            MOV     DPTR,#04800H
0198 7440              MOV     A,#040H
019A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 688
019B 120000      R     LCALL   AnalogSetDefault
                                           ; SOURCE LINE # 691
019E 7B00              MOV     R3,#00H
01A0 7A43              MOV     R2,#043H
01A2 79A0              MOV     R1,#0A0H
01A4 C003              PUSH    AR3
01A6 C002              PUSH    AR2
01A8 C001              PUSH    AR1
01AA 7B00              MOV     R3,#00H
01AC 7A43              MOV     R2,#043H
01AE 79B0              MOV     R1,#0B0H
01B0 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
01B3 120000      E     LCALL   ?C?PSTXDATA
01B6 D001              POP     AR1
01B8 D002              POP     AR2
01BA D003              POP     AR3
01BC 7F0C              MOV     R7,#0CH
01BE 7E00              MOV     R6,#00H
01C0 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 692
01C3 9043B0            MOV     DPTR,#043B0H
01C6 E0                MOVX    A,@DPTR
01C7 FF                MOV     R7,A
01C8 EF                MOV     A,R7
C51 COMPILER V9.03   CYFITTER_CFG                                                          08/28/2015 10:18:33 PAGE 28  

01C9 54FD              ANL     A,#0FDH
01CB FF                MOV     R7,A
01CC 9043B0            MOV     DPTR,#043B0H
01CF EF                MOV     A,R7
01D0 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 693
01D1 22                RET     
             ; FUNCTION cyfitter_cfg (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1400    ----
   CONSTANT SIZE    =    610    ----
   XDATA SIZE       =      4      12
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
