// Seed: 3800412437
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wire id_3,
    output uwire id_4,
    output wire id_5,
    output uwire id_6,
    input supply0 id_7,
    input wire id_8,
    output tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output uwire id_12#(
        .id_16('b0 == 1),
        .id_17(1),
        .id_18(1),
        .id_19(-1 > 1),
        .id_20(-1),
        .id_21(1),
        .id_22(-1)
    ),
    output wand id_13,
    output wor id_14
);
  assign id_3 = -1'b0;
  assign module_1.id_20 = 0;
  assign id_16.id_11 = id_20;
  wire id_23;
  wire id_24;
endmodule
module module_1 #(
    parameter id_1  = 32'd26,
    parameter id_24 = 32'd40
) (
    output wire id_0,
    output wire _id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    input supply1 id_8
    , id_26,
    output tri1 id_9,
    input tri id_10,
    output wand id_11,
    input supply0 id_12,
    output wand id_13,
    input supply1 id_14,
    output wor id_15,
    output wire id_16,
    output uwire id_17,
    output wor id_18,
    output wor id_19,
    input uwire id_20,
    input uwire id_21,
    output tri id_22,
    output wand id_23,
    input wire _id_24
);
  logic [id_1 : id_24] id_27;
  module_0 modCall_1 (
      id_21,
      id_10,
      id_20,
      id_9,
      id_23,
      id_19,
      id_0,
      id_21,
      id_4,
      id_9,
      id_6,
      id_5,
      id_18,
      id_13,
      id_23
  );
endmodule
