{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670189057260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670189057265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 15:24:16 2022 " "Processing started: Sun Dec  4 15:24:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670189057265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670189057265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4_Bit_Parallel_Access_Register -c 4_Bit_Parallel_Access_Register " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4_Bit_Parallel_Access_Register -c 4_Bit_Parallel_Access_Register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670189057265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670189057545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670189057545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_bit_parallel_access_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_bit_parallel_access_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_Bit_Parallel_Access_Register " "Found entity 1: 4_Bit_Parallel_Access_Register" {  } { { "4_Bit_Parallel_Access_Register.bdf" "" { Schematic "U:/CPRE281/Final Project/4 bit Parallel Access Register/4_Bit_Parallel_Access_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670189061698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670189061698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "4_Bit_Parallel_Access_Register " "Elaborating entity \"4_Bit_Parallel_Access_Register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670189061719 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux0 2to1Mux " "Node instance \"mux0\" instantiates undefined entity \"2to1Mux\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "4_Bit_Parallel_Access_Register.bdf" "mux0" { Schematic "U:/CPRE281/Final Project/4 bit Parallel Access Register/4_Bit_Parallel_Access_Register.bdf" { { 592 696 792 688 "mux0" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1670189061857 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux1 2to1Mux " "Node instance \"mux1\" instantiates undefined entity \"2to1Mux\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "4_Bit_Parallel_Access_Register.bdf" "mux1" { Schematic "U:/CPRE281/Final Project/4 bit Parallel Access Register/4_Bit_Parallel_Access_Register.bdf" { { 592 984 1080 688 "mux1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1670189061857 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst11 2to1Mux " "Node instance \"inst11\" instantiates undefined entity \"2to1Mux\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "4_Bit_Parallel_Access_Register.bdf" "inst11" { Schematic "U:/CPRE281/Final Project/4 bit Parallel Access Register/4_Bit_Parallel_Access_Register.bdf" { { 592 1272 1368 688 "inst11" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1670189061859 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst12 2to1Mux " "Node instance \"inst12\" instantiates undefined entity \"2to1Mux\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "4_Bit_Parallel_Access_Register.bdf" "inst12" { Schematic "U:/CPRE281/Final Project/4 bit Parallel Access Register/4_Bit_Parallel_Access_Register.bdf" { { 592 1560 1656 688 "inst12" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1670189061859 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670189062177 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  4 15:24:22 2022 " "Processing ended: Sun Dec  4 15:24:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670189062177 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670189062177 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670189062177 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670189062177 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670189062953 ""}
