

================================================================
== Vitis HLS Report for 'thresholded_sobel_edge_detector'
================================================================
* Date:           Mon Feb 26 05:31:48 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        thresholded_sobel_edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   929383|   929383|  9.294 ms|  9.294 ms|  929365|  929365|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+----------+--------+--------+---------+
        |                                                                    |                                                                 |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
        |                              Instance                              |                              Module                             |   min   |   max   |    min    |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+----------+--------+--------+---------+
        |Array2xfMat_64_9_720_1280_1_U0                                      |Array2xfMat_64_9_720_1280_1_s                                    |       17|   921616|   0.170 us|  9.216 ms|      17|  921616|     none|
        |xfMat2Array_64_0_720_1280_1_1_U0                                    |xfMat2Array_64_0_720_1280_1_1_s                                  |        9|   921608|  90.000 ns|  9.216 ms|       9|  921608|     none|
        |Sobel_0_3_0_0_720_1280_1_false_U0                                   |Sobel_0_3_0_0_720_1280_1_false_s                                 |   929364|   929364|   9.294 ms|  9.294 ms|  929364|  929364|     none|
        |rgb2gray_9_0_720_1280_1_U0                                          |rgb2gray_9_0_720_1280_1_s                                        |   927361|   927361|   9.274 ms|  9.274 ms|  927361|  927361|     none|
        |add_0_0_720_1280_1_U0                                               |add_0_0_720_1280_1_s                                             |   924481|   924481|   9.245 ms|  9.245 ms|  924481|  924481|     none|
        |Threshold_0_0_720_1280_1_U0                                         |Threshold_0_0_720_1280_1_s                                       |   924481|   924481|   9.245 ms|  9.245 ms|  924481|  924481|     none|
        |Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_U0  |Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27  |        0|        0|       0 ns|      0 ns|       0|       0|     none|
        +--------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|    2079|   1420|    -|
|Instance         |       11|    4|    7204|  10921|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       11|    4|    9285|  12373|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    1|       8|     23|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                              |                              Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Array2xfMat_64_9_720_1280_1_U0                                      |Array2xfMat_64_9_720_1280_1_s                                    |        0|   0|  2765|  4391|    0|
    |Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_U0  |Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27  |        0|   0|     3|   137|    0|
    |Sobel_0_3_0_0_720_1280_1_false_U0                                   |Sobel_0_3_0_0_720_1280_1_false_s                                 |        3|   0|   591|  1201|    0|
    |Threshold_0_0_720_1280_1_U0                                         |Threshold_0_0_720_1280_1_s                                       |        0|   0|    93|   203|    0|
    |add_0_0_720_1280_1_U0                                               |add_0_0_720_1280_1_s                                             |        0|   0|    92|   227|    0|
    |control_s_axi_U                                                     |control_s_axi                                                    |        0|   0|   274|   456|    0|
    |gmem1_m_axi_U                                                       |gmem1_m_axi                                                      |        4|   0|   566|   766|    0|
    |gmem2_m_axi_U                                                       |gmem2_m_axi                                                      |        4|   0|   566|   766|    0|
    |rgb2gray_9_0_720_1280_1_U0                                          |rgb2gray_9_0_720_1280_1_s                                        |        0|   3|   175|   213|    0|
    |xfMat2Array_64_0_720_1280_1_1_U0                                    |xfMat2Array_64_0_720_1280_1_1_s                                  |        0|   1|  2079|  2561|    0|
    +--------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                               |                                                                 |       11|   4|  7204| 10921|    0|
    +--------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |img_gray_cols_c_U      |        0|  99|   0|    -|     4|   32|      128|
    |img_gray_data_U        |        0|  99|   0|    -|     2|    8|       16|
    |img_gray_rows_c_U      |        0|  99|   0|    -|     4|   32|      128|
    |img_inp_c_U            |        0|  99|   0|    -|     2|   64|      128|
    |img_out_c_U            |        0|  99|   0|    -|     7|   64|      448|
    |mat_grad_sum_cols_c_U  |        0|  99|   0|    -|     6|   32|      192|
    |mat_grad_sum_data_U    |        0|  99|   0|    -|     2|    8|       16|
    |mat_grad_sum_rows_c_U  |        0|  99|   0|    -|     6|   32|      192|
    |mat_grad_x_cols_c_U    |        0|  99|   0|    -|     5|   32|      160|
    |mat_grad_x_data_U      |        0|  99|   0|    -|     2|    8|       16|
    |mat_grad_x_rows_c_U    |        0|  99|   0|    -|     5|   32|      160|
    |mat_grad_y_data_U      |        0|  99|   0|    -|     2|    8|       16|
    |mat_in_cols_c16_U      |        0|  99|   0|    -|     2|   32|       64|
    |mat_in_cols_c_U        |        0|  99|   0|    -|     2|   32|       64|
    |mat_in_data_U          |        0|  99|   0|    -|     2|   24|       48|
    |mat_in_rows_c15_U      |        0|  99|   0|    -|     2|   32|       64|
    |mat_in_rows_c_U        |        0|  99|   0|    -|     2|   32|       64|
    |mat_out_cols_c_U       |        0|  99|   0|    -|     7|   32|      224|
    |mat_out_data_U         |        0|  99|   0|    -|     2|    8|       16|
    |mat_out_rows_c_U       |        0|  99|   0|    -|     7|   32|      224|
    |thresh_c_U             |        0|  99|   0|    -|     6|   16|       96|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |Total                  |        0|2079|   0|    0|    79|  592|     2464|
    +-----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Array2xfMat_64_9_720_1280_1_U0_ap_start                                              |       and|   0|  0|   2|           1|           1|
    |Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_U0_start_full_n      |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_Array2xfMat_64_9_720_1280_1_U0_ap_ready                                      |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                |          |   0|  0|  14|           7|           7|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                           Name                                          | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Array2xfMat_64_9_720_1280_1_U0_ap_ready                                      |   9|          2|    1|          2|
    |ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_U0_ap_ready  |   9|          2|    1|          2|
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                    |  18|          4|    2|          4|
    +-----------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                           Name                                          | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Array2xfMat_64_9_720_1280_1_U0_ap_ready                                      |  1|   0|    1|          0|
    |ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_U0_ap_ready  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                    |  2|   0|    2|          0|
    +-----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                          control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                          control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                          control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                          control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                          control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                          control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                          control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                          control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                          control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                          control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                          control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                          control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  thresholded_sobel_edge_detector|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  thresholded_sobel_edge_detector|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  thresholded_sobel_edge_detector|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   64|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    8|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   64|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                            gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   64|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    8|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   64|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                            gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                            gmem2|       pointer|
+-----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.63>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%thresh_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %thresh"   --->   Operation 14 'read' 'thresh_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 15 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 16 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%img_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_out"   --->   Operation 17 'read' 'img_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%img_inp_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_inp"   --->   Operation 18 'read' 'img_inp_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mat_in_cols_c16 = alloca i64 1"   --->   Operation 19 'alloca' 'mat_in_cols_c16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mat_in_rows_c15 = alloca i64 1"   --->   Operation 20 'alloca' 'mat_in_rows_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%thresh_c = alloca i64 1" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:37]   --->   Operation 21 'alloca' 'thresh_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 6> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_out_c = alloca i64 1" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:34]   --->   Operation 22 'alloca' 'img_out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 7> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%img_inp_c = alloca i64 1" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:33]   --->   Operation 23 'alloca' 'img_inp_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mat_out_cols_c = alloca i64 1"   --->   Operation 24 'alloca' 'mat_out_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mat_out_rows_c = alloca i64 1"   --->   Operation 25 'alloca' 'mat_out_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mat_grad_sum_cols_c = alloca i64 1"   --->   Operation 26 'alloca' 'mat_grad_sum_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mat_grad_sum_rows_c = alloca i64 1"   --->   Operation 27 'alloca' 'mat_grad_sum_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mat_grad_x_cols_c = alloca i64 1"   --->   Operation 28 'alloca' 'mat_grad_x_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mat_grad_x_rows_c = alloca i64 1"   --->   Operation 29 'alloca' 'mat_grad_x_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img_gray_cols_c = alloca i64 1"   --->   Operation 30 'alloca' 'img_gray_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img_gray_rows_c = alloca i64 1"   --->   Operation 31 'alloca' 'img_gray_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mat_in_cols_c = alloca i64 1"   --->   Operation 32 'alloca' 'mat_in_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mat_in_rows_c = alloca i64 1"   --->   Operation 33 'alloca' 'mat_in_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mat_in_data = alloca i64 1" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:46]   --->   Operation 34 'alloca' 'mat_in_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%img_gray_data = alloca i64 1" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:47]   --->   Operation 35 'alloca' 'img_gray_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mat_grad_x_data = alloca i64 1" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:48]   --->   Operation 36 'alloca' 'mat_grad_x_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mat_grad_y_data = alloca i64 1" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:49]   --->   Operation 37 'alloca' 'mat_grad_y_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mat_grad_sum_data = alloca i64 1" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:50]   --->   Operation 38 'alloca' 'mat_grad_sum_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mat_out_data = alloca i64 1" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:51]   --->   Operation 39 'alloca' 'mat_out_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%call_ln33 = call void @Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27, i32 %rows_read, i32 %cols_read, i64 %img_inp_read, i64 %img_out_read, i16 %thresh_read, i32 %mat_in_rows_c, i32 %mat_in_cols_c, i32 %img_gray_rows_c, i32 %img_gray_cols_c, i32 %mat_grad_x_rows_c, i32 %mat_grad_x_cols_c, i32 %mat_grad_sum_rows_c, i32 %mat_grad_sum_cols_c, i32 %mat_out_rows_c, i32 %mat_out_cols_c, i64 %img_inp_c, i64 %img_out_c, i16 %thresh_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:33]   --->   Operation 40 'call' 'call_ln33' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln56 = call void @Array2xfMat<64, 9, 720, 1280, 1>, i64 %gmem1, i24 %mat_in_data, i64 %img_inp_c, i32 %mat_in_rows_c, i32 %mat_in_cols_c, i32 %mat_in_rows_c15, i32 %mat_in_cols_c16" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:56]   --->   Operation 41 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln56 = call void @Array2xfMat<64, 9, 720, 1280, 1>, i64 %gmem1, i24 %mat_in_data, i64 %img_inp_c, i32 %mat_in_rows_c, i32 %mat_in_cols_c, i32 %mat_in_rows_c15, i32 %mat_in_cols_c16" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:56]   --->   Operation 42 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln59 = call void @rgb2gray<9, 0, 720, 1280, 1>, i24 %mat_in_data, i8 %img_gray_data, i32 %mat_in_rows_c15, i32 %mat_in_cols_c16" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:59]   --->   Operation 43 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln59 = call void @rgb2gray<9, 0, 720, 1280, 1>, i24 %mat_in_data, i8 %img_gray_data, i32 %mat_in_rows_c15, i32 %mat_in_cols_c16" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:59]   --->   Operation 44 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln62 = call void @Sobel<0, 3, 0, 0, 720, 1280, 1, false>, i8 %img_gray_data, i8 %mat_grad_x_data, i8 %mat_grad_y_data, i32 %img_gray_rows_c, i32 %img_gray_cols_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:62]   --->   Operation 45 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln62 = call void @Sobel<0, 3, 0, 0, 720, 1280, 1, false>, i8 %img_gray_data, i8 %mat_grad_x_data, i8 %mat_grad_y_data, i32 %img_gray_rows_c, i32 %img_gray_cols_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:62]   --->   Operation 46 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln65 = call void @add<0, 0, 720, 1280, 1>, i8 %mat_grad_x_data, i8 %mat_grad_y_data, i8 %mat_grad_sum_data, i32 %mat_grad_x_rows_c, i32 %mat_grad_x_cols_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:65]   --->   Operation 47 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln65 = call void @add<0, 0, 720, 1280, 1>, i8 %mat_grad_x_data, i8 %mat_grad_y_data, i8 %mat_grad_sum_data, i32 %mat_grad_x_rows_c, i32 %mat_grad_x_cols_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:65]   --->   Operation 48 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln68 = call void @Threshold<0, 0, 720, 1280, 1>, i8 %mat_grad_sum_data, i8 %mat_out_data, i32 %mat_grad_sum_rows_c, i32 %mat_grad_sum_cols_c, i16 %thresh_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:68]   --->   Operation 49 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln68 = call void @Threshold<0, 0, 720, 1280, 1>, i8 %mat_grad_sum_data, i8 %mat_out_data, i32 %mat_grad_sum_rows_c, i32 %mat_grad_sum_cols_c, i16 %thresh_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:68]   --->   Operation 50 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln71 = call void @xfMat2Array<64, 0, 720, 1280, 1, 1>, i8 %mat_out_data, i64 %gmem2, i32 %mat_out_rows_c, i32 %mat_out_cols_c, i64 %img_out_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:71]   --->   Operation 51 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_19"   --->   Operation 52 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 53 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_12, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_9, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem1"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_12, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_17, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem2"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_inp, void @empty_24, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_23, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_8"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_inp, void @empty_10, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_8"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_24, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_21, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_8"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_10, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_8"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_24, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_14, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_10, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_24, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_5, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_10, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %thresh"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %thresh, void @empty_24, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_11, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %thresh, void @empty_10, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_24, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @mat_in_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %mat_in_data, i24 %mat_in_data"   --->   Operation 72 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %mat_in_data, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @img_gray_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %img_gray_data, i8 %img_gray_data"   --->   Operation 74 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_data, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_grad_x_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %mat_grad_x_data, i8 %mat_grad_x_data"   --->   Operation 76 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mat_grad_x_data, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_grad_y_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %mat_grad_y_data, i8 %mat_grad_y_data"   --->   Operation 78 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mat_grad_y_data, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_grad_sum_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %mat_grad_sum_data, i8 %mat_grad_sum_data"   --->   Operation 80 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mat_grad_sum_data, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_out_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %mat_out_data, i8 %mat_out_data"   --->   Operation 82 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mat_out_data, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_in_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mat_in_rows_c, i32 %mat_in_rows_c"   --->   Operation 84 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_in_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_in_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mat_in_cols_c, i32 %mat_in_cols_c"   --->   Operation 86 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_in_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @img_gray_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %img_gray_rows_c, i32 %img_gray_rows_c"   --->   Operation 88 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_gray_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @img_gray_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %img_gray_cols_c, i32 %img_gray_cols_c"   --->   Operation 90 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_gray_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_grad_x_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %mat_grad_x_rows_c, i32 %mat_grad_x_rows_c"   --->   Operation 92 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_grad_x_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_grad_x_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %mat_grad_x_cols_c, i32 %mat_grad_x_cols_c"   --->   Operation 94 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_grad_x_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_grad_sum_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i32 %mat_grad_sum_rows_c, i32 %mat_grad_sum_rows_c"   --->   Operation 96 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_grad_sum_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_grad_sum_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i32 %mat_grad_sum_cols_c, i32 %mat_grad_sum_cols_c"   --->   Operation 98 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_grad_sum_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_out_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i32 %mat_out_rows_c, i32 %mat_out_rows_c"   --->   Operation 100 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_out_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_out_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i32 %mat_out_cols_c, i32 %mat_out_cols_c"   --->   Operation 102 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_out_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @img_inp_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %img_inp_c, i64 %img_inp_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:33]   --->   Operation 104 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln33 = specinterface void @_ssdm_op_SpecInterface, i64 %img_inp_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:33]   --->   Operation 105 'specinterface' 'specinterface_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @img_out_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i64 %img_out_c, i64 %img_out_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:34]   --->   Operation 106 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln34 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:34]   --->   Operation 107 'specinterface' 'specinterface_ln34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @thresh_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i16 %thresh_c, i16 %thresh_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:37]   --->   Operation 108 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln37 = specinterface void @_ssdm_op_SpecInterface, i16 %thresh_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:37]   --->   Operation 109 'specinterface' 'specinterface_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_in_OC_rows_c15_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mat_in_rows_c15, i32 %mat_in_rows_c15"   --->   Operation 110 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_in_rows_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_in_OC_cols_c16_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mat_in_cols_c16, i32 %mat_in_cols_c16"   --->   Operation 112 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_in_cols_c16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln71 = call void @xfMat2Array<64, 0, 720, 1280, 1, 1>, i8 %mat_out_data, i64 %gmem2, i32 %mat_out_rows_c, i32 %mat_out_cols_c, i64 %img_out_c" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:71]   --->   Operation 114 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:72]   --->   Operation 115 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_inp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ thresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
thresh_read              (read                ) [ 00000000000000]
cols_read                (read                ) [ 00000000000000]
rows_read                (read                ) [ 00000000000000]
img_out_read             (read                ) [ 00000000000000]
img_inp_read             (read                ) [ 00000000000000]
mat_in_cols_c16          (alloca              ) [ 00111111111111]
mat_in_rows_c15          (alloca              ) [ 00111111111111]
thresh_c                 (alloca              ) [ 01111111111111]
img_out_c                (alloca              ) [ 01111111111111]
img_inp_c                (alloca              ) [ 01111111111111]
mat_out_cols_c           (alloca              ) [ 01111111111111]
mat_out_rows_c           (alloca              ) [ 01111111111111]
mat_grad_sum_cols_c      (alloca              ) [ 01111111111111]
mat_grad_sum_rows_c      (alloca              ) [ 01111111111111]
mat_grad_x_cols_c        (alloca              ) [ 01111111111111]
mat_grad_x_rows_c        (alloca              ) [ 01111111111111]
img_gray_cols_c          (alloca              ) [ 01111111111111]
img_gray_rows_c          (alloca              ) [ 01111111111111]
mat_in_cols_c            (alloca              ) [ 01111111111111]
mat_in_rows_c            (alloca              ) [ 01111111111111]
mat_in_data              (alloca              ) [ 00111111111111]
img_gray_data            (alloca              ) [ 00111111111111]
mat_grad_x_data          (alloca              ) [ 00111111111111]
mat_grad_y_data          (alloca              ) [ 00111111111111]
mat_grad_sum_data        (alloca              ) [ 00111111111111]
mat_out_data             (alloca              ) [ 00111111111111]
call_ln33                (call                ) [ 00000000000000]
call_ln56                (call                ) [ 00000000000000]
call_ln59                (call                ) [ 00000000000000]
call_ln62                (call                ) [ 00000000000000]
call_ln65                (call                ) [ 00000000000000]
call_ln68                (call                ) [ 00000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty                    (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_48                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_49                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_50                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_51                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_52                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_53                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_54                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_55                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_56                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_57                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_58                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_59                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_60                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_61                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_62                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_63                 (specchannel         ) [ 00000000000000]
specinterface_ln33       (specinterface       ) [ 00000000000000]
empty_64                 (specchannel         ) [ 00000000000000]
specinterface_ln34       (specinterface       ) [ 00000000000000]
empty_65                 (specchannel         ) [ 00000000000000]
specinterface_ln37       (specinterface       ) [ 00000000000000]
empty_66                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
empty_67                 (specchannel         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
call_ln71                (call                ) [ 00000000000000]
ret_ln72                 (ret                 ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_inp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="thresh">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii.exit1_proc27"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2xfMat<64, 9, 720, 1280, 1>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2gray<9, 0, 720, 1280, 1>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel<0, 3, 0, 0, 720, 1280, 1, false>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add<0, 0, 720, 1280, 1>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Threshold<0, 0, 720, 1280, 1>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2Array<64, 0, 720, 1280, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_gray_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_grad_x_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_grad_y_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_grad_sum_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_gray_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_gray_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_grad_x_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_grad_x_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_grad_sum_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_grad_sum_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inp_c_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_c_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresh_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_OC_rows_c15_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_OC_cols_c16_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="mat_in_cols_c16_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_in_cols_c16/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mat_in_rows_c15_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_in_rows_c15/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="thresh_c_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresh_c/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="img_out_c_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_out_c/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="img_inp_c_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_inp_c/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mat_out_cols_c_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_out_cols_c/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mat_out_rows_c_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_out_rows_c/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mat_grad_sum_cols_c_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_grad_sum_cols_c/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mat_grad_sum_rows_c_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_grad_sum_rows_c/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mat_grad_x_cols_c_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_grad_x_cols_c/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mat_grad_x_rows_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_grad_x_rows_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="img_gray_cols_c_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_gray_cols_c/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="img_gray_rows_c_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_gray_rows_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mat_in_cols_c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_in_cols_c/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mat_in_rows_c_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_in_rows_c/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mat_in_data_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_in_data/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="img_gray_data_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_gray_data/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mat_grad_x_data_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_grad_x_data/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mat_grad_y_data_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_grad_y_data/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mat_grad_sum_data_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_grad_sum_data/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mat_out_data_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_out_data/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="thresh_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="thresh_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="cols_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="rows_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="img_out_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_out_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="img_inp_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inp_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_Array2xfMat_64_9_720_1280_1_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="24" slack="1"/>
<pin id="260" dir="0" index="3" bw="64" slack="1"/>
<pin id="261" dir="0" index="4" bw="32" slack="1"/>
<pin id="262" dir="0" index="5" bw="32" slack="1"/>
<pin id="263" dir="0" index="6" bw="32" slack="1"/>
<pin id="264" dir="0" index="7" bw="32" slack="1"/>
<pin id="265" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_xfMat2Array_64_0_720_1280_1_1_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="11"/>
<pin id="271" dir="0" index="2" bw="64" slack="0"/>
<pin id="272" dir="0" index="3" bw="32" slack="11"/>
<pin id="273" dir="0" index="4" bw="32" slack="11"/>
<pin id="274" dir="0" index="5" bw="64" slack="11"/>
<pin id="275" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/12 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_Sobel_0_3_0_0_720_1280_1_false_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="5"/>
<pin id="281" dir="0" index="2" bw="8" slack="5"/>
<pin id="282" dir="0" index="3" bw="8" slack="5"/>
<pin id="283" dir="0" index="4" bw="32" slack="5"/>
<pin id="284" dir="0" index="5" bw="32" slack="5"/>
<pin id="285" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_rgb2gray_9_0_720_1280_1_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="24" slack="3"/>
<pin id="290" dir="0" index="2" bw="8" slack="3"/>
<pin id="291" dir="0" index="3" bw="32" slack="3"/>
<pin id="292" dir="0" index="4" bw="32" slack="3"/>
<pin id="293" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_add_0_0_720_1280_1_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="7"/>
<pin id="298" dir="0" index="2" bw="8" slack="7"/>
<pin id="299" dir="0" index="3" bw="8" slack="7"/>
<pin id="300" dir="0" index="4" bw="32" slack="7"/>
<pin id="301" dir="0" index="5" bw="32" slack="7"/>
<pin id="302" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_Threshold_0_0_720_1280_1_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="9"/>
<pin id="307" dir="0" index="2" bw="8" slack="9"/>
<pin id="308" dir="0" index="3" bw="32" slack="9"/>
<pin id="309" dir="0" index="4" bw="32" slack="9"/>
<pin id="310" dir="0" index="5" bw="16" slack="9"/>
<pin id="311" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/10 "/>
</bind>
</comp>

<comp id="313" class="1004" name="call_ln33_Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="0" index="3" bw="64" slack="0"/>
<pin id="318" dir="0" index="4" bw="64" slack="0"/>
<pin id="319" dir="0" index="5" bw="16" slack="0"/>
<pin id="320" dir="0" index="6" bw="32" slack="0"/>
<pin id="321" dir="0" index="7" bw="32" slack="0"/>
<pin id="322" dir="0" index="8" bw="32" slack="0"/>
<pin id="323" dir="0" index="9" bw="32" slack="0"/>
<pin id="324" dir="0" index="10" bw="32" slack="0"/>
<pin id="325" dir="0" index="11" bw="32" slack="0"/>
<pin id="326" dir="0" index="12" bw="32" slack="0"/>
<pin id="327" dir="0" index="13" bw="32" slack="0"/>
<pin id="328" dir="0" index="14" bw="32" slack="0"/>
<pin id="329" dir="0" index="15" bw="32" slack="0"/>
<pin id="330" dir="0" index="16" bw="64" slack="0"/>
<pin id="331" dir="0" index="17" bw="64" slack="0"/>
<pin id="332" dir="0" index="18" bw="16" slack="0"/>
<pin id="333" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="mat_in_cols_c16_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_cols_c16 "/>
</bind>
</comp>

<comp id="346" class="1005" name="mat_in_rows_c15_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_rows_c15 "/>
</bind>
</comp>

<comp id="352" class="1005" name="thresh_c_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="thresh_c "/>
</bind>
</comp>

<comp id="358" class="1005" name="img_out_c_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="img_out_c "/>
</bind>
</comp>

<comp id="364" class="1005" name="img_inp_c_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="img_inp_c "/>
</bind>
</comp>

<comp id="370" class="1005" name="mat_out_cols_c_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_out_cols_c "/>
</bind>
</comp>

<comp id="376" class="1005" name="mat_out_rows_c_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_out_rows_c "/>
</bind>
</comp>

<comp id="382" class="1005" name="mat_grad_sum_cols_c_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_grad_sum_cols_c "/>
</bind>
</comp>

<comp id="388" class="1005" name="mat_grad_sum_rows_c_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_grad_sum_rows_c "/>
</bind>
</comp>

<comp id="394" class="1005" name="mat_grad_x_cols_c_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_grad_x_cols_c "/>
</bind>
</comp>

<comp id="400" class="1005" name="mat_grad_x_rows_c_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_grad_x_rows_c "/>
</bind>
</comp>

<comp id="406" class="1005" name="img_gray_cols_c_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="img_gray_cols_c "/>
</bind>
</comp>

<comp id="412" class="1005" name="img_gray_rows_c_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="img_gray_rows_c "/>
</bind>
</comp>

<comp id="418" class="1005" name="mat_in_cols_c_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_in_cols_c "/>
</bind>
</comp>

<comp id="424" class="1005" name="mat_in_rows_c_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_in_rows_c "/>
</bind>
</comp>

<comp id="430" class="1005" name="mat_in_data_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="24" slack="1"/>
<pin id="432" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mat_in_data "/>
</bind>
</comp>

<comp id="436" class="1005" name="img_gray_data_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="3"/>
<pin id="438" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_gray_data "/>
</bind>
</comp>

<comp id="442" class="1005" name="mat_grad_x_data_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="5"/>
<pin id="444" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="mat_grad_x_data "/>
</bind>
</comp>

<comp id="448" class="1005" name="mat_grad_y_data_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="5"/>
<pin id="450" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="mat_grad_y_data "/>
</bind>
</comp>

<comp id="454" class="1005" name="mat_grad_sum_data_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="7"/>
<pin id="456" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="mat_grad_sum_data "/>
</bind>
</comp>

<comp id="460" class="1005" name="mat_out_data_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="9"/>
<pin id="462" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="mat_out_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="335"><net_src comp="238" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="336"><net_src comp="232" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="337"><net_src comp="250" pin="2"/><net_sink comp="313" pin=3"/></net>

<net id="338"><net_src comp="244" pin="2"/><net_sink comp="313" pin=4"/></net>

<net id="339"><net_src comp="226" pin="2"/><net_sink comp="313" pin=5"/></net>

<net id="343"><net_src comp="142" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="256" pin=7"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="349"><net_src comp="146" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="256" pin=6"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="287" pin=3"/></net>

<net id="355"><net_src comp="150" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="313" pin=18"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="304" pin=5"/></net>

<net id="361"><net_src comp="154" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="313" pin=17"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="268" pin=5"/></net>

<net id="367"><net_src comp="158" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="313" pin=16"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="373"><net_src comp="162" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="313" pin=15"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="379"><net_src comp="166" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="313" pin=14"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="385"><net_src comp="170" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="313" pin=13"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="304" pin=4"/></net>

<net id="391"><net_src comp="174" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="313" pin=12"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="304" pin=3"/></net>

<net id="397"><net_src comp="178" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="313" pin=11"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="295" pin=5"/></net>

<net id="403"><net_src comp="182" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="313" pin=10"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="409"><net_src comp="186" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="313" pin=9"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="278" pin=5"/></net>

<net id="415"><net_src comp="190" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="313" pin=8"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="421"><net_src comp="194" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="313" pin=7"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="256" pin=5"/></net>

<net id="427"><net_src comp="198" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="313" pin=6"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="433"><net_src comp="202" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="439"><net_src comp="206" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="445"><net_src comp="210" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="451"><net_src comp="214" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="457"><net_src comp="218" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="295" pin=3"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="463"><net_src comp="222" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="268" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {12 13 }
 - Input state : 
	Port: thresholded_sobel_edge_detector : gmem1 | {2 3 }
	Port: thresholded_sobel_edge_detector : img_inp | {1 }
	Port: thresholded_sobel_edge_detector : img_out | {1 }
	Port: thresholded_sobel_edge_detector : rows | {1 }
	Port: thresholded_sobel_edge_detector : cols | {1 }
	Port: thresholded_sobel_edge_detector : thresh | {1 }
  - Chain level:
	State 1
		call_ln33 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     grp_Array2xfMat_64_9_720_1280_1_s_fu_256                     |    0    |    0    |  9.528  |   1816  |   2060  |
|          |                    grp_xfMat2Array_64_0_720_1280_1_1_s_fu_268                    |    0    |    1    |  15.88  |   1637  |   764   |
|          |                    grp_Sobel_0_3_0_0_720_1280_1_false_s_fu_278                   |    3    |    0    | 39.9386 |   511   |   839   |
|   call   |                       grp_rgb2gray_9_0_720_1280_1_s_fu_287                       |    0    |    3    |  5.0026 |   218   |   100   |
|          |                          grp_add_0_0_720_1280_1_s_fu_295                         |    0    |    0    |    0    |   100   |   101   |
|          |                       grp_Threshold_0_0_720_1280_1_s_fu_304                      |    0    |    0    |    0    |   101   |    82   |
|          | call_ln33_Block_ZN2xf2cv3MatILi9ELi720ELi1280ELi1ELi2EEC2Eii_exit1_proc27_fu_313 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                              thresh_read_read_fu_226                             |    0    |    0    |    0    |    0    |    0    |
|          |                               cols_read_read_fu_232                              |    0    |    0    |    0    |    0    |    0    |
|   read   |                               rows_read_read_fu_238                              |    0    |    0    |    0    |    0    |    0    |
|          |                             img_out_read_read_fu_244                             |    0    |    0    |    0    |    0    |    0    |
|          |                             img_inp_read_read_fu_250                             |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                                  |    3    |    4    | 70.3492 |   4383  |   3946  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  img_gray_cols_c_reg_406  |   32   |
|   img_gray_data_reg_436   |    8   |
|  img_gray_rows_c_reg_412  |   32   |
|     img_inp_c_reg_364     |   64   |
|     img_out_c_reg_358     |   64   |
|mat_grad_sum_cols_c_reg_382|   32   |
| mat_grad_sum_data_reg_454 |    8   |
|mat_grad_sum_rows_c_reg_388|   32   |
| mat_grad_x_cols_c_reg_394 |   32   |
|  mat_grad_x_data_reg_442  |    8   |
| mat_grad_x_rows_c_reg_400 |   32   |
|  mat_grad_y_data_reg_448  |    8   |
|  mat_in_cols_c16_reg_340  |   32   |
|   mat_in_cols_c_reg_418   |   32   |
|    mat_in_data_reg_430    |   24   |
|  mat_in_rows_c15_reg_346  |   32   |
|   mat_in_rows_c_reg_424   |   32   |
|   mat_out_cols_c_reg_370  |   32   |
|    mat_out_data_reg_460   |    8   |
|   mat_out_rows_c_reg_376  |   32   |
|      thresh_c_reg_352     |   16   |
+---------------------------+--------+
|           Total           |   592  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    4   |   70   |  4383  |  3946  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   592  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   70   |  4975  |  3946  |
+-----------+--------+--------+--------+--------+--------+
