Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 00:22:37 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                               Path #1                                                                                                                                                                              |            WorstPath from Dst           |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                             25.000 |                                  25.000 |
| Path Delay                |                0.537 |                                                                                                                                                                                                                                                                                                                                                             42.005 |                                   5.472 |
| Logic Delay               | 0.096(18%)           | 8.487(21%)                                                                                                                                                                                                                                                                                                                                                         | 0.775(15%)                              |
| Net Delay                 | 0.441(82%)           | 33.518(79%)                                                                                                                                                                                                                                                                                                                                                        | 4.697(85%)                              |
| Clock Skew                |               -0.106 |                                                                                                                                                                                                                                                                                                                                                              0.228 |                                  -0.454 |
| Slack                     |               24.348 |                                                                                                                                                                                                                                                                                                                                                            -16.785 |                                  19.066 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                    |                                         |
| Bounding Box Size         | 2% x 0%              | 19% x 9%                                                                                                                                                                                                                                                                                                                                                           | 14% x 2%                                |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                             | (1, 0)                                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                444 |                                      38 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed                            |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                       6 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                       6 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT5 LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                     |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                     |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                               | None                                    |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                               | None                                    |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                  6 |                                       3 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                 57 |                                      16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                                  |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.sector_ret_1905/C          |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_15.sector_ret_1905/D                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1[255]/D                        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                          Path #2                                                                                                                                                                         |                      WorstPath from Dst                     |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                                                   25.000 |                                                      25.000 |
| Path Delay                |               0.820 |                                                                                                                                                                                                                                                                                                                                                   42.005 |                                                       5.940 |
| Logic Delay               | 0.098(12%)          | 7.965(19%)                                                                                                                                                                                                                                                                                                                                               | 1.536(26%)                                                  |
| Net Delay                 | 0.722(88%)          | 34.040(81%)                                                                                                                                                                                                                                                                                                                                              | 4.404(74%)                                                  |
| Clock Skew                |              -0.054 |                                                                                                                                                                                                                                                                                                                                                    0.245 |                                                      -0.536 |
| Slack                     |              24.118 |                                                                                                                                                                                                                                                                                                                                                  -16.768 |                                                      18.516 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                          |                                                             |
| Bounding Box Size         | 0% x 0%             | 18% x 9%                                                                                                                                                                                                                                                                                                                                                 | 11% x 1%                                                    |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                                                                   | (0, 0)                                                      |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                                      415 |                                                          43 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                           0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                             | Safely Timed                                                |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                                       67 |                                                          10 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                                       67 |                                                          10 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                                         |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                                         |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                                     | None                                                        |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                                     | None                                                        |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                                       12 |                                                           0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                           0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                           0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                                       46 |                                                          16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                           0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                                                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                                                      |
| Start Point Pin           | sr_p.sr_15[132]/C   | muon_cand_8.pt[0]/C                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_1_15.roi_ret_1016/C                                 |
| End Point Pin             | muon_cand_8.pt[0]/D | sr_p.sr_1_15.roi_ret_1016/D                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[243]/D                                            |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                            Path #3                                                                                                                                                                            |                 WorstPath from Dst                |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                        25.000 |                                            25.000 |
| Path Delay                |                0.537 |                                                                                                                                                                                                                                                                                                                                                        41.701 |                                             5.570 |
| Logic Delay               | 0.096(18%)           | 8.523(21%)                                                                                                                                                                                                                                                                                                                                                    | 1.133(21%)                                        |
| Net Delay                 | 0.441(82%)           | 33.178(79%)                                                                                                                                                                                                                                                                                                                                                   | 4.437(79%)                                        |
| Clock Skew                |               -0.106 |                                                                                                                                                                                                                                                                                                                                                        -0.045 |                                            -0.243 |
| Slack                     |               24.348 |                                                                                                                                                                                                                                                                                                                                                       -16.754 |                                            19.178 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                               |                                                   |
| Bounding Box Size         | 2% x 0%              | 19% x 9%                                                                                                                                                                                                                                                                                                                                                      | 10% x 1%                                          |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                        | (0, 0)                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                           442 |                                                38 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                  | Safely Timed                                      |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                            68 |                                                 8 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                            68 |                                                 8 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT5 LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                           | clk                                               |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                           | clk                                               |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                          | None                                              |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                          | None                                              |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                             6 |                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                                 0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                            57 |                                                16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                             0 |                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                        | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                        | FDRE/D                                            |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_1345/C                       |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_15.roi_ret_1345/D                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[243]/D                                  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                          Path #4                                                                                                                                                                         |                   WorstPath from Dst                   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                   25.000 |                                                 25.000 |
| Path Delay                |                0.537 |                                                                                                                                                                                                                                                                                                                                                   41.682 |                                                  5.625 |
| Logic Delay               | 0.096(18%)           | 8.221(20%)                                                                                                                                                                                                                                                                                                                                               | 1.080(20%)                                             |
| Net Delay                 | 0.441(82%)           | 33.461(80%)                                                                                                                                                                                                                                                                                                                                              | 4.545(80%)                                             |
| Clock Skew                |               -0.106 |                                                                                                                                                                                                                                                                                                                                                   -0.047 |                                                 -0.150 |
| Slack                     |               24.348 |                                                                                                                                                                                                                                                                                                                                                  -16.737 |                                                 19.217 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                          |                                                        |
| Bounding Box Size         | 2% x 0%              | 19% x 8%                                                                                                                                                                                                                                                                                                                                                 | 12% x 2%                                               |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                   | (1, 0)                                                 |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                      442 |                                                     46 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                             | Safely Timed                                           |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                       67 |                                                      9 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                       67 |                                                      9 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT5 LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                                    |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                                    |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                     | None                                                   |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                     | None                                                   |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                        6 |                                                      0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                       57 |                                                     16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                                                 |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                                                 |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_1220/C                            |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_15.roi_ret_1220/D                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[254]/D                                       |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                                     Path #5                                                                                                                                                                    |                   WorstPath from Dst                   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                                         25.000 |                                                 25.000 |
| Path Delay                |               0.820 |                                                                                                                                                                                                                                                                                                                                         41.659 |                                                  5.422 |
| Logic Delay               | 0.098(12%)          | 7.867(19%)                                                                                                                                                                                                                                                                                                                                     | 1.170(22%)                                             |
| Net Delay                 | 0.722(88%)          | 33.792(81%)                                                                                                                                                                                                                                                                                                                                    | 4.252(78%)                                             |
| Clock Skew                |              -0.054 |                                                                                                                                                                                                                                                                                                                                         -0.068 |                                                 -0.154 |
| Slack                     |              24.118 |                                                                                                                                                                                                                                                                                                                                        -16.735 |                                                 19.416 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                                |                                                        |
| Bounding Box Size         | 0% x 0%             | 18% x 9%                                                                                                                                                                                                                                                                                                                                       | 14% x 2%                                               |
| Clock Region Distance     | (0, 0)              | (0, 2)                                                                                                                                                                                                                                                                                                                                         | (1, 1)                                                 |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                                            403 |                                                     36 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                                              0 |                                                      0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                                              0 |                                                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                                              0 |                                                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                                              0 |                                                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                                   | Safely Timed                                           |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                                             65 |                                                      9 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                                             65 |                                                      9 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                                            | clk                                                    |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                                            | clk                                                    |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                                           | None                                                   |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                                           | None                                                   |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                                             21 |                                                      0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                                              0 |                                                      0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                                              0 |                                                      0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                                             46 |                                                     16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                                              0 |                                                      0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                                              0 |                                                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                                         | FDRE/C                                                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                                         | FDRE/D                                                 |
| Start Point Pin           | sr_p.sr_15[132]/C   | muon_cand_8.pt[0]/C                                                                                                                                                                                                                                                                                                                            | sr_p.sr_1_15.roi_ret_1446/C                            |
| End Point Pin             | muon_cand_8.pt[0]/D | sr_p.sr_1_15.roi_ret_1446/D                                                                                                                                                                                                                                                                                                                    | sr_p.sr_1[250]/D                                       |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                                    Path #6                                                                                                                                                                                   |                 WorstPath from Dst                |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                                       25.000 |                                            25.000 |
| Path Delay                |                0.786 |                                                                                                                                                                                                                                                                                                                                                                       41.567 |                                             5.549 |
| Logic Delay               | 0.098(13%)           | 8.228(20%)                                                                                                                                                                                                                                                                                                                                                                   | 1.154(21%)                                        |
| Net Delay                 | 0.688(87%)           | 33.339(80%)                                                                                                                                                                                                                                                                                                                                                                  | 4.395(79%)                                        |
| Clock Skew                |               -0.191 |                                                                                                                                                                                                                                                                                                                                                                       -0.148 |                                            -0.009 |
| Slack                     |               24.014 |                                                                                                                                                                                                                                                                                                                                                                      -16.723 |                                            19.434 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                              |                                                   |
| Bounding Box Size         | 6% x 0%              | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                     | 15% x 2%                                          |
| Clock Region Distance     | (1, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                                       | (1, 0)                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                          419 |                                                33 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                                 | Safely Timed                                      |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                           71 |                                                 8 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                           71 |                                                 8 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT5 LUT6 LUT3 LUT3 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                                               |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                                               |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                                         | None                                              |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                                         | None                                              |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                            6 |                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                 0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                           53 |                                                16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                                       | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                                       | FDRE/D                                            |
| Start Point Pin           | sr_p.sr_15[501]/C    | muon_cand_31.pt[1]/C                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1_15.sector_ret_1841/C                    |
| End Point Pin             | muon_cand_31.pt[1]/D | sr_p.sr_1_15.sector_ret_1841/D                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[248]/D                                  |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                               Path #7                                                                                                                                                                              |         WorstPath from Dst         |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                             25.000 |                             25.000 |
| Path Delay                |                0.537 |                                                                                                                                                                                                                                                                                                                                                             41.927 |                              4.000 |
| Logic Delay               | 0.096(18%)           | 8.463(21%)                                                                                                                                                                                                                                                                                                                                                         | 0.668(17%)                         |
| Net Delay                 | 0.441(82%)           | 33.464(79%)                                                                                                                                                                                                                                                                                                                                                        | 3.332(83%)                         |
| Clock Skew                |               -0.106 |                                                                                                                                                                                                                                                                                                                                                              0.229 |                             -0.460 |
| Slack                     |               24.348 |                                                                                                                                                                                                                                                                                                                                                            -16.706 |                             20.532 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                    |                                    |
| Bounding Box Size         | 2% x 0%              | 19% x 9%                                                                                                                                                                                                                                                                                                                                                           | 14% x 2%                           |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                             | (1, 0)                             |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                444 |                                 37 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed                       |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                  5 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                  5 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT5 LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                               | None                               |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                               | None                               |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                  6 |                                  0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                 57 |                                 16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                             |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.sector_ret_1975/C     |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_15.sector_ret_1975/D                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1[255]/D                   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                               Path #8                                                                                                                                                                              |              WorstPath from Dst              |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                             25.000 |                                       25.000 |
| Path Delay                |                0.537 |                                                                                                                                                                                                                                                                                                                                                             41.926 |                                        5.351 |
| Logic Delay               | 0.096(18%)           | 8.462(21%)                                                                                                                                                                                                                                                                                                                                                         | 0.855(16%)                                   |
| Net Delay                 | 0.441(82%)           | 33.464(79%)                                                                                                                                                                                                                                                                                                                                                        | 4.496(84%)                                   |
| Clock Skew                |               -0.106 |                                                                                                                                                                                                                                                                                                                                                              0.229 |                                       -0.552 |
| Slack                     |               24.348 |                                                                                                                                                                                                                                                                                                                                                            -16.705 |                                       19.089 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                                    |                                              |
| Bounding Box Size         | 2% x 0%              | 19% x 9%                                                                                                                                                                                                                                                                                                                                                           | 13% x 2%                                     |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                             | (0, 0)                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                                444 |                                           38 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                                       | Safely Timed                                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                            7 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                                 69 |                                            7 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT5 LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                                | clk                                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                               | None                                         |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                               | None                                         |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                                  6 |                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                                 57 |                                           16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                                  0 |                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                             | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                             | FDRE/D                                       |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.sector_ret_1975_1/C             |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_15.sector_ret_1975_1/D                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[245]/D                             |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                          Path #9                                                                                                                                                                         |                   WorstPath from Dst                   |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                   25.000 |                                                 25.000 |
| Path Delay                |                0.537 |                                                                                                                                                                                                                                                                                                                                                   41.759 |                                                  5.983 |
| Logic Delay               | 0.096(18%)           | 8.274(20%)                                                                                                                                                                                                                                                                                                                                               | 1.130(19%)                                             |
| Net Delay                 | 0.441(82%)           | 33.485(80%)                                                                                                                                                                                                                                                                                                                                              | 4.853(81%)                                             |
| Clock Skew                |               -0.106 |                                                                                                                                                                                                                                                                                                                                                    0.064 |                                                 -0.289 |
| Slack                     |               24.348 |                                                                                                                                                                                                                                                                                                                                                  -16.703 |                                                 18.719 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                          |                                                        |
| Bounding Box Size         | 2% x 0%              | 19% x 9%                                                                                                                                                                                                                                                                                                                                                 | 12% x 2%                                               |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                   | (1, 0)                                                 |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                      441 |                                                     43 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                             | Safely Timed                                           |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                       67 |                                                      9 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                       67 |                                                      9 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT5 LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                                    |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                                    |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                     | None                                                   |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                     | None                                                   |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                        6 |                                                      0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                       57 |                                                     16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                      0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                                                 |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                                                 |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_1219/C                            |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_15.roi_ret_1219/D                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[254]/D                                       |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                                                                                         Path #10                                                                                                                                                                         |                 WorstPath from Dst                |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
| Requirement               |               25.000 |                                                                                                                                                                                                                                                                                                                                                   25.000 |                                            25.000 |
| Path Delay                |                0.537 |                                                                                                                                                                                                                                                                                                                                                   41.927 |                                             5.585 |
| Logic Delay               | 0.096(18%)           | 8.261(20%)                                                                                                                                                                                                                                                                                                                                               | 1.159(21%)                                        |
| Net Delay                 | 0.441(82%)           | 33.666(80%)                                                                                                                                                                                                                                                                                                                                              | 4.426(79%)                                        |
| Clock Skew                |               -0.106 |                                                                                                                                                                                                                                                                                                                                                    0.254 |                                            -0.499 |
| Slack                     |               24.348 |                                                                                                                                                                                                                                                                                                                                                  -16.681 |                                            18.908 |
| Timing Exception          |                      |                                                                                                                                                                                                                                                                                                                                                          |                                                   |
| Bounding Box Size         | 2% x 0%              | 19% x 9%                                                                                                                                                                                                                                                                                                                                                 | 17% x 2%                                          |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                                                                                                                                                                                   | (1, 0)                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                                                                                                                                                      441 |                                                35 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                                                                                                                                             | Safely Timed                                      |
| Logic Levels              |                    0 |                                                                                                                                                                                                                                                                                                                                                       67 |                                                 8 |
| Routes                    |                    1 |                                                                                                                                                                                                                                                                                                                                                       67 |                                                 8 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT2 LUT5 LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                               |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                                                                                                                                                      | clk                                               |
| DSP Block                 | None                 | None                                                                                                                                                                                                                                                                                                                                                     | None                                              |
| BRAM                      | None                 | None                                                                                                                                                                                                                                                                                                                                                     | None                                              |
| IO Crossings              |                    0 |                                                                                                                                                                                                                                                                                                                                                        6 |                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                 0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                                                                                                                                                       57 |                                                16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                                                                                                                                        0 |                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                                                                                                                                                   | FDRE/C                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                                                                                                                                                   | FDRE/D                                            |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_1396/C                       |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_15.roi_ret_1396/D                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[250]/D                                  |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |  64 |  65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    |  1 |  1 |  4 |  5 |  3 | 10 |  4 | 22 | 23 | 15 | 28 | 31 | 47 | 52 | 32 | 63 | 58 | 76 | 103 | 110 | 81 | 73 | 70 | 55 | 18 | 12 |  2 |  1 |
+-----------------+-------------+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.73 |           3.61 |           37372 | 0(0.0%) | 353(1.6%) | 786(3.5%) | 2537(11.2%) | 6744(29.8%) | 12225(54.0%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D001-freq40retfan16_rev_1 | 0.98 |           4.47 |           24295 | 0(0.0%) | 348(1.5%) | 781(3.5%) | 2424(10.8%) | 6719(29.9%) | 12185(54.3%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       128% | (CLEM_X80Y549,CLEM_X87Y564)     | muon_sorter_1(91%),wrapper(8%)  |            0% |       5.02009 | 99%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                5 |       109% | (CLEL_R_X73Y507,CLEL_R_X88Y538) | muon_sorter_1(87%),wrapper(12%) |            0% |       4.56791 | 84%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                5 |       136% | (CLEL_R_X74Y496,CLEL_R_X89Y527) | muon_sorter_1(96%)              |            0% |       4.79252 | 89%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       131% | (CLEL_R_X77Y550,CLEL_R_X85Y565) | muon_sorter_1(90%),wrapper(9%)  |            0% |       5.12344 | 98%          | 0%         |   4% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           1.434% | (CLEM_X64Y484,NULL_X559Y567)  | muon_sorter_1(67%),wrapper(32%) |            0% |       3.15329 | 58%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.234% | (CLEM_X80Y536,NULL_X559Y587)  | muon_sorter_1(61%),wrapper(38%) |            0% |       3.11622 | 61%          | 0%         |  20% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Global |                6 |           1.063% | (CLEM_X64Y497,NULL_X559Y580)  | muon_sorter_1(67%),wrapper(32%) |            0% |       3.27393 | 61%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           1.036% | (CLEM_X64Y548,NULL_X559Y600)  | muon_sorter_1(80%),wrapper(19%) |            0% |       2.19784 | 42%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.851% | (CLEM_X70Y487,CLEM_X85Y566)   | muon_sorter_1(85%),wrapper(14%) |            0% |        4.4147 | 82%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                4 |           0.114% | (CLEL_R_X79Y543,CLEM_X90Y558) | muon_sorter_1(80%),wrapper(19%) |            0% |       4.74794 | 96%          | 0%         |  11% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Long   |                5 |           0.432% | (CLEM_X64Y513,CLEL_R_X79Y544) | muon_sorter_1(72%),wrapper(27%) |            0% |       2.84927 | 53%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.507% | (CLEM_X65Y548,CLEM_X96Y563)   | muon_sorter_1(80%),wrapper(19%) |            0% |       3.59184 | 69%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.636% | (CLEM_X64Y481,NULL_X559Y597)  | muon_sorter_1(69%),wrapper(30%) |            0% |       2.92558 | 54%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.825% | (CLEM_X67Y537,CLEL_R_X98Y568) | muon_sorter_1(64%),wrapper(35%) |            0% |       3.15124 | 60%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.480% | (CLEM_X64Y478,NULL_X559Y594)  | muon_sorter_1(69%),wrapper(30%) |            0% |       2.97269 | 55%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.486% | (CLEM_X64Y484,NULL_X559Y600)  | muon_sorter_1(70%),wrapper(29%) |            0% |       2.84957 | 53%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        87% | (CLEM_X80Y528,CLEM_X83Y531)     | muon_sorter_1(98%)              |            0% |       5.16071 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X84Y524,CLEM_X87Y527)     | muon_sorter_1(96%)              |            0% |       4.47768 | 86%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        87% | (CLEM_X84Y516,CLEM_X87Y519)     | muon_sorter_1(99%)              |            0% |       5.23214 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X76Y512,CLEL_R_X79Y515)   | muon_sorter_1(100%)             |            0% |       3.59896 | 71%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        86% | (CLEL_R_X72Y524,CLEL_R_X79Y531) | muon_sorter_1(97%)              |            0% |       5.27131 | 97%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                3 |        86% | (CLEL_R_X72Y516,CLEL_R_X79Y523) | muon_sorter_1(99%)              |            0% |       3.82102 | 70%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                0 |        88% | (CLEM_X87Y555,CLEM_X87Y555)     | muon_sorter_1(100%)             |            0% |          4.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        87% | (CLEM_X83Y554,CLEM_X83Y554)     | muon_sorter_1(88%),wrapper(11%) |            0% |         5.125 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        90% | (NULL_X522Y571,NULL_X522Y571)   |                                 |            NA |            NA | NA           | NA         |   NA |   NA | NA   | NA   | NA  |    NA |  NA |
| South     |                0 |        91% | (CLEM_X84Y548,CLEM_X84Y548)     | muon_sorter_1(80%),wrapper(20%) |            0% |         4.625 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        89% | (CLEM_X81Y547,CLEM_X81Y547)     | muon_sorter_1(100%)             |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        85% | (CLEM_X84Y560,CLEM_X87Y563)     | muon_sorter_1(100%)             |            0% |       5.09375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        87% | (CLEM_X84Y556,CLEM_X87Y559)     | muon_sorter_1(88%),wrapper(11%) |            0% |       4.60938 | 98%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        87% | (CLEM_X84Y504,CLEM_X87Y507)     | muon_sorter_1(96%)              |            0% |       4.86607 | 92%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        86% | (CLEM_X84Y500,CLEM_X87Y503)     | muon_sorter_1(95%)              |            0% |        3.3125 | 61%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEL_R_X80Y488 | 501             | 426          | 75%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X80Y487 | 501             | 427          | 75%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X80Y489 | 501             | 425          | 75%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y489   | 502             | 425          | 75%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y487   | 502             | 427          | 75%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y488   | 502             | 426          | 75%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X83Y520 | 512             | 393          | 74%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X83Y519 | 512             | 394          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X83Y521 | 512             | 392          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X80Y488   | 499             | 426          | 73%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEL_R_X81Y521 | 504             | 392          | 70%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X82Y521 | 507             | 392          | 70%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X82Y521   | 505             | 392          | 70%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y521   | 502             | 392          | 69%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X81Y520 | 504             | 393          | 69%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X82Y520 | 507             | 393          | 69%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X82Y520   | 505             | 393          | 69%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X81Y522 | 504             | 391          | 69%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X81Y523   | 502             | 390          | 69%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X81Y519 | 504             | 394          | 68%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


