# TransistorU 
A reduced RISC-V Tomasulo CPU supporting partial of rv32i ISA.

<img src="https://media.52poke.com/wiki/9/96/Spr_8s_894.png">

## Technical Specs
- Tomasulo algorithm with Re-order Buffer.
- 1 Kib I-cache supported.
- 2-bit saturating counter branch prediction supported.