INFO: [VRFC 10-163] Analyzing VHDL file "/home/btech/cs1230106/assignment_1/assignment_1.srcs/sources_1/new/tb_BASIC_gates.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_BASIC_gates'
