[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 92
LIB: work
FILE: ${SURELOG_DIR}/tests/ConstPort/dut.sv
n<> u<91> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<91> s<90> l<1:1>
  n<> u<90> t<Source_text> p<91> c<26> l<1:1> el<20:10>
    n<> u<26> t<Description> p<90> c<25> s<45> l<1:1> el<6:11>
      n<> u<25> t<Package_declaration> p<26> c<2> l<1:1> el<6:11>
        n<> u<2> t<PACKAGE> p<25> s<3> l<1:1> el<1:8>
        n<aes_pkg> u<3> t<STRING_CONST> p<25> s<23> l<1:9> el<1:16>
        n<> u<23> t<Package_item> p<25> c<22> s<24> l<2:1> el<5:13>
          n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<2:1> el<5:13>
            n<> u<21> t<Data_declaration> p<22> c<20> l<2:1> el<5:13>
              n<> u<20> t<Type_declaration> p<21> c<18> l<2:1> el<5:13>
                n<> u<18> t<Data_type> p<20> c<5> s<19> l<2:9> el<5:2>
                  n<> u<5> t<Enum_base_type> p<18> c<4> s<11> l<2:14> el<2:19>
                    n<> u<4> t<IntVec_TypeLogic> p<5> l<2:14> el<2:19>
                  n<> u<11> t<Enum_name_declaration> p<18> c<6> s<17> l<3:3> el<3:18>
                    n<CIPH_FWD> u<6> t<STRING_CONST> p<11> s<10> l<3:3> el<3:11>
                    n<> u<10> t<Constant_expression> p<11> c<9> l<3:14> el<3:18>
                      n<> u<9> t<Constant_primary> p<10> c<8> l<3:14> el<3:18>
                        n<> u<8> t<Primary_literal> p<9> c<7> l<3:14> el<3:18>
                          n<> u<7> t<Number_1Tickb0> p<8> l<3:14> el<3:18>
                  n<> u<17> t<Enum_name_declaration> p<18> c<12> l<4:3> el<4:18>
                    n<CIPH_INV> u<12> t<STRING_CONST> p<17> s<16> l<4:3> el<4:11>
                    n<> u<16> t<Constant_expression> p<17> c<15> l<4:14> el<4:18>
                      n<> u<15> t<Constant_primary> p<16> c<14> l<4:14> el<4:18>
                        n<> u<14> t<Primary_literal> p<15> c<13> l<4:14> el<4:18>
                          n<> u<13> t<Number_1Tickb1> p<14> l<4:14> el<4:18>
                n<ciph_op_e> u<19> t<STRING_CONST> p<20> l<5:3> el<5:12>
        n<> u<24> t<ENDPACKAGE> p<25> l<6:1> el<6:11>
    n<> u<45> t<Description> p<90> c<44> s<89> l<8:1> el<11:10>
      n<> u<44> t<Module_declaration> p<45> c<42> l<8:1> el<11:10>
        n<> u<42> t<Module_ansi_header> p<44> c<27> s<43> l<8:1> el<10:3>
          n<module> u<27> t<Module_keyword> p<42> s<28> l<8:1> el<8:7>
          n<mix_columns> u<28> t<STRING_CONST> p<42> s<29> l<8:8> el<8:19>
          n<> u<29> t<Package_import_declaration_list> p<42> s<41> l<8:20> el<8:20>
          n<> u<41> t<Port_declaration_list> p<42> c<40> l<8:20> el<10:2>
            n<> u<40> t<Ansi_port_declaration> p<41> c<38> l<9:3> el<9:36>
              n<> u<38> t<Net_port_header> p<40> c<30> s<39> l<9:3> el<9:28>
                n<> u<30> t<PortDir_Inp> p<38> s<37> l<9:3> el<9:8>
                n<> u<37> t<Net_port_type> p<38> c<36> l<9:10> el<9:28>
                  n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<9:10> el<9:28>
                    n<aes_pkg::ciph_op_e> u<35> t<Data_type> p<36> c<33> l<9:10> el<9:28>
                      n<> u<33> t<Class_scope> p<35> c<32> s<34> l<9:10> el<9:19>
                        n<> u<32> t<Class_type> p<33> c<31> l<9:10> el<9:17>
                          n<aes_pkg> u<31> t<STRING_CONST> p<32> l<9:10> el<9:17>
                      n<ciph_op_e> u<34> t<STRING_CONST> p<35> l<9:19> el<9:28>
              n<op_i> u<39> t<STRING_CONST> p<40> l<9:32> el<9:36>
        n<> u<43> t<ENDMODULE> p<44> l<11:1> el<11:10>
    n<> u<89> t<Description> p<90> c<88> l<13:1> el<20:10>
      n<> u<88> t<Module_declaration> p<89> c<61> l<13:1> el<20:10>
        n<> u<61> t<Module_ansi_header> p<88> c<46> s<70> l<13:1> el<15:3>
          n<module> u<46> t<Module_keyword> p<61> s<47> l<13:1> el<13:7>
          n<cipher_core> u<47> t<STRING_CONST> p<61> s<48> l<13:8> el<13:19>
          n<> u<48> t<Package_import_declaration_list> p<61> s<60> l<13:19> el<13:19>
          n<> u<60> t<Port_declaration_list> p<61> c<59> l<13:19> el<15:2>
            n<> u<59> t<Ansi_port_declaration> p<60> c<57> l<14:3> el<14:36>
              n<> u<57> t<Net_port_header> p<59> c<49> s<58> l<14:3> el<14:28>
                n<> u<49> t<PortDir_Inp> p<57> s<56> l<14:3> el<14:8>
                n<> u<56> t<Net_port_type> p<57> c<55> l<14:10> el<14:28>
                  n<> u<55> t<Data_type_or_implicit> p<56> c<54> l<14:10> el<14:28>
                    n<aes_pkg::ciph_op_e> u<54> t<Data_type> p<55> c<52> l<14:10> el<14:28>
                      n<> u<52> t<Class_scope> p<54> c<51> s<53> l<14:10> el<14:19>
                        n<> u<51> t<Class_type> p<52> c<50> l<14:10> el<14:17>
                          n<aes_pkg> u<50> t<STRING_CONST> p<51> l<14:10> el<14:17>
                      n<ciph_op_e> u<53> t<STRING_CONST> p<54> l<14:19> el<14:28>
              n<op_i> u<58> t<STRING_CONST> p<59> l<14:32> el<14:36>
        n<> u<70> t<Non_port_module_item> p<88> c<69> s<86> l<16:3> el<16:21>
          n<> u<69> t<Module_or_generate_item> p<70> c<68> l<16:3> el<16:21>
            n<> u<68> t<Module_common_item> p<69> c<67> l<16:3> el<16:21>
              n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<16:3> el<16:21>
                n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<16:3> el<16:21>
                  n<> u<65> t<Data_declaration> p<66> c<64> l<16:3> el<16:21>
                    n<> u<64> t<Package_import_declaration> p<65> c<63> l<16:3> el<16:21>
                      n<> u<63> t<Package_import_item> p<64> c<62> l<16:10> el<16:20>
                        n<aes_pkg> u<62> t<STRING_CONST> p<63> l<16:10> el<16:17>
        n<> u<86> t<Non_port_module_item> p<88> c<85> s<87> l<17:3> el<19:5>
          n<> u<85> t<Module_or_generate_item> p<86> c<84> l<17:3> el<19:5>
            n<> u<84> t<Module_instantiation> p<85> c<71> l<17:3> el<19:5>
              n<mix_columns> u<71> t<STRING_CONST> p<84> s<83> l<17:3> el<17:14>
              n<> u<83> t<Hierarchical_instance> p<84> c<73> l<17:15> el<19:4>
                n<> u<73> t<Name_of_instance> p<83> c<72> s<82> l<17:15> el<17:30>
                  n<key_mix_columns> u<72> t<STRING_CONST> p<73> l<17:15> el<17:30>
                n<> u<82> t<Port_connection_list> p<83> c<81> l<18:5> el<18:36>
                  n<> u<81> t<Named_port_connection> p<82> c<74> l<18:5> el<18:36>
                    n<op_i> u<74> t<STRING_CONST> p<81> s<79> l<18:6> el<18:10>
                    n<> u<79> t<OPEN_PARENS> p<81> s<78> l<18:13> el<18:14>
                    n<> u<78> t<Expression> p<81> c<77> s<80> l<18:15> el<18:23>
                      n<> u<77> t<Primary> p<78> c<76> l<18:15> el<18:23>
                        n<> u<76> t<Primary_literal> p<77> c<75> l<18:15> el<18:23>
                          n<CIPH_INV> u<75> t<STRING_CONST> p<76> l<18:15> el<18:23>
                    n<> u<80> t<CLOSE_PARENS> p<81> l<18:35> el<18:36>
        n<> u<87> t<ENDMODULE> p<88> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:1:1: No timescale set for "aes_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:8:1: No timescale set for "mix_columns".
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstPort/dut.sv:13:1: No timescale set for "cipher_core".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ConstPort/dut.sv:13:1: Compile module "work@cipher_core".
[INF:CP0303] ${SURELOG_DIR}/tests/ConstPort/dut.sv:8:1: Compile module "work@mix_columns".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               5
Design                                                 1
EnumConst                                              2
EnumNet                                                2
EnumTypespec                                           1
Identifier                                             5
ImportTypespec                                         1
LogicTypespec                                          1
Module                                                 3
ModuleTypespec                                         1
Package                                                1
Port                                                   3
RefModule                                              1
RefObj                                                 1
RefTypespec                                            6
SourceFile                                             1
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ConstPort/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (aes_pkg)
    |vpiName:aes_pkg
  |vpiTypedef:
  \_EnumTypespec: , line:2:9, endln:5:12
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
    |vpiBaseTypespec:
    \_RefTypespec: (aes_pkg), line:2:14, endln:2:19
      |vpiParent:
      \_EnumTypespec: , line:2:9, endln:5:12
      |vpiFullName:aes_pkg
      |vpiActual:
      \_LogicTypespec: 
    |vpiEnumConst:
    \_EnumConst: (CIPH_FWD), line:3:3, endln:3:18
      |vpiParent:
      \_EnumTypespec: , line:2:9, endln:5:12
      |vpiName:CIPH_FWD
      |BIN:0
      |vpiDecompile:1'b0
      |vpiSize:1
    |vpiEnumConst:
    \_EnumConst: (CIPH_INV), line:4:3, endln:4:18
      |vpiParent:
      \_EnumTypespec: , line:2:9, endln:5:12
      |vpiName:CIPH_INV
      |BIN:1
      |vpiDecompile:1'b1
      |vpiSize:1
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
  |vpiTypedef:
  \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:1:1, endln:6:11
    |vpiName:
    \_Identifier: (aes_pkg::ciph_op_e)
      |vpiName:aes_pkg::ciph_op_e
    |vpiTypedefAlias:
    \_RefTypespec: (aes_pkg::ciph_op_e), line:2:9, endln:5:2
      |vpiParent:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
      |vpiFullName:aes_pkg::ciph_op_e
      |vpiActual:
      \_EnumTypespec: , line:2:9, endln:5:12
  |vpiImportTypespec:
  \_EnumTypespec: , line:2:9, endln:5:12
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
  |vpiDefName:aes_pkg
|vpiAllModules:
\_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@cipher_core)
    |vpiName:work@cipher_core
  |vpiTypedef:
  \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:
    \_Identifier: (aes_pkg)
      |vpiName:aes_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:16:10, endln:16:20
      |vpiParent:
      \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_ModuleTypespec: (mix_columns)
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:mix_columns
  |vpiImportTypespec:
  \_ImportTypespec: (aes_pkg), line:16:10, endln:16:20
  |vpiImportTypespec:
  \_ModuleTypespec: (mix_columns)
  |vpiImportTypespec:
  \_EnumNet: (work@cipher_core.op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@cipher_core.op_i.aes_pkg::ciph_op_e), line:14:10, endln:14:28
      |vpiParent:
      \_EnumNet: (work@cipher_core.op_i), line:14:32, endln:14:36
      |vpiName:aes_pkg::ciph_op_e
      |vpiFullName:work@cipher_core.op_i.aes_pkg::ciph_op_e
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
    |vpiName:op_i
    |vpiFullName:work@cipher_core.op_i
  |vpiImportTypespec:
  \_LogicNet: (work@cipher_core.CIPH_INV), line:18:15, endln:18:23
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:CIPH_INV
    |vpiFullName:work@cipher_core.CIPH_INV
    |vpiNetType:1
  |vpiDefName:work@cipher_core
  |vpiNet:
  \_EnumNet: (work@cipher_core.op_i), line:14:32, endln:14:36
  |vpiNet:
  \_LogicNet: (work@cipher_core.CIPH_INV), line:18:15, endln:18:23
  |vpiPort:
  \_Port: (op_i), line:14:32, endln:14:36
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:op_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@cipher_core.op_i.aes_pkg::ciph_op_e), line:14:10, endln:14:28
      |vpiParent:
      \_Port: (op_i), line:14:32, endln:14:36
      |vpiName:aes_pkg::ciph_op_e
      |vpiFullName:work@cipher_core.op_i.aes_pkg::ciph_op_e
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
  |vpiRefModule:
  \_RefModule: work@mix_columns (key_mix_columns), line:17:3, endln:17:14
    |vpiParent:
    \_Module: work@cipher_core (work@cipher_core), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:13:1, endln:20:10
    |vpiName:key_mix_columns
    |vpiDefName:work@mix_columns
    |vpiActual:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiPort:
    \_Port: (op_i), line:18:6, endln:18:10
      |vpiParent:
      \_RefModule: work@mix_columns (key_mix_columns), line:17:3, endln:17:14
      |vpiName:op_i
      |vpiHighConn:
      \_RefObj: (work@cipher_core.key_mix_columns.op_i.CIPH_INV), line:18:15, endln:18:23
        |vpiParent:
        \_Port: (op_i), line:18:6, endln:18:10
        |vpiName:CIPH_INV
        |vpiFullName:work@cipher_core.key_mix_columns.op_i.CIPH_INV
        |vpiActual:
        \_LogicNet: (work@cipher_core.CIPH_INV), line:18:15, endln:18:23
|vpiAllModules:
\_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@mix_columns)
    |vpiName:work@mix_columns
  |vpiImportTypespec:
  \_EnumNet: (work@mix_columns.op_i), line:9:32, endln:9:36
    |vpiParent:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@mix_columns.op_i.aes_pkg::ciph_op_e), line:9:10, endln:9:28
      |vpiParent:
      \_EnumNet: (work@mix_columns.op_i), line:9:32, endln:9:36
      |vpiName:aes_pkg::ciph_op_e
      |vpiFullName:work@mix_columns.op_i.aes_pkg::ciph_op_e
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
    |vpiName:op_i
    |vpiFullName:work@mix_columns.op_i
  |vpiDefName:work@mix_columns
  |vpiNet:
  \_EnumNet: (work@mix_columns.op_i), line:9:32, endln:9:36
  |vpiPort:
  \_Port: (op_i), line:9:32, endln:9:36
    |vpiParent:
    \_Module: work@mix_columns (work@mix_columns), file:${SURELOG_DIR}/tests/ConstPort/dut.sv, line:8:1, endln:11:10
    |vpiName:op_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@mix_columns.op_i.aes_pkg::ciph_op_e), line:9:10, endln:9:28
      |vpiParent:
      \_Port: (op_i), line:9:32, endln:9:36
      |vpiName:aes_pkg::ciph_op_e
      |vpiFullName:work@mix_columns.op_i.aes_pkg::ciph_op_e
      |vpiActual:
      \_TypedefTypespec: (aes_pkg::ciph_op_e), line:5:3, endln:5:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
