vendor_name = ModelSim
source_file = 1, J:/AM_ASK/ip/mult/mult.qip
source_file = 1, J:/AM_ASK/ip/mult/mult.v
source_file = 1, J:/AM_ASK/AM_MODE.v
source_file = 1, J:/AM_ASK/simulation/modelsim/AM_MODE.vt
source_file = 1, J:/AM_ASK/ip/add/add.qip
source_file = 1, J:/AM_ASK/ip/add/add.v
source_file = 1, J:/AM_ASK/ip/pll200/pll200.qip
source_file = 1, J:/AM_ASK/ip/pll200/pll200.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/simulation/fsk.sip
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/fsk.qip
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/fsk.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/sid_2c_1p.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_fxx.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_gar.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_apr_dxx.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_dxx_g.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_as_m_cen.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_altqmcpipe.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_mob_rw.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_nco_isdr.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/segment_arr_tdl.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/segment_sel.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_dxx.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_xnqg.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0_sin.hex
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0_cos.hex
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/fsk_nco_ii_0.v
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_altq.ocp
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_altqmcash.ocp
source_file = 1, J:/AM_ASK/ip/fsk/fsk/synthesis/submodules/asj_altqmcpipe.ocp
source_file = 1, J:/AM_ASK/source/fsk/FskMod.v
source_file = 1, J:/AM_ASK/source/mod_signal_trans.v
source_file = 1, J:/AM_ASK/source/adc10065.v
source_file = 1, J:/AM_ASK/rom_sim/adda_out.v
source_file = 1, J:/AM_ASK/rom_sim/addr_ctrl.v
source_file = 1, J:/AM_ASK/rom_sim/sin.qip
source_file = 1, J:/AM_ASK/rom_sim/sin.v
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/addcore.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/look_add.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/cbx.lst
source_file = 1, J:/AM_ASK/db/add_sub_shh.tdf
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/multcore.inc
source_file = 1, J:/AM_ASK/db/mult_o5n.tdf
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, J:/AM_ASK/db/altsyncram_qr91.tdf
source_file = 1, J:/AM_ASK/rom_sim/sin.mif
source_file = 1, J:/AM_ASK/db/add_sub_88h.tdf
source_file = 1, J:/AM_ASK/db/add_sub_v4i.tdf
source_file = 1, J:/AM_ASK/db/altsyncram_lo91.tdf
source_file = 1, fsk_nco_ii_0_sin.hex
source_file = 1, J:/AM_ASK/db/altsyncram_go91.tdf
source_file = 1, fsk_nco_ii_0_cos.hex
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, J:/AM_ASK/db/cntr_asi.tdf
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/intelfpga/intelfpga/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, J:/AM_ASK/db/pll200_altpll.v
design_name = AM_MODE
instance = comp, \dac_clk~output , dac_clk~output, AM_MODE, 1
instance = comp, \adc_clk~output , adc_clk~output, AM_MODE, 1
instance = comp, \am[0]~output , am[0]~output, AM_MODE, 1
instance = comp, \am[1]~output , am[1]~output, AM_MODE, 1
instance = comp, \am[2]~output , am[2]~output, AM_MODE, 1
instance = comp, \am[3]~output , am[3]~output, AM_MODE, 1
instance = comp, \am[4]~output , am[4]~output, AM_MODE, 1
instance = comp, \am[5]~output , am[5]~output, AM_MODE, 1
instance = comp, \am[6]~output , am[6]~output, AM_MODE, 1
instance = comp, \am[7]~output , am[7]~output, AM_MODE, 1
instance = comp, \am[8]~output , am[8]~output, AM_MODE, 1
instance = comp, \am[9]~output , am[9]~output, AM_MODE, 1
instance = comp, \am[10]~output , am[10]~output, AM_MODE, 1
instance = comp, \am[11]~output , am[11]~output, AM_MODE, 1
instance = comp, \am[12]~output , am[12]~output, AM_MODE, 1
instance = comp, \am[13]~output , am[13]~output, AM_MODE, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, AM_MODE, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, AM_MODE, 1
instance = comp, \clk~input , clk~input, AM_MODE, 1
instance = comp, \FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1 , FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1, AM_MODE, 1
instance = comp, \FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , FskMod_inst|pll200_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, AM_MODE, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[0]~93 , adda_out_inst|addr_ctrl_inst|cnt[0]~93, AM_MODE, 1
instance = comp, \rst_n~input , rst_n~input, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[0] , adda_out_inst|addr_ctrl_inst|cnt[0], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[1]~31 , adda_out_inst|addr_ctrl_inst|cnt[1]~31, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[1] , adda_out_inst|addr_ctrl_inst|cnt[1], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[2]~33 , adda_out_inst|addr_ctrl_inst|cnt[2]~33, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[2] , adda_out_inst|addr_ctrl_inst|cnt[2], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[3]~35 , adda_out_inst|addr_ctrl_inst|cnt[3]~35, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[3] , adda_out_inst|addr_ctrl_inst|cnt[3], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[4]~37 , adda_out_inst|addr_ctrl_inst|cnt[4]~37, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[4] , adda_out_inst|addr_ctrl_inst|cnt[4], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[5]~39 , adda_out_inst|addr_ctrl_inst|cnt[5]~39, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[5] , adda_out_inst|addr_ctrl_inst|cnt[5], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[6]~41 , adda_out_inst|addr_ctrl_inst|cnt[6]~41, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[6] , adda_out_inst|addr_ctrl_inst|cnt[6], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[7]~43 , adda_out_inst|addr_ctrl_inst|cnt[7]~43, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[7] , adda_out_inst|addr_ctrl_inst|cnt[7], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[8]~45 , adda_out_inst|addr_ctrl_inst|cnt[8]~45, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[8] , adda_out_inst|addr_ctrl_inst|cnt[8], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[9]~47 , adda_out_inst|addr_ctrl_inst|cnt[9]~47, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[9] , adda_out_inst|addr_ctrl_inst|cnt[9], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[10]~49 , adda_out_inst|addr_ctrl_inst|cnt[10]~49, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[10] , adda_out_inst|addr_ctrl_inst|cnt[10], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[11]~51 , adda_out_inst|addr_ctrl_inst|cnt[11]~51, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[11] , adda_out_inst|addr_ctrl_inst|cnt[11], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[12]~53 , adda_out_inst|addr_ctrl_inst|cnt[12]~53, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[12] , adda_out_inst|addr_ctrl_inst|cnt[12], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[13]~55 , adda_out_inst|addr_ctrl_inst|cnt[13]~55, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[13] , adda_out_inst|addr_ctrl_inst|cnt[13], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[14]~57 , adda_out_inst|addr_ctrl_inst|cnt[14]~57, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[14] , adda_out_inst|addr_ctrl_inst|cnt[14], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[15]~59 , adda_out_inst|addr_ctrl_inst|cnt[15]~59, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[15] , adda_out_inst|addr_ctrl_inst|cnt[15], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[16]~61 , adda_out_inst|addr_ctrl_inst|cnt[16]~61, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[16] , adda_out_inst|addr_ctrl_inst|cnt[16], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[17]~63 , adda_out_inst|addr_ctrl_inst|cnt[17]~63, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[17] , adda_out_inst|addr_ctrl_inst|cnt[17], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[18]~65 , adda_out_inst|addr_ctrl_inst|cnt[18]~65, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[18] , adda_out_inst|addr_ctrl_inst|cnt[18], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[19]~67 , adda_out_inst|addr_ctrl_inst|cnt[19]~67, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[19] , adda_out_inst|addr_ctrl_inst|cnt[19], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[20]~69 , adda_out_inst|addr_ctrl_inst|cnt[20]~69, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[20] , adda_out_inst|addr_ctrl_inst|cnt[20], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[21]~71 , adda_out_inst|addr_ctrl_inst|cnt[21]~71, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[21] , adda_out_inst|addr_ctrl_inst|cnt[21], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[22]~73 , adda_out_inst|addr_ctrl_inst|cnt[22]~73, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[22] , adda_out_inst|addr_ctrl_inst|cnt[22], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[23]~75 , adda_out_inst|addr_ctrl_inst|cnt[23]~75, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[23] , adda_out_inst|addr_ctrl_inst|cnt[23], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[24]~77 , adda_out_inst|addr_ctrl_inst|cnt[24]~77, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[24] , adda_out_inst|addr_ctrl_inst|cnt[24], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[25]~79 , adda_out_inst|addr_ctrl_inst|cnt[25]~79, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[25] , adda_out_inst|addr_ctrl_inst|cnt[25], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[26]~81 , adda_out_inst|addr_ctrl_inst|cnt[26]~81, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[26] , adda_out_inst|addr_ctrl_inst|cnt[26], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[27]~83 , adda_out_inst|addr_ctrl_inst|cnt[27]~83, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[27] , adda_out_inst|addr_ctrl_inst|cnt[27], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[28]~85 , adda_out_inst|addr_ctrl_inst|cnt[28]~85, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[28] , adda_out_inst|addr_ctrl_inst|cnt[28], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[29]~87 , adda_out_inst|addr_ctrl_inst|cnt[29]~87, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[29] , adda_out_inst|addr_ctrl_inst|cnt[29], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[30]~89 , adda_out_inst|addr_ctrl_inst|cnt[30]~89, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[30] , adda_out_inst|addr_ctrl_inst|cnt[30], AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[31]~91 , adda_out_inst|addr_ctrl_inst|cnt[31]~91, AM_MODE, 1
instance = comp, \adda_out_inst|addr_ctrl_inst|cnt[31] , adda_out_inst|addr_ctrl_inst|cnt[31], AM_MODE, 1
instance = comp, \adda_out_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a1 , adda_out_inst|sin_inst|altsyncram_component|auto_generated|ram_block1a1, AM_MODE, 1
instance = comp, \adda_out_inst|save_data[4] , adda_out_inst|save_data[4], AM_MODE, 1
instance = comp, \adda_out_inst|save_data[3] , adda_out_inst|save_data[3], AM_MODE, 1
instance = comp, \adda_out_inst|save_data[2] , adda_out_inst|save_data[2], AM_MODE, 1
instance = comp, \adda_out_inst|save_data[1] , adda_out_inst|save_data[1], AM_MODE, 1
instance = comp, \Add2~0 , Add2~0, AM_MODE, 1
instance = comp, \Add2~2 , Add2~2, AM_MODE, 1
instance = comp, \Add2~4 , Add2~4, AM_MODE, 1
instance = comp, \Add2~6 , Add2~6, AM_MODE, 1
instance = comp, \add_inst|LPM_ADD_SUB_component|auto_generated|result[2]~0 , add_inst|LPM_ADD_SUB_component|auto_generated|result[2]~0, AM_MODE, 1
instance = comp, \add_inst|LPM_ADD_SUB_component|auto_generated|result[3]~2 , add_inst|LPM_ADD_SUB_component|auto_generated|result[3]~2, AM_MODE, 1
instance = comp, \adda_out_inst|save_data[5] , adda_out_inst|save_data[5], AM_MODE, 1
instance = comp, \Add2~8 , Add2~8, AM_MODE, 1
instance = comp, \add_inst|LPM_ADD_SUB_component|auto_generated|result[4]~4 , add_inst|LPM_ADD_SUB_component|auto_generated|result[4]~4, AM_MODE, 1
instance = comp, \adda_out_inst|save_data[6] , adda_out_inst|save_data[6], AM_MODE, 1
instance = comp, \Add2~10 , Add2~10, AM_MODE, 1
instance = comp, \add_inst|LPM_ADD_SUB_component|auto_generated|result[5]~6 , add_inst|LPM_ADD_SUB_component|auto_generated|result[5]~6, AM_MODE, 1
instance = comp, \adda_out_inst|save_data[7] , adda_out_inst|save_data[7], AM_MODE, 1
instance = comp, \Add2~12 , Add2~12, AM_MODE, 1
instance = comp, \add_inst|LPM_ADD_SUB_component|auto_generated|result[6]~8 , add_inst|LPM_ADD_SUB_component|auto_generated|result[6]~8, AM_MODE, 1
instance = comp, \Add2~14 , Add2~14, AM_MODE, 1
instance = comp, \add_inst|LPM_ADD_SUB_component|auto_generated|result[7]~10 , add_inst|LPM_ADD_SUB_component|auto_generated|result[7]~10, AM_MODE, 1
instance = comp, \add_inst|LPM_ADD_SUB_component|auto_generated|result[8]~12 , add_inst|LPM_ADD_SUB_component|auto_generated|result[8]~12, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~16 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~16, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0]~feeder , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0]~feeder, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~15 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~15, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[1] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~14 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~14, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[2] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~13 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~13, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[3] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[3], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~12 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~12, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[4] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[4], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~11 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~11, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[5] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[5], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~10 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~10, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[6] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[6], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~9 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[7] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[7], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~8 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~8, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[8] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~7 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[9] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~6 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~6, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[10] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~5 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~5, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[11] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~4 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[12] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~3 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[13] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[13], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~2 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[14] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[14], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~1 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[15] , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg[15], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|Add0~0 , FskMod_inst|u0|nco_ii_0|ux001|Add0~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[3] , FskMod_inst|u0|nco_ii_0|ux001|dxxrv[3], AM_MODE, 1
instance = comp, \Add0~1 , Add0~1, AM_MODE, 1
instance = comp, \Add0~2 , Add0~2, AM_MODE, 1
instance = comp, \timer[2] , timer[2], AM_MODE, 1
instance = comp, \Add0~4 , Add0~4, AM_MODE, 1
instance = comp, \timer[3] , timer[3], AM_MODE, 1
instance = comp, \Equal0~8 , Equal0~8, AM_MODE, 1
instance = comp, \Add0~6 , Add0~6, AM_MODE, 1
instance = comp, \timer~6 , timer~6, AM_MODE, 1
instance = comp, \timer[4] , timer[4], AM_MODE, 1
instance = comp, \Add0~8 , Add0~8, AM_MODE, 1
instance = comp, \timer[5] , timer[5], AM_MODE, 1
instance = comp, \Equal0~7 , Equal0~7, AM_MODE, 1
instance = comp, \Add0~10 , Add0~10, AM_MODE, 1
instance = comp, \timer[6] , timer[6], AM_MODE, 1
instance = comp, \Add0~12 , Add0~12, AM_MODE, 1
instance = comp, \timer~5 , timer~5, AM_MODE, 1
instance = comp, \timer[7] , timer[7], AM_MODE, 1
instance = comp, \Equal0~9 , Equal0~9, AM_MODE, 1
instance = comp, \Add0~14 , Add0~14, AM_MODE, 1
instance = comp, \timer[8] , timer[8], AM_MODE, 1
instance = comp, \Add0~16 , Add0~16, AM_MODE, 1
instance = comp, \timer[9] , timer[9], AM_MODE, 1
instance = comp, \Add0~18 , Add0~18, AM_MODE, 1
instance = comp, \timer[10] , timer[10], AM_MODE, 1
instance = comp, \Add0~20 , Add0~20, AM_MODE, 1
instance = comp, \timer[11] , timer[11], AM_MODE, 1
instance = comp, \Add0~22 , Add0~22, AM_MODE, 1
instance = comp, \timer~4 , timer~4, AM_MODE, 1
instance = comp, \timer[12] , timer[12], AM_MODE, 1
instance = comp, \Add0~24 , Add0~24, AM_MODE, 1
instance = comp, \timer[13] , timer[13], AM_MODE, 1
instance = comp, \Add0~26 , Add0~26, AM_MODE, 1
instance = comp, \timer~3 , timer~3, AM_MODE, 1
instance = comp, \timer[14] , timer[14], AM_MODE, 1
instance = comp, \Add0~28 , Add0~28, AM_MODE, 1
instance = comp, \timer~2 , timer~2, AM_MODE, 1
instance = comp, \timer[15] , timer[15], AM_MODE, 1
instance = comp, \Equal0~5 , Equal0~5, AM_MODE, 1
instance = comp, \Equal0~6 , Equal0~6, AM_MODE, 1
instance = comp, \Add0~30 , Add0~30, AM_MODE, 1
instance = comp, \timer~1 , timer~1, AM_MODE, 1
instance = comp, \timer[16] , timer[16], AM_MODE, 1
instance = comp, \Add0~32 , Add0~32, AM_MODE, 1
instance = comp, \timer~0 , timer~0, AM_MODE, 1
instance = comp, \timer[17] , timer[17], AM_MODE, 1
instance = comp, \Add0~34 , Add0~34, AM_MODE, 1
instance = comp, \timer[18] , timer[18], AM_MODE, 1
instance = comp, \Add0~36 , Add0~36, AM_MODE, 1
instance = comp, \timer[19] , timer[19], AM_MODE, 1
instance = comp, \Add0~38 , Add0~38, AM_MODE, 1
instance = comp, \timer[20] , timer[20], AM_MODE, 1
instance = comp, \Add0~40 , Add0~40, AM_MODE, 1
instance = comp, \timer[21] , timer[21], AM_MODE, 1
instance = comp, \Add0~42 , Add0~42, AM_MODE, 1
instance = comp, \timer[22] , timer[22], AM_MODE, 1
instance = comp, \Add0~44 , Add0~44, AM_MODE, 1
instance = comp, \timer[23] , timer[23], AM_MODE, 1
instance = comp, \Add0~46 , Add0~46, AM_MODE, 1
instance = comp, \timer[24] , timer[24], AM_MODE, 1
instance = comp, \Add0~48 , Add0~48, AM_MODE, 1
instance = comp, \timer[25] , timer[25], AM_MODE, 1
instance = comp, \Add0~50 , Add0~50, AM_MODE, 1
instance = comp, \timer[26] , timer[26], AM_MODE, 1
instance = comp, \Add0~52 , Add0~52, AM_MODE, 1
instance = comp, \timer[27] , timer[27], AM_MODE, 1
instance = comp, \Add0~54 , Add0~54, AM_MODE, 1
instance = comp, \timer[28] , timer[28], AM_MODE, 1
instance = comp, \Add0~56 , Add0~56, AM_MODE, 1
instance = comp, \timer[29] , timer[29], AM_MODE, 1
instance = comp, \Add0~58 , Add0~58, AM_MODE, 1
instance = comp, \timer[30] , timer[30], AM_MODE, 1
instance = comp, \Add0~60 , Add0~60, AM_MODE, 1
instance = comp, \timer[31] , timer[31], AM_MODE, 1
instance = comp, \Equal0~0 , Equal0~0, AM_MODE, 1
instance = comp, \Equal0~2 , Equal0~2, AM_MODE, 1
instance = comp, \Equal0~1 , Equal0~1, AM_MODE, 1
instance = comp, \Equal0~3 , Equal0~3, AM_MODE, 1
instance = comp, \Equal0~4 , Equal0~4, AM_MODE, 1
instance = comp, \Equal0~10 , Equal0~10, AM_MODE, 1
instance = comp, \binary_data~0 , binary_data~0, AM_MODE, 1
instance = comp, \binary_data~feeder , binary_data~feeder, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28]~feeder , FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28]~feeder, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28] , FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[28], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~0 , FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[11] , FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29]~0 , FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29]~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29] , FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[29], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~1 , FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[10] , FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3]~feeder , FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3]~feeder, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3] , FskMod_inst|u0|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[3], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~2 , FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[3] , FskMod_inst|u0|nco_ii_0|ux000|phi_int_arr_reg[3], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~29 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3]~29, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[3], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~31 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~31, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~33 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~33, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~35 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~35, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~37 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~37, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~39 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~39, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~41 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~41, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~43 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~43, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~45 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~45, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~47 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~47, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~49 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~49, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~51 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~51, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~53 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~53, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~55 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~55, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~57 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~57, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|Add0~1 , FskMod_inst|u0|nco_ii_0|ux001|Add0~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[2] , FskMod_inst|u0|nco_ii_0|ux001|dxxrv[2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|Add0~2 , FskMod_inst|u0|nco_ii_0|ux001|Add0~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[1] , FskMod_inst|u0|nco_ii_0|ux001|dxxrv[1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~0 , FskMod_inst|u0|nco_ii_0|ux001|lsfr_reg~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux001|dxxrv[0] , FskMod_inst|u0|nco_ii_0|ux001|dxxrv[0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~16 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~16, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~18 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~18, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~20 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~20, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~22 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~22, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~24 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~24, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~25 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5]~25, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[5], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~0 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[5] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[5], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~59 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~59, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~61 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~61, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~63 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~63, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~65 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~65, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~67 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~67, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~69 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~69, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~71 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~71, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~73 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~73, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~75 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~75, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~77 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~77, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~79 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~79, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~81 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~81, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~27 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6]~27, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~29 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7]~29, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~31 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8]~31, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~33 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9]~33, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~35 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10]~35, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~37 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11]~37, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~39 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12]~39, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~41 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13]~41, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~43 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14]~43, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~45 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15]~45, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~47 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16]~47, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~49 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17]~49, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[17], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~1 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[17] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[17], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~0 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[0] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[6], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~2 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[6] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[6], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~1 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[1] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[7], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~3 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[7] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[7], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~2 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[2] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~4 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[8] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~3 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[3] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[3], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~5 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~5, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[9] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~4 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[4] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[4], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~6 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~6, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[10] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~5 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~5, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[5] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[5], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~7 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[11] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~6 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~6, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[6] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[6], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~8 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~8, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[12] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~7 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[7] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[7], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[13], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~9 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[13] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[13], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~8 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~8, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[8] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[14], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~10 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~10, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[14] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[14], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~9 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[9] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[15], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~11 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~11, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[15] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[15], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~10 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~10, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[10] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[16], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~12 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~12, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[16] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[16], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add~11 , FskMod_inst|u0|nco_ii_0|ux007|rom_add~11, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux007|rom_add[11] , FskMod_inst|u0|nco_ii_0|ux007|rom_add[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 , FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~0 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[8] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~1 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[7] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[7], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 , FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~2 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[6] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[6], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~3 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[5] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[5], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 , FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~4 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[4] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[4], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~5 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~5, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[3] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[3], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 , FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~6 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~6, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[2] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~7 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[1] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 , FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~8 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~8, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[0] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~7 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~9 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~11 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~11, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~13 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~13, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~15 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~15, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~17 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~17, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~19 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~19, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~20 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8]~20, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~83 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~83, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~85 , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~85, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] , FskMod_inst|u0|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~51 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18]~51, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19]~53 , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19]~53, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[19], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~13 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~13, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[19] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[19], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~9 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][2] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~6 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~6, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][2] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~3 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][2] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~0 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][2] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~0 , FskMod_inst|u0|nco_ii_0|tdl|seg_rot~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[2] , FskMod_inst|u0|nco_ii_0|tdl|seg_rot[2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~0 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[8] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~0 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[8] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~0 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[8] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18] , FskMod_inst|u0|nco_ii_0|ux002|phi_dither_out_w[18], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~14 , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo~14, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[18] , FskMod_inst|u0|nco_ii_0|ux002|dxxpdo[18], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~10 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~10, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][1] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~7 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][1] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~4 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][1] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~1 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][1] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~1 , FskMod_inst|u0|nco_ii_0|tdl|seg_rot~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[1] , FskMod_inst|u0|nco_ii_0|tdl|seg_rot[1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~11 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~11, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][0] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[0][0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~8 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~8, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][0] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[1][0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~5 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~5, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][0] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[2][0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr~2 , FskMod_inst|u0|nco_ii_0|tdl|segment_arr~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][0] , FskMod_inst|u0|nco_ii_0|tdl|segment_arr[3][0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|seg_rot~2 , FskMod_inst|u0|nco_ii_0|tdl|seg_rot~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|tdl|seg_rot[0] , FskMod_inst|u0|nco_ii_0|tdl|seg_rot[0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0 , FskMod_inst|u0|nco_ii_0|rot|sin_o[10]~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~1 , FskMod_inst|u0|nco_ii_0|rot|sin_o~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 , FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~1 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[7] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[7], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~2 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[6] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[6], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 , FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~3 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[5] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[5], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~4 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[4], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 , FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~5 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~5, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[3]~feeder , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[3]~feeder, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[3] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[3], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~6 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~6, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[2] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[2], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 , FskMod_inst|u0|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~8 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~8, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[0] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[0], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~7 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[1] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[1], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~7 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~9 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~11 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~11, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~13 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~13, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~15 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~15, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~17 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~17, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~19 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~19, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~20 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8]~20, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~2 , FskMod_inst|u0|nco_ii_0|rot|sin_o~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o[8] , FskMod_inst|u0|nco_ii_0|rot|sin_o[8], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux122|data_out~0 , FskMod_inst|u0|nco_ii_0|ux122|data_out~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 , FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~9 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[9] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~22 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9]~22, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~1 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[9] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~9 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[9] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~1 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[9] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~22 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9]~22, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~3 , FskMod_inst|u0|nco_ii_0|rot|sin_o~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~4 , FskMod_inst|u0|nco_ii_0|rot|sin_o~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o[9] , FskMod_inst|u0|nco_ii_0|rot|sin_o[9], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux122|data_out~1 , FskMod_inst|u0|nco_ii_0|ux122|data_out~1, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 , FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~10 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~10, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[10] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~24 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10]~24, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~10 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~10, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[10] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~24 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10]~24, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~2 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[10] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~2 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[10] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~5 , FskMod_inst|u0|nco_ii_0|rot|sin_o~5, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~6 , FskMod_inst|u0|nco_ii_0|rot|sin_o~6, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o[10] , FskMod_inst|u0|nco_ii_0|rot|sin_o[10], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux122|data_out~2 , FskMod_inst|u0|nco_ii_0|ux122|data_out~2, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11 , FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a11, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~11 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~11, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[11] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~26 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11]~26, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~3 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[11] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~7 , FskMod_inst|u0|nco_ii_0|rot|sin_o~7, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~11 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~11, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[11] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~3 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[11] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~26 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11]~26, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~8 , FskMod_inst|u0|nco_ii_0|rot|sin_o~8, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o[11] , FskMod_inst|u0|nco_ii_0|rot|sin_o[11], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux122|data_out~3 , FskMod_inst|u0|nco_ii_0|ux122|data_out~3, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12 , FskMod_inst|u0|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a12, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~12 , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg~12, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[12] , FskMod_inst|u0|nco_ii_0|sid2c|cos_reg[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~28 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12]~28, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~12 , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg~12, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[12] , FskMod_inst|u0|nco_ii_0|sid2c|sin_reg[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~28 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12]~28, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~4 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[12] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_d[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~4 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[12] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_d[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~9 , FskMod_inst|u0|nco_ii_0|rot|sin_o~9, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o~10 , FskMod_inst|u0|nco_ii_0|rot|sin_o~10, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o[12] , FskMod_inst|u0|nco_ii_0|rot|sin_o[12], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux122|data_out~4 , FskMod_inst|u0|nco_ii_0|ux122|data_out~4, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13]~30 , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13]~30, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13] , FskMod_inst|u0|nco_ii_0|sid2c|sin_rom_2c[13], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13]~30 , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13]~30, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13] , FskMod_inst|u0|nco_ii_0|sid2c|cos_rom_2c[13], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|Mux0~0 , FskMod_inst|u0|nco_ii_0|rot|Mux0~0, AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|rot|sin_o[13] , FskMod_inst|u0|nco_ii_0|rot|sin_o[13], AM_MODE, 1
instance = comp, \FskMod_inst|u0|nco_ii_0|ux122|data_out~5 , FskMod_inst|u0|nco_ii_0|ux122|data_out~5, AM_MODE, 1
instance = comp, \mult_inst|lpm_mult_component|auto_generated|mac_mult1 , mult_inst|lpm_mult_component|auto_generated|mac_mult1, AM_MODE, 1
instance = comp, \mult_inst|lpm_mult_component|auto_generated|mac_out2 , mult_inst|lpm_mult_component|auto_generated|mac_out2, AM_MODE, 1
instance = comp, \Add1~0 , Add1~0, AM_MODE, 1
instance = comp, \Add1~2 , Add1~2, AM_MODE, 1
instance = comp, \Add1~3 , Add1~3, AM_MODE, 1
instance = comp, \Add1~5 , Add1~5, AM_MODE, 1
instance = comp, \Add1~6 , Add1~6, AM_MODE, 1
instance = comp, \Add1~8 , Add1~8, AM_MODE, 1
instance = comp, \Add1~9 , Add1~9, AM_MODE, 1
instance = comp, \Add1~11 , Add1~11, AM_MODE, 1
instance = comp, \Add1~12 , Add1~12, AM_MODE, 1
instance = comp, \Add1~14 , Add1~14, AM_MODE, 1
instance = comp, \Add1~15 , Add1~15, AM_MODE, 1
instance = comp, \Add1~17 , Add1~17, AM_MODE, 1
instance = comp, \Add1~18 , Add1~18, AM_MODE, 1
instance = comp, \Add1~20 , Add1~20, AM_MODE, 1
instance = comp, \Add1~21 , Add1~21, AM_MODE, 1
instance = comp, \Add1~23 , Add1~23, AM_MODE, 1
instance = comp, \Add1~24 , Add1~24, AM_MODE, 1
instance = comp, \Add1~26 , Add1~26, AM_MODE, 1
instance = comp, \Add1~27 , Add1~27, AM_MODE, 1
instance = comp, \Add1~29 , Add1~29, AM_MODE, 1
instance = comp, \Add1~30 , Add1~30, AM_MODE, 1
instance = comp, \Add1~32 , Add1~32, AM_MODE, 1
instance = comp, \Add1~33 , Add1~33, AM_MODE, 1
instance = comp, \Add1~35 , Add1~35, AM_MODE, 1
instance = comp, \Add1~36 , Add1~36, AM_MODE, 1
instance = comp, \Add1~38 , Add1~38, AM_MODE, 1
instance = comp, \Add1~39 , Add1~39, AM_MODE, 1
instance = comp, \Add1~41 , Add1~41, AM_MODE, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, AM_MODE, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, AM_MODE, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, AM_MODE, 1
