
****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Sep 14 11:57:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/wang/fpga_labs_fa22-master/lab1/../scripts/impl.tcl
# source ../target.tcl
## set ABS_TOP                         /home/wang/fpga_labs_fa22-master/lab1
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/wang/fpga_labs_fa22-master/lab1/src/z1top.v }
## set CONSTRAINTS { /home/wang/fpga_labs_fa22-master/lab1/src/z1top.xdc }
# open_checkpoint ${ABS_TOP}/build/synth/${TOP}.dcp
Command: open_checkpoint /home/wang/fpga_labs_fa22-master/lab1/build/synth/z1top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1369.027 ; gain = 0.000 ; free physical = 11029 ; free virtual = 16295
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1480.461 ; gain = 0.000 ; free physical = 10913 ; free virtual = 16180
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1541.273 ; gain = 0.000 ; free physical = 10842 ; free virtual = 16108
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.039 ; gain = 0.000 ; free physical = 10387 ; free virtual = 15653
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1995.039 ; gain = 0.000 ; free physical = 10387 ; free virtual = 15653
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.039 ; gain = 0.000 ; free physical = 10387 ; free virtual = 15653
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.039 ; gain = 0.000 ; free physical = 10387 ; free virtual = 15653
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.070 ; gain = 64.031 ; free physical = 10387 ; free virtual = 15653
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2059.070 ; gain = 64.031 ; free physical = 10387 ; free virtual = 15653
Restored from archive | CPU: 0.040000 secs | Memory: 1.093895 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2059.070 ; gain = 64.031 ; free physical = 10387 ; free virtual = 15653
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.070 ; gain = 0.000 ; free physical = 10387 ; free virtual = 15653
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2059.070 ; gain = 690.043 ; free physical = 10387 ; free virtual = 15653
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
Parsing XDC File [/home/wang/fpga_labs_fa22-master/lab1/src/z1top.xdc]
Finished Parsing XDC File [/home/wang/fpga_labs_fa22-master/lab1/src/z1top.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2072.945 ; gain = 13.875 ; free physical = 10366 ; free virtual = 15632

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2129.758 ; gain = 56.812 ; free physical = 10349 ; free virtual = 15616

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 148ecf27c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10028 ; free virtual = 15295

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 148ecf27c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10028 ; free virtual = 15295
Phase 1 Initialization | Checksum: 148ecf27c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10028 ; free virtual = 15295

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10028 ; free virtual = 15295

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10028 ; free virtual = 15295
Phase 2 Timer Update And Timing Data Collection | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10028 ; free virtual = 15295

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10025 ; free virtual = 15292
Retarget | Checksum: 148ecf27c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10025 ; free virtual = 15292
Constant propagation | Checksum: 148ecf27c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10025 ; free virtual = 15292
Phase 5 Sweep | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2466.742 ; gain = 0.000 ; free physical = 10025 ; free virtual = 15292
Sweep | Checksum: 148ecf27c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2498.758 ; gain = 32.016 ; free physical = 10025 ; free virtual = 15292
BUFG optimization | Checksum: 148ecf27c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.758 ; gain = 32.016 ; free physical = 10025 ; free virtual = 15292
Shift Register Optimization | Checksum: 148ecf27c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.758 ; gain = 32.016 ; free physical = 10025 ; free virtual = 15292
Post Processing Netlist | Checksum: 148ecf27c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.758 ; gain = 32.016 ; free physical = 10025 ; free virtual = 15292

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10025 ; free virtual = 15292
Phase 9.2 Verifying Netlist Connectivity | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.758 ; gain = 32.016 ; free physical = 10025 ; free virtual = 15292
Phase 9 Finalization | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.758 ; gain = 32.016 ; free physical = 10025 ; free virtual = 15292
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2498.758 ; gain = 32.016 ; free physical = 10024 ; free virtual = 15291

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 148ecf27c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10024 ; free virtual = 15292

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 148ecf27c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10024 ; free virtual = 15292

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10024 ; free virtual = 15292
Ending Netlist Obfuscation Task | Checksum: 148ecf27c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10024 ; free virtual = 15292
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10010 ; free virtual = 15279
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 128570b4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10010 ; free virtual = 15279
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10010 ; free virtual = 15279

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 128570b4e

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10002 ; free virtual = 15271

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18ac18983

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10008 ; free virtual = 15278

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18ac18983

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10008 ; free virtual = 15278
Phase 1 Placer Initialization | Checksum: 18ac18983

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10008 ; free virtual = 15278

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18ac18983

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10008 ; free virtual = 15278

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18ac18983

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10008 ; free virtual = 15278

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18ac18983

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2498.758 ; gain = 0.000 ; free physical = 10008 ; free virtual = 15278

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1609c17b3

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2522.770 ; gain = 24.012 ; free physical = 9995 ; free virtual = 15266

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1609c17b3

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2522.770 ; gain = 24.012 ; free physical = 9994 ; free virtual = 15266
Phase 2 Global Placement | Checksum: 1609c17b3

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2522.770 ; gain = 24.012 ; free physical = 9994 ; free virtual = 15266

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1609c17b3

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2522.770 ; gain = 24.012 ; free physical = 9994 ; free virtual = 15266

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 169875665

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2522.770 ; gain = 24.012 ; free physical = 9994 ; free virtual = 15266

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a9e7b200

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2522.770 ; gain = 24.012 ; free physical = 9993 ; free virtual = 15265

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a9e7b200

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2522.770 ; gain = 24.012 ; free physical = 9993 ; free virtual = 15265

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: a449a280

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a449a280

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a449a280

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261
Phase 3 Detail Placement | Checksum: a449a280

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: a449a280

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a449a280

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: a449a280

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261
Phase 4.3 Placer Reporting | Checksum: a449a280

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 9989 ; free virtual = 15261

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a449a280

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261
Ending Placer Task | Checksum: 7adf4122

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2523.773 ; gain = 25.016 ; free physical = 9989 ; free virtual = 15261
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# write_checkpoint -force ${TOP}_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 9985 ; free virtual = 15257
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 9985 ; free virtual = 15257
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 9987 ; free virtual = 15259
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 9987 ; free virtual = 15259
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 9987 ; free virtual = 15259
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 9986 ; free virtual = 15259
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 9986 ; free virtual = 15259
INFO: [Common 17-1381] The checkpoint '/home/wang/fpga_labs_fa22-master/lab1/build/impl/z1top_placed.dcp' has been generated.
# report_utilization -file post_place_utilization.rpt
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2523.773 ; gain = 0.000 ; free physical = 9981 ; free virtual = 15255
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 42c72edb ConstDB: 0 ShapeSum: 221e9f57 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: ccc7a205 | NumContArr: a57f5490 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f798ebcf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2637.609 ; gain = 102.930 ; free physical = 9854 ; free virtual = 15128

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f798ebcf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2652.609 ; gain = 117.930 ; free physical = 9838 ; free virtual = 15113

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f798ebcf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2652.609 ; gain = 117.930 ; free physical = 9838 ; free virtual = 15113
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2392e5d69

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2392e5d69

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 284efc004

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092
Phase 4 Initial Routing | Checksum: 284efc004

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 284efc004

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092
Phase 5 Rip-up And Reroute | Checksum: 284efc004

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 284efc004

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 284efc004

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092
Phase 7 Post Hold Fix | Checksum: 284efc004

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00284768 %
  Global Horizontal Routing Utilization  = 0.000591616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 284efc004

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 284efc004

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2f9d0ace4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2f9d0ace4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092
Total Elapsed time in route_design: 11.95 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: baeae79e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: baeae79e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 138.664 ; free physical = 9817 ; free virtual = 15092

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.344 ; gain = 149.570 ; free physical = 9817 ; free virtual = 15092
# write_checkpoint -force ${TOP}_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.344 ; gain = 0.000 ; free physical = 9816 ; free virtual = 15091
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.344 ; gain = 0.000 ; free physical = 9816 ; free virtual = 15091
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.344 ; gain = 0.000 ; free physical = 9816 ; free virtual = 15091
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.344 ; gain = 0.000 ; free physical = 9816 ; free virtual = 15091
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.344 ; gain = 0.000 ; free physical = 9816 ; free virtual = 15091
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.344 ; gain = 0.000 ; free physical = 9816 ; free virtual = 15092
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.344 ; gain = 0.000 ; free physical = 9816 ; free virtual = 15092
INFO: [Common 17-1381] The checkpoint '/home/wang/fpga_labs_fa22-master/lab1/build/impl/z1top_routed.dcp' has been generated.
# write_verilog -force post_route.v
# write_xdc -force post_route.xdc
# report_drc -file post_route_drc.rpt
Command: report_drc -file post_route_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wang/Vivado/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wang/fpga_labs_fa22-master/lab1/build/impl/post_route_drc.rpt.
report_drc completed successfully
# report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
# write_bitstream -force ${TOP}.bit
Command: write_bitstream -force z1top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z1top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3036.625 ; gain = 335.531 ; free physical = 9437 ; free virtual = 14722
INFO: [Common 17-206] Exiting Vivado at Sun Sep 14 11:58:18 2025...
