

================================================================
== Vitis HLS Report for 'atax_Pipeline_lpwr_1'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lpwr_1  |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|      98|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U28  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_137_p2         |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_131_p2        |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  33|          16|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_60                  |   9|          2|    7|         14|
    |y_out_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   17|         34|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_60                  |  7|   0|    7|          0|
    |trunc_ln32_reg_208       |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lpwr_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lpwr_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lpwr_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lpwr_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lpwr_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lpwr_1|  return value|
|y_out_din              |  out|   32|     ap_fifo|                 y_out|       pointer|
|y_out_full_n           |   in|    1|     ap_fifo|                 y_out|       pointer|
|y_out_write            |  out|    1|     ap_fifo|                 y_out|       pointer|
|buff_y_out_address0    |  out|    4|   ap_memory|            buff_y_out|         array|
|buff_y_out_ce0         |  out|    1|   ap_memory|            buff_y_out|         array|
|buff_y_out_q0          |   in|   32|   ap_memory|            buff_y_out|         array|
|buff_y_out_1_address0  |  out|    4|   ap_memory|          buff_y_out_1|         array|
|buff_y_out_1_ce0       |  out|    1|   ap_memory|          buff_y_out_1|         array|
|buff_y_out_1_q0        |   in|   32|   ap_memory|          buff_y_out_1|         array|
|buff_y_out_2_address0  |  out|    4|   ap_memory|          buff_y_out_2|         array|
|buff_y_out_2_ce0       |  out|    1|   ap_memory|          buff_y_out_2|         array|
|buff_y_out_2_q0        |   in|   32|   ap_memory|          buff_y_out_2|         array|
|buff_y_out_3_address0  |  out|    4|   ap_memory|          buff_y_out_3|         array|
|buff_y_out_3_ce0       |  out|    1|   ap_memory|          buff_y_out_3|         array|
|buff_y_out_3_q0        |   in|   32|   ap_memory|          buff_y_out_3|         array|
+-----------------------+-----+-----+------------+----------------------+--------------+

