#-----------------------------------------------------------
# PlanAhead v13.2
# Build 131561 by hdbuild on Thu Jun 16 17:01:57 PDT 2011
# Start of session at: Sat Mar 01 09:54:45 2014
# Process ID: 2688
# Log file: C:/STUDENTEN/Pieter en Gijs/oefening1_2/planAhead_run_2/planAhead.log
# Journal file: C:/STUDENTEN/Pieter en Gijs/oefening1_2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -670 day(s)
INFO: [ArchReader-0] Loading parts and site information from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\arch.xml
Parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source {C:/STUDENTEN/Pieter en Gijs/oefening1_2/pa.fromHdl.tcl}
# create_project -name oefening1_2 -dir "C:/STUDENTEN/Pieter en Gijs/oefening1_2/planAhead_run_2" -part xc3s100ecp132-4
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
create_project: Time (s): 6.281w.  Memory (MB): 321.336p 17.453g
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top oefening1_2 $srcset
# set_param project.paUcfFile  "oefening1_2.ucf"
# set hdlfile [add_files [list {oefening1_2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files "oefening1_2.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing package <attributes>.
Parsing VHDL file "C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing package <attributes>.
Parsing VHDL file "C:\STUDENTEN\Pieter en Gijs\oefening1_2\oefening1_2.vhd" into library work
Parsing entity <oefening1_2>.
Parsing architecture <Behavioral> of entity <oefening1_2>.
Removing all analyzed parse trees
INFO: [ArchReader-18] Reading macro library C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
INFO: [ArchReader-7] Loading clock regions from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
INFO: [ArchReader-8] Loading clock buffers from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
INFO: [ArchReader-3] Loading package from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
INFO: [ArchReader-4] Loading io standards from C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [ArchReader-5] Loading pkg sso from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
INFO: [GDRC-0] Loading list of drcs for the architecture : C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [LIB-0] Reading timing library C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
INFO: [LIB-1] Done reading timing library C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
Parsing UCF File [C:\STUDENTEN\Pieter en Gijs\oefening1_2\oefening1_2.ucf]
Finished Parsing UCF File [C:\STUDENTEN\Pieter en Gijs\oefening1_2\oefening1_2.ucf]
INFO: [Project-5] Unisim Transformation Summary:
No Unisim elements were transformed.
open_rtl_design: Time (s): 11.469w.  Memory (MB): 386.336p 65.000g
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
