// Seed: 2023426417
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always force id_1 = -1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output uwire id_2
);
  assign id_2 = id_1;
  parameter id_4 = 1'b0;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
  assign id_2 = id_4, id_5 = -1;
  wire id_7 = 'b0 !== -1'b0;
  assign id_2 = id_6 - id_6;
endmodule
