Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: fifo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fifo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fifo"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : fifo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fifo.v" in library work
Compiling verilog include file "C:/FistState/Projects/FIFObuffer/reg_file.v"
Compiling verilog include file "C:/FistState/Projects/SevenSegments/disp_muxcontrol.v"
Module <reg_file> compiled
Compiling verilog include file "C:/FistState/Projects/Sevensegment2/EnableDigit.v"
Module <disp_mux> compiled
Compiling verilog include file "C:/FistState/Projects/SevenSegments/module_hex_to_sseg.v"
Module <EnableDigit> compiled
Compiling verilog include file "C:/FistState/Projects/deBounce/DeBounce_v.v"
Module <hex_to_sseg> compiled
Compiling verilog include file "C:/FistState/Projects/deBounce/button.v"
Module <DeBounce> compiled
Module <button> compiled
Module <fifo> compiled
No errors in compilation
Analysis of file <"fifo.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fifo> in library <work> with parameters.
	B = "00000000000000000000000000001000"
	EMPTY = "00"
	FULL = "10"
	Maxa = "11"
	Maxw = "0100"
	Mina = "00"
	Minw = "0000"
	NORMAL = "01"
	W = "00000000000000000000000000000010"

Analyzing hierarchy for module <DeBounce> in library <work> with parameters.
	N = "00000000000000000000000000010101"

Analyzing hierarchy for module <button> in library <work>.

Analyzing hierarchy for module <reg_file> in library <work> with parameters.
	B = "00000000000000000000000000001000"
	W = "00000000000000000000000000000010"

Analyzing hierarchy for module <disp_mux> in library <work> with parameters.
	N = "00000000000000000000000000010000"

Analyzing hierarchy for module <EnableDigit> in library <work>.

Analyzing hierarchy for module <hex_to_sseg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fifo>.
	B = 32'sb00000000000000000000000000001000
	EMPTY = 2'b00
	FULL = 2'b10
	Maxa = 2'b11
	Maxw = 4'b0100
	Mina = 2'b00
	Minw = 4'b0000
	NORMAL = 2'b01
	W = 32'sb00000000000000000000000000000010
Module <fifo> is correct for synthesis.
 
Analyzing module <DeBounce> in library <work>.
	N = 32'sb00000000000000000000000000010101
Module <DeBounce> is correct for synthesis.
 
Analyzing module <button> in library <work>.
Module <button> is correct for synthesis.
 
Analyzing module <reg_file> in library <work>.
	B = 32'sb00000000000000000000000000001000
	W = 32'sb00000000000000000000000000000010
Module <reg_file> is correct for synthesis.
 
Analyzing module <disp_mux> in library <work>.
	N = 32'sb00000000000000000000000000010000
Module <disp_mux> is correct for synthesis.
 
Analyzing module <EnableDigit> in library <work>.
Module <EnableDigit> is correct for synthesis.
 
Analyzing module <hex_to_sseg> in library <work>.
Module <hex_to_sseg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DeBounce>.
    Related source file is "C:/FistState/Projects/deBounce/DeBounce_v.v".
    Found 1-bit register for signal <DB_out>.
    Found 1-bit register for signal <DFF1>.
    Found 1-bit register for signal <DFF2>.
    Found 21-bit adder for signal <q_next$addsub0000> created at line 31.
    Found 21-bit register for signal <q_reg>.
    Found 1-bit xor2 for signal <q_reset>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DeBounce> synthesized.


Synthesizing Unit <button>.
    Related source file is "C:/FistState/Projects/deBounce/button.v".
    Found 1-bit register for signal <r1>.
    Found 1-bit register for signal <r2>.
    Found 1-bit register for signal <r3>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <button> synthesized.


Synthesizing Unit <reg_file>.
    Related source file is "C:/FistState/Projects/FIFObuffer/reg_file.v".
    Found 4x8-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 8-bit register for signal <tdata>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <reg_file> synthesized.


Synthesizing Unit <EnableDigit>.
    Related source file is "C:/FistState/Projects/Sevensegment2/EnableDigit.v".
    Found 4x4-bit ROM for signal <digSelectOut>.
    Summary:
	inferred   1 ROM(s).
Unit <EnableDigit> synthesized.


Synthesizing Unit <hex_to_sseg>.
    Related source file is "C:/FistState/Projects/SevenSegments/module_hex_to_sseg.v".
    Found 16x7-bit ROM for signal <hex$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <hex_to_sseg> synthesized.


Synthesizing Unit <disp_mux>.
    Related source file is "C:/FistState/Projects/SevenSegments/disp_muxcontrol.v".
    Found 17-bit adder for signal <q_next>.
    Found 17-bit up counter for signal <q_reg>.
    Found 4-bit 4-to-1 multiplexer for signal <tmp_value>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <disp_mux> synthesized.


Synthesizing Unit <fifo>.
    Related source file is "fifo.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_state_1> of Case statement line 69 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_state_1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <$old_state_1>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_state_1> of Case statement line 69 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_state_1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_state_1> of Case statement line 69 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_state_1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_state_1> of Case statement line 69 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_state_1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_state_1> of Case statement line 69 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_state_1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_state_1> of Case statement line 69 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_state_1> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 4-bit adder for signal <dspdata$sub0000> created at line 52.
    Found 1-bit register for signal <emptyled>.
    Found 1-bit register for signal <fulled>.
    Found 3-bit register for signal <next_state>.
    Found 1-bit register for signal <r>.
    Found 2-bit register for signal <r_addr>.
    Found 2-bit adder for signal <r_addr$share0000> created at line 69.
    Found 3-bit register for signal <state>.
    Found 4-bit register for signal <statefull>.
    Found 4-bit addsub for signal <statefull$share0000> created at line 69.
    Found 1-bit register for signal <w>.
    Found 2-bit register for signal <w_addr>.
    Found 2-bit adder for signal <w_addr$addsub0000>.
    Found 8-bit register for signal <w_data>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <fifo> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit dual-port RAM                                 : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 17-bit adder                                          : 1
 2-bit adder                                           : 2
 21-bit adder                                          : 2
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 25
 1-bit register                                        : 16
 2-bit register                                        : 2
 21-bit register                                       : 2
 3-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <reg_file>.
INFO:Xst:3231 - The small RAM <Mram_array_reg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <reg_file> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit dual-port distributed RAM                     : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 17-bit adder                                          : 1
 2-bit adder                                           : 2
 21-bit adder                                          : 2
 4-bit adder                                           : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 88
 Flip-Flops                                            : 88
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fifo> ...

Optimizing unit <DeBounce> ...

Optimizing unit <reg_file> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo, actual ratio is 6.

Final Macro Processing ...

Processing Unit <fifo> :
	Found 2-bit shift register for signal <unit_wr/r2>.
	Found 2-bit shift register for signal <unit_re/r2>.
Unit <fifo> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fifo.ngr
Top Level Output File Name         : fifo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 345
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 72
#      LUT2                        : 7
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 25
#      LUT4                        : 78
#      LUT4_D                      : 5
#      LUT4_L                      : 8
#      MUXCY                       : 72
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 103
#      FD                          : 22
#      FDC                         : 17
#      FDE                         : 10
#      FDR                         : 46
#      FDS                         : 8
# RAMS                             : 8
#      RAM16X1D                    : 8
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 11
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      118  out of   1920     6%  
 Number of Slice Flip Flops:            103  out of   3840     2%  
 Number of 4 input LUTs:                222  out of   3840     5%  
    Number used as logic:               204
    Number used as Shift registers:       2
    Number used as RAMs:                 16
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    173    16%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 113   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.792ns (Maximum Frequency: 128.337MHz)
   Minimum input arrival time before clock: 9.199ns
   Maximum output required time after clock: 15.521ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.792ns (frequency: 128.337MHz)
  Total number of paths / destination ports: 1389 / 169
-------------------------------------------------------------------------
Delay:               7.792ns (Levels of Logic = 3)
  Source:            unit_wr/r3 (FF)
  Destination:       statefull_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: unit_wr/r3 to statefull_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.720   1.463  unit_wr/r3 (unit_wr/r3)
     LUT2_D:I0->O         13   0.551   1.196  unit_wr/out1 (wrd)
     LUT4:I3->O            3   0.551   0.933  next_state_mux0000<2>21 (N21)
     LUT4:I3->O            1   0.551   0.801  statefull_mux0000<1>2 (statefull_mux0000<1>2)
     FDS:S                     1.026          statefull_2
    ----------------------------------------
    Total                      7.792ns (3.399ns logic, 4.393ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 155 / 82
-------------------------------------------------------------------------
Offset:              9.199ns (Levels of Logic = 4)
  Source:            clr (PAD)
  Destination:       next_state_1 (FF)
  Destination Clock: clk rising

  Data Path: clr to next_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   0.821   2.450  clr_IBUF (clr_IBUF)
     LUT3:I0->O            9   0.551   1.463  _old_state_1<2>1 (_old_state_1<2>)
     LUT4:I0->O            1   0.551   0.869  statefull_mux0000<0>1_SW0 (N81)
     LUT4:I2->O            4   0.551   0.917  statefull_mux0000<0>1 (N5)
     FDS:S                     1.026          next_state_1
    ----------------------------------------
    Total                      9.199ns (3.500ns logic, 5.699ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1734 / 14
-------------------------------------------------------------------------
Offset:              15.521ns (Levels of Logic = 21)
  Source:            unit_dsp1/q_reg_1 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      clk rising

  Data Path: unit_dsp1/q_reg_1 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  unit_dsp1/q_reg_1 (unit_dsp1/q_reg_1)
     LUT1:I0->O            1   0.551   0.000  unit_dsp1/Madd_q_next_cy<1>_rt (unit_dsp1/Madd_q_next_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  unit_dsp1/Madd_q_next_cy<1> (unit_dsp1/Madd_q_next_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<2> (unit_dsp1/Madd_q_next_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<3> (unit_dsp1/Madd_q_next_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<4> (unit_dsp1/Madd_q_next_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<5> (unit_dsp1/Madd_q_next_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<6> (unit_dsp1/Madd_q_next_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<7> (unit_dsp1/Madd_q_next_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<8> (unit_dsp1/Madd_q_next_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<9> (unit_dsp1/Madd_q_next_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<10> (unit_dsp1/Madd_q_next_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<11> (unit_dsp1/Madd_q_next_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<12> (unit_dsp1/Madd_q_next_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<13> (unit_dsp1/Madd_q_next_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  unit_dsp1/Madd_q_next_cy<14> (unit_dsp1/Madd_q_next_cy<14>)
     MUXCY:CI->O           0   0.064   0.000  unit_dsp1/Madd_q_next_cy<15> (unit_dsp1/Madd_q_next_cy<15>)
     XORCY:CI->O           8   0.904   1.422  unit_dsp1/Madd_q_next_xor<16> (unit_dsp1/q_next<16>)
     LUT4:I0->O            1   0.551   0.000  unit_dsp1/Mmux_tmp_value21 (unit_dsp1/Mmux_tmp_value2)
     MUXF5:I1->O           7   0.360   1.405  unit_dsp1/Mmux_tmp_value2_f5 (unit_dsp1/tmp_value<0>)
     LUT4:I0->O            1   0.551   0.801  unit_dsp1/unit1/Mrom_hex_rom000031 (sseg_3_OBUF)
     OBUF:I->O                 5.644          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                     15.521ns (10.677ns logic, 4.844ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.16 secs
 
--> 

Total memory usage is 257248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    8 (   0 filtered)

