<def f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='157' ll='169'/>
<use f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='182'/>
<size>24</size>
<doc f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='148'>/// A register file descriptor.
///
/// This struct allows to describe processor register files. In particular, it
/// helps describing the size of the register file, as well as the cost of
/// allocating a register file at register renaming stage.
/// FIXME: this struct can be extended to provide information about the number
/// of read/write ports to the register file.  A value of zero for field
/// &apos;NumPhysRegs&apos; means: this register file has an unbounded number of physical
/// registers.</doc>
<mbr r='llvm::MCRegisterFileDesc::Name' o='0' t='const char *'/>
<mbr r='llvm::MCRegisterFileDesc::NumPhysRegs' o='64' t='uint16_t'/>
<mbr r='llvm::MCRegisterFileDesc::NumRegisterCostEntries' o='80' t='uint16_t'/>
<mbr r='llvm::MCRegisterFileDesc::RegisterCostEntryIdx' o='96' t='uint16_t'/>
<mbr r='llvm::MCRegisterFileDesc::MaxMovesEliminatedPerCycle' o='112' t='uint16_t'/>
<mbr r='llvm::MCRegisterFileDesc::AllowZeroMoveEliminationOnly' o='128' t='bool'/>
<use f='llvm/llvm/include/llvm/MCA/HardwareUnits/RegisterFile.h' l='162' c='_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE'/>
<size>24</size>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='49' c='_ZN4llvm3mca12RegisterFile10initializeERKNS_12MCSchedModelEj'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='66' c='_ZN4llvm3mca12RegisterFile15addRegisterFileERKNS_18MCRegisterFileDescENS_8ArrayRefINS_19MCRegisterCostEntryEEE'/>
<size>24</size>
<use f='llvm/llvm/tools/llvm-mca/Views/RegisterFileStatistics.cpp' l='123' c='_ZNK4llvm3mca22RegisterFileStatistics9printViewERNS_11raw_ostreamE'/>
<size>24</size>
