%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%% CV Jakša Tomović 06/2019 %%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\PassOptionsToPackage{dvipsnames}{xcolor}
\documentclass[10pt,a4paper,fancychapters]{altacv}

%Layout
\geometry{left=1cm,right=8cm,marginparwidth=6cm,marginparsep=1cm,top=1.25cm,bottom=1.25cm,footskip=2\baselineskip}

%Packages
\usepackage[utf8]{inputenc}
\usepackage[T1]{fontenc}
\usepackage[default]{lato}
\usepackage[hidelinks]{hyperref}
\usepackage{textcomp}
\usepackage{enumitem}
\usepackage{ragged2e}
\usepackage{csquotes}
%Colors

\definecolor{accent}{HTML}{000e17}
\definecolor{heading}{HTML}{000e17}
\definecolor{emphasis}{HTML}{696969}
\definecolor{body}{HTML}{01415f}

\colorlet{heading}{heading}
\colorlet{accent}{accent}
\colorlet{emphasis}{emphasis}
\colorlet{body}{body}

\renewcommand{\itemmarker}{{\small\textbullet}}
\renewcommand{\ratingmarker}{\faCircle}

%

\begin{document}
\name{Giuliano Sisto}
\tagline{
    \href{https://www.linkedin.com/in/giuliano-sisto-8576316a/}\linkedin
    \href{https://github.com/Giuls-droid}\github
    \href{https://orcid.org/0000-0001-8706-4311}\orcid
    \href{https://ieee-collabratec.ieee.org/app/myprofile/about}\ieee
    \href{https://scholar.google.com/citations?user=LMlRN0AAAAAJ&hl=it}\scholar
}
%\photo{2cm}{DSC_0044.jpg}
\personalinfo{
    \href{mailto:giuliano.sisto1@gmail.com}\email giuliano.sisto1@gmail.com 
    \phone{+32 470 13 63 06}
    \phone{+39 340 41 09 479}
    \location{Emile van Arenberghstraat 23, 3000, Leuven, Belgium}
}
%

\begin{fullwidth}
\makecvheader
\cvsection{About Me}
\justify 
\small{I am an enthusiastic SoC Researcher, with Physical Design expertise and a keen eye for design methodologies. I thrive in contexts where "what?" is always followed by "how?". Currently, I am looking for a chance to boost my knowledge on Computer Architectures while leveraging my expertise in SoC design. My ambition is to steer the semiconductor industry towards the path of  Architecture-Design Co-Optimization, as I strongly believe that it will be a key enabler for next generation digital ICs.}
\end{fullwidth}

%

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Formation
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\cvsection[page1sidebar]{Education}

%%%%%%%%%%%%%
%Formation 1
%%%%%%%%%%%%%

\cvevent{Doctor of Philosophy (PhD), Electrical Engineering}{Ecole polytechnique de Bruxelles -- Université Libre de Bruxelles }{Oct 2018 -- Oct 2021(expected)}{Leuven, BE}
\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--] \small{Thesis:"Design Enablement of integrated circuts using sub-5nm technology process and 3D integration"}
    \item[--] \small{Guest lecturer - ETH Zurich, Politecnico di Bari} 
\end{itemize}
\medskip

%%%%%%%%%%%%%
%Formation 21
%%%%%%%%%%%%%

\cvevent{Exchange Student, Electronic Systems}{Department of Electrical Engineering
 -- Technology University of Eindhoven }{Feb 2017 -- July 2017}{Eindhoven, NL}
 \begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--] \small{Projects: RISC microprocessor design \textbullet\hspace{0.1em} interconnection network modelling for a multicore processor \textbullet\hspace{0.1em} embedded controller design for automotive (Xilinx FPGA) \textbullet\hspace{0.1em} low power RF mixer design}
\end{itemize}

\medskip
%%%%%%%%%%%%%
%Formation 3
%%%%%%%%%%%%%

\cvevent{MSc, Electrical Engineering, Micro Electronics Systems}{Dipartimento di Ingegneria Elettrica e dell'informazione -- Politecnico di Bari }{Jan 2016 -- Jul 2018}{Bari, IT}

\medskip

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Experience Professionnelles
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\cvsection{Experience}


%%%%%%%%%%%%%
%Experience 1
%%%%%%%%%%%%%

\cvevent{PhD Candidate}{Cadence Design Systems - IMEC}{Oct 2018 -- Present}{Leuven, BE}

\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--] \small{Proposal and implementation of new methods to enable advanced technologies for front-end and back-end digital IC design}
    \item[--] \small{Advanced CMOS technology nodes (sub-5$nm$): FinFET \textbullet\hspace{0.1em} GAAFET \textbullet\hspace{0.1em} CFET}
    \item[--] \small{3D-IC: Face-to-Face Hybrid Bonding stacking}
    \item[--] \small{Industrial design benchmarking: ARM \textbullet\hspace{0.1em} RISC-V \textbullet\hspace{0.1em} NVDLA}
    \item[--] \small{European project technical lead for 2nm technology node research}
\end{itemize}


%%%%%%%%%%%%%
%Project 1
%%%%%%%%%%%%%

\cvevent{Engineering Internship}{Huawei Technologies}{Feb 2018 -- Jul 2018}{Sophia-Antipolis, FR}

\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--]  \small {Architecture design and physical implementation of digital filters for All Digital PLLs}
    
\end{itemize}

%%%%%%%%%%%%%
%Project 2
%%%%%%%%%%%%%

\cvevent{Event organizing team}{Devlounge}{Sep 2016 -- Nov 2016}{Bari, IT}

\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--]  \small {Technical support to comics convention: Hardware management \textbullet\hspace{0.1em} Ordering service}
\end{itemize}

\begin{fullwidth}
\cvsection{List of publications}
\begin{itemize}
    \setlength{\itemindent}{0.5em}
    \item[--] \small{\textbf{G.Sisto}, P. Debacker, R. Chen, G. Van der Plas, R. Chou, E. Beyne, D. Milojevic, ``Design enablement of fine pitch face-to-face 3D system integration using die-by-die place \& route'', 3DIC 2019, Sendai, Japan}
    \item[--] \small{\textbf{G.Sisto} et al., ``IR-Drop Analysis of Hybrid Bonded 3D-ICs with Backside Power Delivery and
    $\mu$- \& $n$- TSVs'', IITC 2021, Kyoto, Japan} 
\end{itemize}
\end{fullwidth}

\end{document}

