Classic Timing Analyzer report for MIPS
Tue Nov 21 12:45:09 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                             ; To                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.750 ns                         ; Mem_Bus[25]                                                                                      ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.136 ns                        ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[7]                                                                                       ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.255 ns                         ; RST                                                                                              ; state.011                                                                                        ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 77.30 MHz ( period = 12.936 ns ) ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[12]                                                                                           ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                  ;                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[7]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[7]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[7]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[7]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[7]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[8]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[8]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[8]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[8]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[8]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[9]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[9]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[9]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[9]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[9]               ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[10]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[10]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[10]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[10]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[10]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[12]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[12]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[12]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[12]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.30 MHz ( period = 12.936 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[12]              ; CLK        ; CLK      ; None                        ; None                      ; 12.635 ns               ;
; N/A                                     ; 77.35 MHz ( period = 12.929 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[22]              ; CLK        ; CLK      ; None                        ; None                      ; 12.628 ns               ;
; N/A                                     ; 77.35 MHz ( period = 12.929 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[22]              ; CLK        ; CLK      ; None                        ; None                      ; 12.628 ns               ;
; N/A                                     ; 77.35 MHz ( period = 12.929 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[22]              ; CLK        ; CLK      ; None                        ; None                      ; 12.628 ns               ;
; N/A                                     ; 77.35 MHz ( period = 12.929 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[22]              ; CLK        ; CLK      ; None                        ; None                      ; 12.628 ns               ;
; N/A                                     ; 77.35 MHz ( period = 12.929 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[22]              ; CLK        ; CLK      ; None                        ; None                      ; 12.628 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[0]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[0]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[0]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[0]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[0]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[1]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[1]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[1]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[1]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[1]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[2]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[2]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[2]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[2]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[2]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[3]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[3]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[3]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[3]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[3]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[4]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[4]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[4]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[4]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[4]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[6]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[6]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[6]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[6]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[6]               ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[19]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[19]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[19]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[19]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[19]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[20]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[20]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[20]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[20]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[20]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[21]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[21]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[21]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[21]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[21]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[23]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[23]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[23]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[23]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[23]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[24]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[24]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[24]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[24]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[24]              ; CLK        ; CLK      ; None                        ; None                      ; 12.615 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[25]              ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[25]              ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[25]              ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[25]              ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[25]              ; CLK        ; CLK      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 12.481 ns               ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 12.481 ns               ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 12.481 ns               ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 12.481 ns               ;
; N/A                                     ; 78.19 MHz ( period = 12.790 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 12.481 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[13]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[13]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[13]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[13]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[13]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[14]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[14]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[14]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[14]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[14]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[15]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[15]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[15]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[15]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[15]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[16]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[16]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[16]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[16]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[16]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[17]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[17]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[17]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[17]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[17]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[18]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[18]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[18]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[18]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.54 MHz ( period = 12.573 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[18]              ; CLK        ; CLK      ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 79.90 MHz ( period = 12.515 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; alu_result_save[9]  ; CLK        ; CLK      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 79.90 MHz ( period = 12.515 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; alu_result_save[9]  ; CLK        ; CLK      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 79.90 MHz ( period = 12.515 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; alu_result_save[9]  ; CLK        ; CLK      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 79.90 MHz ( period = 12.515 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; alu_result_save[9]  ; CLK        ; CLK      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 79.90 MHz ( period = 12.515 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; alu_result_save[9]  ; CLK        ; CLK      ; None                        ; None                      ; 12.200 ns               ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[5]               ; CLK        ; CLK      ; None                        ; None                      ; 12.031 ns               ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[5]               ; CLK        ; CLK      ; None                        ; None                      ; 12.031 ns               ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[5]               ; CLK        ; CLK      ; None                        ; None                      ; 12.031 ns               ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[5]               ; CLK        ; CLK      ; None                        ; None                      ; 12.031 ns               ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[5]               ; CLK        ; CLK      ; None                        ; None                      ; 12.031 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[26]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[26]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[26]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[26]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[26]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[27]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[27]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[27]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[27]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[27]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[28]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[28]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[28]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[28]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[28]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[29]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[29]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[29]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[29]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[29]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[30]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[30]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[30]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[30]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[30]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[31]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[31]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[31]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[31]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[31]              ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 81.43 MHz ( period = 12.280 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 81.43 MHz ( period = 12.280 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 81.43 MHz ( period = 12.280 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 81.43 MHz ( period = 12.280 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 81.43 MHz ( period = 12.280 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; alu_result_save[28] ; CLK        ; CLK      ; None                        ; None                      ; 11.967 ns               ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; alu_result_save[31] ; CLK        ; CLK      ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; alu_result_save[31] ; CLK        ; CLK      ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; alu_result_save[31] ; CLK        ; CLK      ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; alu_result_save[31] ; CLK        ; CLK      ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; alu_result_save[31] ; CLK        ; CLK      ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 82.24 MHz ( period = 12.160 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; alu_result_save[29] ; CLK        ; CLK      ; None                        ; None                      ; 11.858 ns               ;
; N/A                                     ; 82.24 MHz ( period = 12.160 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; alu_result_save[29] ; CLK        ; CLK      ; None                        ; None                      ; 11.858 ns               ;
; N/A                                     ; 82.24 MHz ( period = 12.160 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; alu_result_save[29] ; CLK        ; CLK      ; None                        ; None                      ; 11.858 ns               ;
; N/A                                     ; 82.24 MHz ( period = 12.160 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; alu_result_save[29] ; CLK        ; CLK      ; None                        ; None                      ; 11.858 ns               ;
; N/A                                     ; 82.24 MHz ( period = 12.160 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; alu_result_save[29] ; CLK        ; CLK      ; None                        ; None                      ; 11.858 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; alu_result_save[0]  ; CLK        ; CLK      ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; alu_result_save[0]  ; CLK        ; CLK      ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; alu_result_save[0]  ; CLK        ; CLK      ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; alu_result_save[0]  ; CLK        ; CLK      ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; alu_result_save[0]  ; CLK        ; CLK      ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[10]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; pc[11]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; pc[12]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; pc[12]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; pc[12]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 82.49 MHz ( period = 12.123 ns )                    ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; pc[12]              ; CLK        ; CLK      ; None                        ; None                      ; 11.818 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                           ;
+-------+--------------+------------+-------------+--------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                                                               ; To Clock ;
+-------+--------------+------------+-------------+--------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.750 ns   ; Mem_Bus[25] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 ; CLK      ;
; N/A   ; None         ; 6.677 ns   ; Mem_Bus[20] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg20 ; CLK      ;
; N/A   ; None         ; 6.430 ns   ; Mem_Bus[19] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg19 ; CLK      ;
; N/A   ; None         ; 6.418 ns   ; Mem_Bus[22] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg22 ; CLK      ;
; N/A   ; None         ; 6.383 ns   ; Mem_Bus[22] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg22 ; CLK      ;
; N/A   ; None         ; 6.072 ns   ; Mem_Bus[2]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 6.052 ns   ; Mem_Bus[0]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 6.028 ns   ; Mem_Bus[2]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 6.023 ns   ; Mem_Bus[1]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 6.022 ns   ; Mem_Bus[6]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 6.011 ns   ; Mem_Bus[29] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg29 ; CLK      ;
; N/A   ; None         ; 6.008 ns   ; Mem_Bus[30] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg30 ; CLK      ;
; N/A   ; None         ; 5.987 ns   ; Mem_Bus[15] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg15 ; CLK      ;
; N/A   ; None         ; 5.985 ns   ; Mem_Bus[20] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg20 ; CLK      ;
; N/A   ; None         ; 5.947 ns   ; Mem_Bus[4]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 5.943 ns   ; Mem_Bus[4]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 5.906 ns   ; Mem_Bus[3]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 5.880 ns   ; Mem_Bus[3]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 5.876 ns   ; Mem_Bus[1]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 5.816 ns   ; Mem_Bus[7]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 5.803 ns   ; Mem_Bus[24] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg24 ; CLK      ;
; N/A   ; None         ; 5.795 ns   ; Mem_Bus[31] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg31 ; CLK      ;
; N/A   ; None         ; 5.694 ns   ; Mem_Bus[28] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg28 ; CLK      ;
; N/A   ; None         ; 5.693 ns   ; Mem_Bus[25] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 ; CLK      ;
; N/A   ; None         ; 5.673 ns   ; Mem_Bus[27] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg27 ; CLK      ;
; N/A   ; None         ; 5.664 ns   ; Mem_Bus[30] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg30 ; CLK      ;
; N/A   ; None         ; 5.658 ns   ; Mem_Bus[9]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLK      ;
; N/A   ; None         ; 5.657 ns   ; Mem_Bus[26] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg26 ; CLK      ;
; N/A   ; None         ; 5.647 ns   ; Mem_Bus[13] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg13 ; CLK      ;
; N/A   ; None         ; 5.612 ns   ; Mem_Bus[23] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg23 ; CLK      ;
; N/A   ; None         ; 5.519 ns   ; Mem_Bus[6]  ; instr[6]                                                                                         ; CLK      ;
; N/A   ; None         ; 5.506 ns   ; Mem_Bus[18] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg18 ; CLK      ;
; N/A   ; None         ; 5.475 ns   ; Mem_Bus[7]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 5.442 ns   ; Mem_Bus[31] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg31 ; CLK      ;
; N/A   ; None         ; 5.437 ns   ; Mem_Bus[12] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg12 ; CLK      ;
; N/A   ; None         ; 5.433 ns   ; Mem_Bus[19] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg19 ; CLK      ;
; N/A   ; None         ; 5.433 ns   ; Mem_Bus[11] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLK      ;
; N/A   ; None         ; 5.417 ns   ; Mem_Bus[8]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLK      ;
; N/A   ; None         ; 5.354 ns   ; Mem_Bus[16] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg16 ; CLK      ;
; N/A   ; None         ; 5.349 ns   ; Mem_Bus[27] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg27 ; CLK      ;
; N/A   ; None         ; 5.346 ns   ; Mem_Bus[6]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 5.325 ns   ; Mem_Bus[21] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg21 ; CLK      ;
; N/A   ; None         ; 5.312 ns   ; Mem_Bus[15] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg15 ; CLK      ;
; N/A   ; None         ; 5.310 ns   ; Mem_Bus[26] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg26 ; CLK      ;
; N/A   ; None         ; 5.303 ns   ; Mem_Bus[1]  ; instr[1]                                                                                         ; CLK      ;
; N/A   ; None         ; 5.285 ns   ; Mem_Bus[10] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg10 ; CLK      ;
; N/A   ; None         ; 5.284 ns   ; Mem_Bus[14] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLK      ;
; N/A   ; None         ; 5.265 ns   ; Mem_Bus[23] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg23 ; CLK      ;
; N/A   ; None         ; 5.240 ns   ; Mem_Bus[17] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg17 ; CLK      ;
; N/A   ; None         ; 5.201 ns   ; Mem_Bus[17] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg17 ; CLK      ;
; N/A   ; None         ; 5.163 ns   ; Mem_Bus[18] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg18 ; CLK      ;
; N/A   ; None         ; 5.096 ns   ; Mem_Bus[11] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLK      ;
; N/A   ; None         ; 5.066 ns   ; Mem_Bus[5]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 5.061 ns   ; Mem_Bus[8]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLK      ;
; N/A   ; None         ; 5.056 ns   ; Mem_Bus[24] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg24 ; CLK      ;
; N/A   ; None         ; 5.041 ns   ; Mem_Bus[28] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg28 ; CLK      ;
; N/A   ; None         ; 5.029 ns   ; Mem_Bus[29] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg29 ; CLK      ;
; N/A   ; None         ; 5.005 ns   ; Mem_Bus[9]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLK      ;
; N/A   ; None         ; 5.001 ns   ; Mem_Bus[16] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg16 ; CLK      ;
; N/A   ; None         ; 4.976 ns   ; Mem_Bus[28] ; instr[28]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.975 ns   ; Mem_Bus[10] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg10 ; CLK      ;
; N/A   ; None         ; 4.973 ns   ; Mem_Bus[0]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 4.965 ns   ; Mem_Bus[21] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg21 ; CLK      ;
; N/A   ; None         ; 4.929 ns   ; Mem_Bus[13] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg13 ; CLK      ;
; N/A   ; None         ; 4.926 ns   ; Mem_Bus[9]  ; instr[9]                                                                                         ; CLK      ;
; N/A   ; None         ; 4.876 ns   ; Mem_Bus[13] ; instr[13]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.809 ns   ; Mem_Bus[0]  ; instr[0]                                                                                         ; CLK      ;
; N/A   ; None         ; 4.776 ns   ; Mem_Bus[12] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg12 ; CLK      ;
; N/A   ; None         ; 4.739 ns   ; Mem_Bus[5]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 4.702 ns   ; Mem_Bus[20] ; instr[20]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.696 ns   ; Mem_Bus[25] ; instr[25]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.654 ns   ; Mem_Bus[7]  ; instr[7]                                                                                         ; CLK      ;
; N/A   ; None         ; 4.634 ns   ; Mem_Bus[16] ; instr[16]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.617 ns   ; Mem_Bus[10] ; instr[10]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.607 ns   ; Mem_Bus[14] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLK      ;
; N/A   ; None         ; 4.555 ns   ; Mem_Bus[31] ; instr[31]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.548 ns   ; Mem_Bus[8]  ; instr[8]                                                                                         ; CLK      ;
; N/A   ; None         ; 4.527 ns   ; Mem_Bus[5]  ; instr[5]                                                                                         ; CLK      ;
; N/A   ; None         ; 4.506 ns   ; Mem_Bus[29] ; instr[29]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.485 ns   ; Mem_Bus[18] ; instr[18]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.476 ns   ; Mem_Bus[21] ; instr[21]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.427 ns   ; Mem_Bus[3]  ; instr[3]                                                                                         ; CLK      ;
; N/A   ; None         ; 4.417 ns   ; Mem_Bus[23] ; instr[23]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.412 ns   ; Mem_Bus[19] ; instr[19]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.380 ns   ; Mem_Bus[27] ; instr[27]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.375 ns   ; Mem_Bus[26] ; instr[26]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.284 ns   ; Mem_Bus[15] ; instr[15]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.210 ns   ; Mem_Bus[17] ; instr[17]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.193 ns   ; Mem_Bus[22] ; instr[22]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.159 ns   ; Mem_Bus[2]  ; instr[2]                                                                                         ; CLK      ;
; N/A   ; None         ; 4.131 ns   ; Mem_Bus[11] ; instr[11]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.109 ns   ; Mem_Bus[4]  ; instr[4]                                                                                         ; CLK      ;
; N/A   ; None         ; 4.056 ns   ; Mem_Bus[12] ; instr[12]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.045 ns   ; Mem_Bus[24] ; instr[24]                                                                                        ; CLK      ;
; N/A   ; None         ; 4.036 ns   ; Mem_Bus[30] ; instr[30]                                                                                        ; CLK      ;
; N/A   ; None         ; 3.968 ns   ; Mem_Bus[14] ; instr[14]                                                                                        ; CLK      ;
; N/A   ; None         ; 1.831 ns   ; RST         ; state.000                                                                                        ; CLK      ;
; N/A   ; None         ; 1.519 ns   ; RST         ; pc[7]                                                                                            ; CLK      ;
; N/A   ; None         ; 1.519 ns   ; RST         ; pc[8]                                                                                            ; CLK      ;
; N/A   ; None         ; 1.519 ns   ; RST         ; pc[9]                                                                                            ; CLK      ;
; N/A   ; None         ; 1.519 ns   ; RST         ; pc[10]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.519 ns   ; RST         ; pc[11]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.519 ns   ; RST         ; pc[12]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.512 ns   ; RST         ; pc[22]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[0]                                                                                            ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[1]                                                                                            ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[2]                                                                                            ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[3]                                                                                            ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[4]                                                                                            ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[6]                                                                                            ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[19]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[20]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[21]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[23]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[24]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.498 ns   ; RST         ; pc[25]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.156 ns   ; RST         ; pc[13]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.156 ns   ; RST         ; pc[14]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.156 ns   ; RST         ; pc[15]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.156 ns   ; RST         ; pc[16]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.156 ns   ; RST         ; pc[17]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.156 ns   ; RST         ; pc[18]                                                                                           ; CLK      ;
; N/A   ; None         ; 0.911 ns   ; RST         ; pc[5]                                                                                            ; CLK      ;
; N/A   ; None         ; 0.896 ns   ; RST         ; pc[26]                                                                                           ; CLK      ;
; N/A   ; None         ; 0.896 ns   ; RST         ; pc[27]                                                                                           ; CLK      ;
; N/A   ; None         ; 0.896 ns   ; RST         ; pc[28]                                                                                           ; CLK      ;
; N/A   ; None         ; 0.896 ns   ; RST         ; pc[29]                                                                                           ; CLK      ;
; N/A   ; None         ; 0.896 ns   ; RST         ; pc[30]                                                                                           ; CLK      ;
; N/A   ; None         ; 0.896 ns   ; RST         ; pc[31]                                                                                           ; CLK      ;
; N/A   ; None         ; 0.616 ns   ; RST         ; state.010                                                                                        ; CLK      ;
; N/A   ; None         ; 0.296 ns   ; RST         ; state.001                                                                                        ; CLK      ;
; N/A   ; None         ; 0.296 ns   ; RST         ; state.100                                                                                        ; CLK      ;
; N/A   ; None         ; -0.007 ns  ; RST         ; state.011                                                                                        ; CLK      ;
+-------+--------------+------------+-------------+--------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                             ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 13.136 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[7]  ; CLK        ;
; N/A                                     ; None                                                ; 13.136 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[7]  ; CLK        ;
; N/A                                     ; None                                                ; 13.136 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[7]  ; CLK        ;
; N/A                                     ; None                                                ; 13.136 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[7]  ; CLK        ;
; N/A                                     ; None                                                ; 13.136 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[7]  ; CLK        ;
; N/A                                     ; None                                                ; 12.817 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[8]  ; CLK        ;
; N/A                                     ; None                                                ; 12.817 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[8]  ; CLK        ;
; N/A                                     ; None                                                ; 12.817 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[8]  ; CLK        ;
; N/A                                     ; None                                                ; 12.817 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[8]  ; CLK        ;
; N/A                                     ; None                                                ; 12.817 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[8]  ; CLK        ;
; N/A                                     ; None                                                ; 12.647 ns  ; instr[27]                                                                                        ; CS          ; CLK        ;
; N/A                                     ; None                                                ; 12.492 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[22] ; CLK        ;
; N/A                                     ; None                                                ; 12.492 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[22] ; CLK        ;
; N/A                                     ; None                                                ; 12.492 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[22] ; CLK        ;
; N/A                                     ; None                                                ; 12.492 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[22] ; CLK        ;
; N/A                                     ; None                                                ; 12.492 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[22] ; CLK        ;
; N/A                                     ; None                                                ; 12.436 ns  ; instr[27]                                                                                        ; WE          ; CLK        ;
; N/A                                     ; None                                                ; 12.341 ns  ; instr[26]                                                                                        ; CS          ; CLK        ;
; N/A                                     ; None                                                ; 12.302 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[27] ; CLK        ;
; N/A                                     ; None                                                ; 12.302 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[27] ; CLK        ;
; N/A                                     ; None                                                ; 12.302 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[27] ; CLK        ;
; N/A                                     ; None                                                ; 12.302 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[27] ; CLK        ;
; N/A                                     ; None                                                ; 12.302 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[27] ; CLK        ;
; N/A                                     ; None                                                ; 12.296 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[11] ; CLK        ;
; N/A                                     ; None                                                ; 12.296 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[11] ; CLK        ;
; N/A                                     ; None                                                ; 12.296 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[11] ; CLK        ;
; N/A                                     ; None                                                ; 12.296 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[11] ; CLK        ;
; N/A                                     ; None                                                ; 12.296 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[11] ; CLK        ;
; N/A                                     ; None                                                ; 12.178 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[30] ; CLK        ;
; N/A                                     ; None                                                ; 12.178 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[30] ; CLK        ;
; N/A                                     ; None                                                ; 12.178 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[30] ; CLK        ;
; N/A                                     ; None                                                ; 12.178 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[30] ; CLK        ;
; N/A                                     ; None                                                ; 12.178 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[30] ; CLK        ;
; N/A                                     ; None                                                ; 12.140 ns  ; state.000                                                                                        ; ADDR[13]    ; CLK        ;
; N/A                                     ; None                                                ; 12.130 ns  ; instr[26]                                                                                        ; WE          ; CLK        ;
; N/A                                     ; None                                                ; 12.036 ns  ; instr[28]                                                                                        ; CS          ; CLK        ;
; N/A                                     ; None                                                ; 11.980 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[13] ; CLK        ;
; N/A                                     ; None                                                ; 11.980 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[13] ; CLK        ;
; N/A                                     ; None                                                ; 11.980 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[13] ; CLK        ;
; N/A                                     ; None                                                ; 11.980 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[13] ; CLK        ;
; N/A                                     ; None                                                ; 11.980 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[13] ; CLK        ;
; N/A                                     ; None                                                ; 11.929 ns  ; state.000                                                                                        ; ADDR[31]    ; CLK        ;
; N/A                                     ; None                                                ; 11.899 ns  ; instr[27]                                                                                        ; Mem_Bus[7]  ; CLK        ;
; N/A                                     ; None                                                ; 11.889 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[23] ; CLK        ;
; N/A                                     ; None                                                ; 11.889 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[23] ; CLK        ;
; N/A                                     ; None                                                ; 11.889 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[23] ; CLK        ;
; N/A                                     ; None                                                ; 11.889 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[23] ; CLK        ;
; N/A                                     ; None                                                ; 11.889 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[23] ; CLK        ;
; N/A                                     ; None                                                ; 11.885 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[1]  ; CLK        ;
; N/A                                     ; None                                                ; 11.885 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[1]  ; CLK        ;
; N/A                                     ; None                                                ; 11.885 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[1]  ; CLK        ;
; N/A                                     ; None                                                ; 11.885 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[1]  ; CLK        ;
; N/A                                     ; None                                                ; 11.885 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[1]  ; CLK        ;
; N/A                                     ; None                                                ; 11.840 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[25] ; CLK        ;
; N/A                                     ; None                                                ; 11.840 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[25] ; CLK        ;
; N/A                                     ; None                                                ; 11.840 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[25] ; CLK        ;
; N/A                                     ; None                                                ; 11.840 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[25] ; CLK        ;
; N/A                                     ; None                                                ; 11.840 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[25] ; CLK        ;
; N/A                                     ; None                                                ; 11.839 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[4]  ; CLK        ;
; N/A                                     ; None                                                ; 11.839 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[4]  ; CLK        ;
; N/A                                     ; None                                                ; 11.839 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[4]  ; CLK        ;
; N/A                                     ; None                                                ; 11.839 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[4]  ; CLK        ;
; N/A                                     ; None                                                ; 11.839 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[4]  ; CLK        ;
; N/A                                     ; None                                                ; 11.825 ns  ; instr[28]                                                                                        ; WE          ; CLK        ;
; N/A                                     ; None                                                ; 11.821 ns  ; instr[27]                                                                                        ; Mem_Bus[13] ; CLK        ;
; N/A                                     ; None                                                ; 11.821 ns  ; instr[27]                                                                                        ; Mem_Bus[11] ; CLK        ;
; N/A                                     ; None                                                ; 11.793 ns  ; instr[27]                                                                                        ; Mem_Bus[8]  ; CLK        ;
; N/A                                     ; None                                                ; 11.789 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[3]  ; CLK        ;
; N/A                                     ; None                                                ; 11.789 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[3]  ; CLK        ;
; N/A                                     ; None                                                ; 11.789 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[3]  ; CLK        ;
; N/A                                     ; None                                                ; 11.789 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[3]  ; CLK        ;
; N/A                                     ; None                                                ; 11.789 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[3]  ; CLK        ;
; N/A                                     ; None                                                ; 11.773 ns  ; instr[27]                                                                                        ; Mem_Bus[10] ; CLK        ;
; N/A                                     ; None                                                ; 11.699 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[26] ; CLK        ;
; N/A                                     ; None                                                ; 11.699 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[26] ; CLK        ;
; N/A                                     ; None                                                ; 11.699 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[26] ; CLK        ;
; N/A                                     ; None                                                ; 11.699 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[26] ; CLK        ;
; N/A                                     ; None                                                ; 11.699 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[26] ; CLK        ;
; N/A                                     ; None                                                ; 11.696 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[31] ; CLK        ;
; N/A                                     ; None                                                ; 11.696 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[31] ; CLK        ;
; N/A                                     ; None                                                ; 11.696 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[31] ; CLK        ;
; N/A                                     ; None                                                ; 11.696 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[31] ; CLK        ;
; N/A                                     ; None                                                ; 11.696 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[31] ; CLK        ;
; N/A                                     ; None                                                ; 11.688 ns  ; instr[27]                                                                                        ; Mem_Bus[17] ; CLK        ;
; N/A                                     ; None                                                ; 11.688 ns  ; instr[27]                                                                                        ; Mem_Bus[21] ; CLK        ;
; N/A                                     ; None                                                ; 11.647 ns  ; instr[27]                                                                                        ; Mem_Bus[24] ; CLK        ;
; N/A                                     ; None                                                ; 11.647 ns  ; instr[27]                                                                                        ; Mem_Bus[28] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[24] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[24] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[24] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[24] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[24] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[15] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[15] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[15] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[15] ; CLK        ;
; N/A                                     ; None                                                ; 11.618 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[15] ; CLK        ;
; N/A                                     ; None                                                ; 11.613 ns  ; instr[27]                                                                                        ; Mem_Bus[29] ; CLK        ;
; N/A                                     ; None                                                ; 11.609 ns  ; instr[27]                                                                                        ; Mem_Bus[25] ; CLK        ;
; N/A                                     ; None                                                ; 11.603 ns  ; instr[27]                                                                                        ; Mem_Bus[23] ; CLK        ;
; N/A                                     ; None                                                ; 11.603 ns  ; instr[27]                                                                                        ; Mem_Bus[0]  ; CLK        ;
; N/A                                     ; None                                                ; 11.602 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[6]  ; CLK        ;
; N/A                                     ; None                                                ; 11.602 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[6]  ; CLK        ;
; N/A                                     ; None                                                ; 11.602 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[6]  ; CLK        ;
; N/A                                     ; None                                                ; 11.602 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[6]  ; CLK        ;
; N/A                                     ; None                                                ; 11.602 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[6]  ; CLK        ;
; N/A                                     ; None                                                ; 11.602 ns  ; instr[30]                                                                                        ; CS          ; CLK        ;
; N/A                                     ; None                                                ; 11.593 ns  ; instr[26]                                                                                        ; Mem_Bus[7]  ; CLK        ;
; N/A                                     ; None                                                ; 11.560 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[2]  ; CLK        ;
; N/A                                     ; None                                                ; 11.560 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[2]  ; CLK        ;
; N/A                                     ; None                                                ; 11.560 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[2]  ; CLK        ;
; N/A                                     ; None                                                ; 11.560 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[2]  ; CLK        ;
; N/A                                     ; None                                                ; 11.560 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[2]  ; CLK        ;
; N/A                                     ; None                                                ; 11.542 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[29] ; CLK        ;
; N/A                                     ; None                                                ; 11.542 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[29] ; CLK        ;
; N/A                                     ; None                                                ; 11.542 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[29] ; CLK        ;
; N/A                                     ; None                                                ; 11.542 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[29] ; CLK        ;
; N/A                                     ; None                                                ; 11.542 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[29] ; CLK        ;
; N/A                                     ; None                                                ; 11.532 ns  ; instr[31]                                                                                        ; CS          ; CLK        ;
; N/A                                     ; None                                                ; 11.528 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[20] ; CLK        ;
; N/A                                     ; None                                                ; 11.528 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[20] ; CLK        ;
; N/A                                     ; None                                                ; 11.528 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[20] ; CLK        ;
; N/A                                     ; None                                                ; 11.528 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[20] ; CLK        ;
; N/A                                     ; None                                                ; 11.528 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[20] ; CLK        ;
; N/A                                     ; None                                                ; 11.515 ns  ; instr[26]                                                                                        ; Mem_Bus[13] ; CLK        ;
; N/A                                     ; None                                                ; 11.515 ns  ; instr[26]                                                                                        ; Mem_Bus[11] ; CLK        ;
; N/A                                     ; None                                                ; 11.496 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[0]  ; CLK        ;
; N/A                                     ; None                                                ; 11.496 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[0]  ; CLK        ;
; N/A                                     ; None                                                ; 11.496 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[0]  ; CLK        ;
; N/A                                     ; None                                                ; 11.496 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[0]  ; CLK        ;
; N/A                                     ; None                                                ; 11.496 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[0]  ; CLK        ;
; N/A                                     ; None                                                ; 11.487 ns  ; instr[26]                                                                                        ; Mem_Bus[8]  ; CLK        ;
; N/A                                     ; None                                                ; 11.485 ns  ; state.000                                                                                        ; ADDR[9]     ; CLK        ;
; N/A                                     ; None                                                ; 11.470 ns  ; instr[27]                                                                                        ; Mem_Bus[16] ; CLK        ;
; N/A                                     ; None                                                ; 11.467 ns  ; instr[26]                                                                                        ; Mem_Bus[10] ; CLK        ;
; N/A                                     ; None                                                ; 11.449 ns  ; instr[27]                                                                                        ; Mem_Bus[19] ; CLK        ;
; N/A                                     ; None                                                ; 11.449 ns  ; instr[27]                                                                                        ; Mem_Bus[27] ; CLK        ;
; N/A                                     ; None                                                ; 11.439 ns  ; state.000                                                                                        ; ADDR[28]    ; CLK        ;
; N/A                                     ; None                                                ; 11.431 ns  ; instr[27]                                                                                        ; Mem_Bus[12] ; CLK        ;
; N/A                                     ; None                                                ; 11.423 ns  ; state.000                                                                                        ; ADDR[10]    ; CLK        ;
; N/A                                     ; None                                                ; 11.421 ns  ; instr[27]                                                                                        ; Mem_Bus[5]  ; CLK        ;
; N/A                                     ; None                                                ; 11.401 ns  ; instr[27]                                                                                        ; Mem_Bus[14] ; CLK        ;
; N/A                                     ; None                                                ; 11.382 ns  ; instr[26]                                                                                        ; Mem_Bus[17] ; CLK        ;
; N/A                                     ; None                                                ; 11.382 ns  ; instr[26]                                                                                        ; Mem_Bus[21] ; CLK        ;
; N/A                                     ; None                                                ; 11.366 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[16] ; CLK        ;
; N/A                                     ; None                                                ; 11.366 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[16] ; CLK        ;
; N/A                                     ; None                                                ; 11.366 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[16] ; CLK        ;
; N/A                                     ; None                                                ; 11.366 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[16] ; CLK        ;
; N/A                                     ; None                                                ; 11.366 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[16] ; CLK        ;
; N/A                                     ; None                                                ; 11.364 ns  ; state.000                                                                                        ; ADDR[11]    ; CLK        ;
; N/A                                     ; None                                                ; 11.355 ns  ; alu_result_save[28]                                                                              ; ADDR[28]    ; CLK        ;
; N/A                                     ; None                                                ; 11.345 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[17] ; CLK        ;
; N/A                                     ; None                                                ; 11.345 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[17] ; CLK        ;
; N/A                                     ; None                                                ; 11.345 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[17] ; CLK        ;
; N/A                                     ; None                                                ; 11.345 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[17] ; CLK        ;
; N/A                                     ; None                                                ; 11.345 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[17] ; CLK        ;
; N/A                                     ; None                                                ; 11.341 ns  ; instr[26]                                                                                        ; Mem_Bus[24] ; CLK        ;
; N/A                                     ; None                                                ; 11.341 ns  ; instr[26]                                                                                        ; Mem_Bus[28] ; CLK        ;
; N/A                                     ; None                                                ; 11.337 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[10] ; CLK        ;
; N/A                                     ; None                                                ; 11.337 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[10] ; CLK        ;
; N/A                                     ; None                                                ; 11.337 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[10] ; CLK        ;
; N/A                                     ; None                                                ; 11.337 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[10] ; CLK        ;
; N/A                                     ; None                                                ; 11.337 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[10] ; CLK        ;
; N/A                                     ; None                                                ; 11.321 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[14] ; CLK        ;
; N/A                                     ; None                                                ; 11.321 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[14] ; CLK        ;
; N/A                                     ; None                                                ; 11.321 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[14] ; CLK        ;
; N/A                                     ; None                                                ; 11.321 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[14] ; CLK        ;
; N/A                                     ; None                                                ; 11.321 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[14] ; CLK        ;
; N/A                                     ; None                                                ; 11.321 ns  ; instr[31]                                                                                        ; WE          ; CLK        ;
; N/A                                     ; None                                                ; 11.319 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[5]  ; CLK        ;
; N/A                                     ; None                                                ; 11.319 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[5]  ; CLK        ;
; N/A                                     ; None                                                ; 11.319 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[5]  ; CLK        ;
; N/A                                     ; None                                                ; 11.319 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[5]  ; CLK        ;
; N/A                                     ; None                                                ; 11.319 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[5]  ; CLK        ;
; N/A                                     ; None                                                ; 11.315 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[28] ; CLK        ;
; N/A                                     ; None                                                ; 11.315 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[28] ; CLK        ;
; N/A                                     ; None                                                ; 11.315 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[28] ; CLK        ;
; N/A                                     ; None                                                ; 11.315 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[28] ; CLK        ;
; N/A                                     ; None                                                ; 11.315 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[28] ; CLK        ;
; N/A                                     ; None                                                ; 11.312 ns  ; state.000                                                                                        ; ADDR[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.311 ns  ; instr[29]                                                                                        ; WE          ; CLK        ;
; N/A                                     ; None                                                ; 11.307 ns  ; instr[26]                                                                                        ; Mem_Bus[29] ; CLK        ;
; N/A                                     ; None                                                ; 11.304 ns  ; state.000                                                                                        ; ADDR[12]    ; CLK        ;
; N/A                                     ; None                                                ; 11.303 ns  ; instr[26]                                                                                        ; Mem_Bus[25] ; CLK        ;
; N/A                                     ; None                                                ; 11.298 ns  ; state.000                                                                                        ; ADDR[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.297 ns  ; instr[26]                                                                                        ; Mem_Bus[23] ; CLK        ;
; N/A                                     ; None                                                ; 11.297 ns  ; instr[26]                                                                                        ; Mem_Bus[0]  ; CLK        ;
; N/A                                     ; None                                                ; 11.293 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[12] ; CLK        ;
; N/A                                     ; None                                                ; 11.293 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[12] ; CLK        ;
; N/A                                     ; None                                                ; 11.293 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[12] ; CLK        ;
; N/A                                     ; None                                                ; 11.293 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[12] ; CLK        ;
; N/A                                     ; None                                                ; 11.293 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[12] ; CLK        ;
; N/A                                     ; None                                                ; 11.288 ns  ; instr[28]                                                                                        ; Mem_Bus[7]  ; CLK        ;
; N/A                                     ; None                                                ; 11.283 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[21] ; CLK        ;
; N/A                                     ; None                                                ; 11.283 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg1 ; Mem_Bus[21] ; CLK        ;
; N/A                                     ; None                                                ; 11.283 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg2 ; Mem_Bus[21] ; CLK        ;
; N/A                                     ; None                                                ; 11.283 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg3 ; Mem_Bus[21] ; CLK        ;
; N/A                                     ; None                                                ; 11.283 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg4 ; Mem_Bus[21] ; CLK        ;
; N/A                                     ; None                                                ; 11.274 ns  ; state.000                                                                                        ; ADDR[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.271 ns  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Bus[18] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                  ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+-------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                  ;
+---------------+-------------+-----------+-------------+--------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                                                               ; To Clock ;
+---------------+-------------+-----------+-------------+--------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.255 ns  ; RST         ; state.011                                                                                        ; CLK      ;
; N/A           ; None        ; 0.002 ns  ; RST         ; pc[5]                                                                                            ; CLK      ;
; N/A           ; None        ; 0.002 ns  ; RST         ; pc[26]                                                                                           ; CLK      ;
; N/A           ; None        ; 0.002 ns  ; RST         ; pc[27]                                                                                           ; CLK      ;
; N/A           ; None        ; 0.002 ns  ; RST         ; pc[28]                                                                                           ; CLK      ;
; N/A           ; None        ; 0.002 ns  ; RST         ; pc[29]                                                                                           ; CLK      ;
; N/A           ; None        ; 0.002 ns  ; RST         ; pc[30]                                                                                           ; CLK      ;
; N/A           ; None        ; 0.002 ns  ; RST         ; pc[31]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.048 ns ; RST         ; state.001                                                                                        ; CLK      ;
; N/A           ; None        ; -0.048 ns ; RST         ; state.100                                                                                        ; CLK      ;
; N/A           ; None        ; -0.075 ns ; RST         ; pc[22]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.164 ns ; RST         ; pc[13]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.164 ns ; RST         ; pc[14]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.164 ns ; RST         ; pc[15]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.164 ns ; RST         ; pc[16]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.164 ns ; RST         ; pc[17]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.164 ns ; RST         ; pc[18]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.343 ns ; RST         ; pc[0]                                                                                            ; CLK      ;
; N/A           ; None        ; -0.343 ns ; RST         ; pc[1]                                                                                            ; CLK      ;
; N/A           ; None        ; -0.343 ns ; RST         ; pc[2]                                                                                            ; CLK      ;
; N/A           ; None        ; -0.343 ns ; RST         ; pc[3]                                                                                            ; CLK      ;
; N/A           ; None        ; -0.343 ns ; RST         ; pc[4]                                                                                            ; CLK      ;
; N/A           ; None        ; -0.343 ns ; RST         ; pc[6]                                                                                            ; CLK      ;
; N/A           ; None        ; -0.343 ns ; RST         ; pc[25]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.364 ns ; RST         ; pc[7]                                                                                            ; CLK      ;
; N/A           ; None        ; -0.364 ns ; RST         ; pc[8]                                                                                            ; CLK      ;
; N/A           ; None        ; -0.364 ns ; RST         ; pc[9]                                                                                            ; CLK      ;
; N/A           ; None        ; -0.364 ns ; RST         ; pc[10]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.364 ns ; RST         ; pc[11]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.364 ns ; RST         ; pc[12]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.368 ns ; RST         ; state.010                                                                                        ; CLK      ;
; N/A           ; None        ; -0.402 ns ; RST         ; pc[19]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.402 ns ; RST         ; pc[20]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.402 ns ; RST         ; pc[21]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.402 ns ; RST         ; pc[23]                                                                                           ; CLK      ;
; N/A           ; None        ; -0.402 ns ; RST         ; pc[24]                                                                                           ; CLK      ;
; N/A           ; None        ; -1.583 ns ; RST         ; state.000                                                                                        ; CLK      ;
; N/A           ; None        ; -3.720 ns ; Mem_Bus[14] ; instr[14]                                                                                        ; CLK      ;
; N/A           ; None        ; -3.788 ns ; Mem_Bus[30] ; instr[30]                                                                                        ; CLK      ;
; N/A           ; None        ; -3.797 ns ; Mem_Bus[24] ; instr[24]                                                                                        ; CLK      ;
; N/A           ; None        ; -3.808 ns ; Mem_Bus[12] ; instr[12]                                                                                        ; CLK      ;
; N/A           ; None        ; -3.861 ns ; Mem_Bus[4]  ; instr[4]                                                                                         ; CLK      ;
; N/A           ; None        ; -3.883 ns ; Mem_Bus[11] ; instr[11]                                                                                        ; CLK      ;
; N/A           ; None        ; -3.911 ns ; Mem_Bus[2]  ; instr[2]                                                                                         ; CLK      ;
; N/A           ; None        ; -3.945 ns ; Mem_Bus[22] ; instr[22]                                                                                        ; CLK      ;
; N/A           ; None        ; -3.962 ns ; Mem_Bus[17] ; instr[17]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.036 ns ; Mem_Bus[15] ; instr[15]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.127 ns ; Mem_Bus[26] ; instr[26]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.132 ns ; Mem_Bus[27] ; instr[27]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.164 ns ; Mem_Bus[19] ; instr[19]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.169 ns ; Mem_Bus[23] ; instr[23]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.179 ns ; Mem_Bus[3]  ; instr[3]                                                                                         ; CLK      ;
; N/A           ; None        ; -4.228 ns ; Mem_Bus[21] ; instr[21]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.237 ns ; Mem_Bus[18] ; instr[18]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.258 ns ; Mem_Bus[29] ; instr[29]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.279 ns ; Mem_Bus[5]  ; instr[5]                                                                                         ; CLK      ;
; N/A           ; None        ; -4.300 ns ; Mem_Bus[8]  ; instr[8]                                                                                         ; CLK      ;
; N/A           ; None        ; -4.307 ns ; Mem_Bus[31] ; instr[31]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.317 ns ; Mem_Bus[14] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLK      ;
; N/A           ; None        ; -4.369 ns ; Mem_Bus[10] ; instr[10]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.386 ns ; Mem_Bus[16] ; instr[16]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.406 ns ; Mem_Bus[7]  ; instr[7]                                                                                         ; CLK      ;
; N/A           ; None        ; -4.448 ns ; Mem_Bus[25] ; instr[25]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.449 ns ; Mem_Bus[5]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A           ; None        ; -4.454 ns ; Mem_Bus[20] ; instr[20]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.486 ns ; Mem_Bus[12] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg12 ; CLK      ;
; N/A           ; None        ; -4.561 ns ; Mem_Bus[0]  ; instr[0]                                                                                         ; CLK      ;
; N/A           ; None        ; -4.628 ns ; Mem_Bus[13] ; instr[13]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.639 ns ; Mem_Bus[13] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg13 ; CLK      ;
; N/A           ; None        ; -4.675 ns ; Mem_Bus[21] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg21 ; CLK      ;
; N/A           ; None        ; -4.678 ns ; Mem_Bus[9]  ; instr[9]                                                                                         ; CLK      ;
; N/A           ; None        ; -4.683 ns ; Mem_Bus[0]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -4.685 ns ; Mem_Bus[10] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg10 ; CLK      ;
; N/A           ; None        ; -4.711 ns ; Mem_Bus[16] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg16 ; CLK      ;
; N/A           ; None        ; -4.715 ns ; Mem_Bus[9]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLK      ;
; N/A           ; None        ; -4.728 ns ; Mem_Bus[28] ; instr[28]                                                                                        ; CLK      ;
; N/A           ; None        ; -4.739 ns ; Mem_Bus[29] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg29 ; CLK      ;
; N/A           ; None        ; -4.751 ns ; Mem_Bus[28] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg28 ; CLK      ;
; N/A           ; None        ; -4.766 ns ; Mem_Bus[24] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg24 ; CLK      ;
; N/A           ; None        ; -4.771 ns ; Mem_Bus[8]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLK      ;
; N/A           ; None        ; -4.776 ns ; Mem_Bus[5]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A           ; None        ; -4.806 ns ; Mem_Bus[11] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLK      ;
; N/A           ; None        ; -4.873 ns ; Mem_Bus[18] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg18 ; CLK      ;
; N/A           ; None        ; -4.911 ns ; Mem_Bus[17] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg17 ; CLK      ;
; N/A           ; None        ; -4.950 ns ; Mem_Bus[17] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg17 ; CLK      ;
; N/A           ; None        ; -4.975 ns ; Mem_Bus[23] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg23 ; CLK      ;
; N/A           ; None        ; -4.994 ns ; Mem_Bus[14] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg14 ; CLK      ;
; N/A           ; None        ; -4.995 ns ; Mem_Bus[10] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg10 ; CLK      ;
; N/A           ; None        ; -5.020 ns ; Mem_Bus[26] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg26 ; CLK      ;
; N/A           ; None        ; -5.022 ns ; Mem_Bus[15] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg15 ; CLK      ;
; N/A           ; None        ; -5.035 ns ; Mem_Bus[21] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg21 ; CLK      ;
; N/A           ; None        ; -5.055 ns ; Mem_Bus[1]  ; instr[1]                                                                                         ; CLK      ;
; N/A           ; None        ; -5.056 ns ; Mem_Bus[6]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -5.059 ns ; Mem_Bus[27] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg27 ; CLK      ;
; N/A           ; None        ; -5.064 ns ; Mem_Bus[16] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg16 ; CLK      ;
; N/A           ; None        ; -5.127 ns ; Mem_Bus[8]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg8  ; CLK      ;
; N/A           ; None        ; -5.143 ns ; Mem_Bus[19] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg19 ; CLK      ;
; N/A           ; None        ; -5.143 ns ; Mem_Bus[11] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg11 ; CLK      ;
; N/A           ; None        ; -5.147 ns ; Mem_Bus[12] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg12 ; CLK      ;
; N/A           ; None        ; -5.152 ns ; Mem_Bus[31] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg31 ; CLK      ;
; N/A           ; None        ; -5.185 ns ; Mem_Bus[7]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A           ; None        ; -5.216 ns ; Mem_Bus[18] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg18 ; CLK      ;
; N/A           ; None        ; -5.271 ns ; Mem_Bus[6]  ; instr[6]                                                                                         ; CLK      ;
; N/A           ; None        ; -5.322 ns ; Mem_Bus[23] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg23 ; CLK      ;
; N/A           ; None        ; -5.357 ns ; Mem_Bus[13] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg13 ; CLK      ;
; N/A           ; None        ; -5.367 ns ; Mem_Bus[26] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg26 ; CLK      ;
; N/A           ; None        ; -5.368 ns ; Mem_Bus[9]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg9  ; CLK      ;
; N/A           ; None        ; -5.374 ns ; Mem_Bus[30] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg30 ; CLK      ;
; N/A           ; None        ; -5.383 ns ; Mem_Bus[27] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg27 ; CLK      ;
; N/A           ; None        ; -5.403 ns ; Mem_Bus[25] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 ; CLK      ;
; N/A           ; None        ; -5.404 ns ; Mem_Bus[28] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg28 ; CLK      ;
; N/A           ; None        ; -5.505 ns ; Mem_Bus[31] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg31 ; CLK      ;
; N/A           ; None        ; -5.513 ns ; Mem_Bus[24] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg24 ; CLK      ;
; N/A           ; None        ; -5.526 ns ; Mem_Bus[7]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A           ; None        ; -5.586 ns ; Mem_Bus[1]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -5.590 ns ; Mem_Bus[3]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -5.616 ns ; Mem_Bus[3]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -5.653 ns ; Mem_Bus[4]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -5.657 ns ; Mem_Bus[4]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -5.695 ns ; Mem_Bus[20] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg20 ; CLK      ;
; N/A           ; None        ; -5.697 ns ; Mem_Bus[15] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg15 ; CLK      ;
; N/A           ; None        ; -5.718 ns ; Mem_Bus[30] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg30 ; CLK      ;
; N/A           ; None        ; -5.721 ns ; Mem_Bus[29] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg29 ; CLK      ;
; N/A           ; None        ; -5.732 ns ; Mem_Bus[6]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -5.733 ns ; Mem_Bus[1]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -5.738 ns ; Mem_Bus[2]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -5.762 ns ; Mem_Bus[0]  ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -5.782 ns ; Mem_Bus[2]  ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -6.093 ns ; Mem_Bus[22] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg22 ; CLK      ;
; N/A           ; None        ; -6.128 ns ; Mem_Bus[22] ; Register:REG|altsyncram:REG_rtl_0|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg22 ; CLK      ;
; N/A           ; None        ; -6.140 ns ; Mem_Bus[19] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg19 ; CLK      ;
; N/A           ; None        ; -6.387 ns ; Mem_Bus[20] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg20 ; CLK      ;
; N/A           ; None        ; -6.460 ns ; Mem_Bus[25] ; Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25 ; CLK      ;
+---------------+-------------+-----------+-------------+--------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 21 12:45:08 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 77.3 MHz between source memory "Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "pc[7]" (period= 12.936 ns)
    Info: + Longest memory to register delay is 12.635 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y18; Fanout = 32; MEM Node = 'Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y18; Fanout = 9; MEM Node = 'Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a20'
        Info: 3: + IC(2.183 ns) + CELL(0.521 ns) = 6.078 ns; Loc. = LCCOMB_X24_Y17_N22; Fanout = 2; COMB Node = 'Equal12~6'
        Info: 4: + IC(0.834 ns) + CELL(0.455 ns) = 7.367 ns; Loc. = LCCOMB_X23_Y17_N24; Fanout = 1; COMB Node = 'Equal12~10'
        Info: 5: + IC(0.319 ns) + CELL(0.512 ns) = 8.198 ns; Loc. = LCCOMB_X23_Y17_N0; Fanout = 1; COMB Node = 'Equal12~19'
        Info: 6: + IC(0.861 ns) + CELL(0.178 ns) = 9.237 ns; Loc. = LCCOMB_X22_Y18_N26; Fanout = 1; COMB Node = 'always0~1'
        Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 9.708 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 9; COMB Node = 'always0~2'
        Info: 8: + IC(0.964 ns) + CELL(0.319 ns) = 10.991 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 26; COMB Node = 'pc[14]~5'
        Info: 9: + IC(0.886 ns) + CELL(0.758 ns) = 12.635 ns; Loc. = LCFF_X24_Y16_N17; Fanout = 5; REG Node = 'pc[7]'
        Info: Total cell delay = 6.295 ns ( 49.82 % )
        Info: Total interconnect delay = 6.340 ns ( 50.18 % )
    Info: - Smallest clock skew is -0.105 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.858 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X24_Y16_N17; Fanout = 5; REG Node = 'pc[7]'
            Info: Total cell delay = 1.628 ns ( 56.96 % )
            Info: Total interconnect delay = 1.230 ns ( 43.04 % )
        Info: - Longest clock path from clock "CLK" to source memory is 2.963 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.916 ns) + CELL(0.783 ns) = 2.963 ns; Loc. = M4K_X17_Y18; Fanout = 32; MEM Node = 'Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 61.05 % )
            Info: Total interconnect delay = 1.154 ns ( 38.95 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for memory "Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25" (data pin = "Mem_Bus[25]", clock pin = "CLK") is 6.750 ns
    Info: + Longest pin to memory delay is 9.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D7; Fanout = 1; PIN Node = 'Mem_Bus[25]'
        Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X9_Y27_N2; Fanout = 2; COMB Node = 'Mem_Bus[25]~25'
        Info: 3: + IC(6.465 ns) + CELL(0.521 ns) = 7.829 ns; Loc. = LCCOMB_X16_Y17_N28; Fanout = 2; COMB Node = 'reg_in[25]~7'
        Info: 4: + IC(1.690 ns) + CELL(0.117 ns) = 9.636 ns; Loc. = M4K_X17_Y18; Fanout = 1; MEM Node = 'Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25'
        Info: Total cell delay = 1.481 ns ( 15.37 % )
        Info: Total interconnect delay = 8.155 ns ( 84.63 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 2.926 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.916 ns) + CELL(0.746 ns) = 2.926 ns; Loc. = M4K_X17_Y18; Fanout = 1; MEM Node = 'Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~porta_datain_reg25'
        Info: Total cell delay = 1.772 ns ( 60.56 % )
        Info: Total interconnect delay = 1.154 ns ( 39.44 % )
Info: tco from clock "CLK" to destination pin "Mem_Bus[7]" through memory "Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0" is 13.136 ns
    Info: + Longest clock path from clock "CLK" to source memory is 2.963 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.916 ns) + CELL(0.783 ns) = 2.963 ns; Loc. = M4K_X17_Y18; Fanout = 32; MEM Node = 'Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 61.05 % )
        Info: Total interconnect delay = 1.154 ns ( 38.95 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 9.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y18; Fanout = 32; MEM Node = 'Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y18; Fanout = 6; MEM Node = 'Register:REG|altsyncram:REG_rtl_1|altsyncram_f7l1:auto_generated|ram_block1a7'
        Info: 3: + IC(3.569 ns) + CELL(2.996 ns) = 9.939 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'Mem_Bus[7]'
        Info: Total cell delay = 6.370 ns ( 64.09 % )
        Info: Total interconnect delay = 3.569 ns ( 35.91 % )
Info: th for register "state.011" (data pin = "RST", clock pin = "CLK") is 0.255 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 6; REG Node = 'state.011'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.892 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 39; PIN Node = 'RST'
        Info: 2: + IC(1.593 ns) + CELL(0.177 ns) = 2.796 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'state~10'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.892 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 6; REG Node = 'state.011'
        Info: Total cell delay = 1.299 ns ( 44.92 % )
        Info: Total interconnect delay = 1.593 ns ( 55.08 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Tue Nov 21 12:45:09 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


