###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID asicfab.ecn.purdue.edu)
#  Generated on:      Sat Nov 29 02:02:12 2025
#  Design:            top
#  Command:           create_clock_tree_spec -out_file /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/outputs/clocktree.spec
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Common UI
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

if { [get_db clock_trees] != {} } {
  error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# The following pins are clock sources
set_db port:clk .cts_is_sdc_clock_root true

# Clocks present at pin clk
#   clk (period 1.000ns) in timing_config default_emulate_constraint_mode([/scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/default_emulate_constraint_mode.sdc])
create_clock_tree -name clk -source clk -no_skew_group
set_db clock_tree:clk .cts_target_max_transition_time_sdc_early -index delay_corner:default_emulate_delay_corner 0.010
set_db clock_tree:clk .cts_target_max_transition_time_sdc_late -index delay_corner:default_emulate_delay_corner 0.010
# Clock period setting for source pin of clk
set_db port:clk .cts_clock_period 1

##############################################################################
##
## Timing connectivity based skew groups: off
##
##############################################################################
set_db cts_timing_connectivity_info {}

# Skew group to balance non generated clock:clk in timing_config:default_emulate_constraint_mode (sdc /scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/default_emulate_constraint_mode.sdc)
create_skew_group -name clk/default_emulate_constraint_mode -sources clk -auto_sinks
set_db skew_group:clk/default_emulate_constraint_mode .cts_skew_group_include_source_latency true
set_db skew_group:clk/default_emulate_constraint_mode .cts_skew_group_created_from_clock clk
set_db skew_group:clk/default_emulate_constraint_mode .cts_skew_group_created_from_constraint_modes {default_emulate_constraint_mode  }
set_db skew_group:clk/default_emulate_constraint_mode .cts_skew_group_created_from_delay_corners default_emulate_delay_corner

set_db net:clk .cts_ideal_net true
set_db port:clk .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db port:clk .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db port:clk .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db port:clk .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[10]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[10]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[10]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[10]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[9]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[9]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[9]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[9]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[8]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[8]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[8]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[8]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[7]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[7]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[7]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[7]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[6]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[6]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[6]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[6]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/counter_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[63]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[63]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[63]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[63]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[62]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[62]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[62]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[62]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[61]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[61]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[61]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[61]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[60]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[60]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[60]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[60]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[59]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[59]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[59]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[59]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[58]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[58]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[58]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[58]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[57]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[57]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[57]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[57]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[56]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[56]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[56]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[56]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[55]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[55]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[55]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[55]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[54]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[54]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[54]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[54]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[53]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[53]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[53]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[53]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[52]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[52]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[52]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[52]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[51]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[51]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[51]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[51]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[50]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[50]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[50]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[50]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[49]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[49]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[49]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[49]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[48]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[48]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[48]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[48]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[47]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[47]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[47]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[47]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[46]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[46]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[46]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[46]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[45]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[45]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[45]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[45]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[44]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[44]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[44]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[44]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[43]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[43]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[43]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[43]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[42]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[42]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[42]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[42]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[41]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[41]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[41]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[41]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[40]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[40]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[40]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[40]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[39]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[39]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[39]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[39]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[38]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[38]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[38]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[38]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[37]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[37]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[37]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[37]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[36]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[36]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[36]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[36]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[35]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[35]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[35]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[35]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[34]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[34]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[34]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[34]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[33]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[33]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[33]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[33]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[32]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[32]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[32]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[32]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[31]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[31]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[31]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[31]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[30]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[30]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[30]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[30]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[29]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[29]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[29]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[29]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[28]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[28]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[28]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[28]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[27]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[27]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[27]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[27]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[26]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[26]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[26]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[26]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[25]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[25]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[25]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[25]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[24]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[24]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[24]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[24]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[23]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[23]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[23]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[23]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[22]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[22]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[22]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[22]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[21]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[21]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[21]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[21]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[20]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[20]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[20]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[20]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[19]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[19]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[19]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[19]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[18]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[18]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[18]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[18]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[17]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[17]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[17]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[17]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[16]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[16]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[16]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[16]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[15]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[15]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[15]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[15]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[14]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[14]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[14]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[14]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[13]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[13]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[13]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[13]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[12]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[12]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[12]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[12]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[11]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[11]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[11]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[11]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[10]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[10]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[10]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[10]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[9]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[9]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[9]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[9]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[8]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[8]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[8]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[8]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[7]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[7]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[7]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[7]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[6]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[6]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[6]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[6]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_start_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[63][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[62][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[61][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[60][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[59][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[58][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[57][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[56][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[55][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[54][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[53][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[52][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[51][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[50][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[49][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[48][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[47][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[46][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[45][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[44][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[43][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[42][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[41][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[40][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[39][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[38][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[37][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[36][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[35][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[34][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[33][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[32][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[31][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[30][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[29][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[28][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[27][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[26][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[25][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[24][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[23][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[22][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[21][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[20][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[19][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[18][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[17][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[16][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[15][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[14][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[13][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[12][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[11][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[10][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[9][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[8][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[7][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[6][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[5][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[4][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[3][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[2][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[1][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][5]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][5]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][5]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][5]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][4]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][4]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][4]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][4]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][3]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][3]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][3]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][3]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/buffer_counters_reg[0][0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v1_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v2_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v3_reg/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[2]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[2]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[2]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[2]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[1]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[1]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[1]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[1]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/state_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/input_addr_reg[16]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/input_addr_reg[16]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/input_addr_reg[16]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/input_addr_reg[16]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/weight_addr_reg[0]/CK} .cts_annotated_transition_early_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/weight_addr_reg[0]/CK} .cts_annotated_transition_early_fall -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/weight_addr_reg[0]/CK} .cts_annotated_transition_late_rise -index delay_corner:default_emulate_delay_corner 0.000
set_db {pin:u_controller/weight_addr_reg[0]/CK} .cts_annotated_transition_late_fall -index delay_corner:default_emulate_delay_corner 0.000

check_clock_tree_convergence
# Restore the ILM status if possible
if { [get_db ccopt_auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

