<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab06_dwe.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="debouncer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="final_top_dwe.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="nso_dwe.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nso_dwe_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nso_dwe_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="nso_dwe_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nso_dwe_nso_dwe_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nso_dwe_nso_dwe_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nso_dwe_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="output_dwe.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="output_dwe_output_dwe_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="output_dwe_output_dwe_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="output_dwe_output_dwe_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="slowClk.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="state_machine_dwe.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_dwe.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_dwe.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_dwe.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_dwe.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_dwe.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="top_dwe.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_dwe.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_dwe.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_dwe.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_dwe.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_dwe.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_dwe.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_dwe.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_dwe.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_dwe.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_dwe.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_dwe.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_dwe.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_dwe.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_dwe.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_dwe.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_dwe.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="top_dwe.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_dwe.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_dwe.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_dwe_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_dwe_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_dwe_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_dwe_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_dwe_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_dwe_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_dwe_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_dwe_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_dwe_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_dwe_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_dwe_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_dwe_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_dwe_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_dwe_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_dwe_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_dwe_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1445470594" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1445470594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445542291" xil_pn:in_ck="2777453219248507605" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1445542291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="nso_test_final_dwe.v"/>
      <outfile xil_pn:name="output_final_test_dwe.v"/>
      <outfile xil_pn:name="slowClk.v"/>
    </transform>
    <transform xil_pn:end_ts="1445541856" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4142439357698645144" xil_pn:start_ts="1445541856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445544710" xil_pn:in_ck="-6212848408646301284" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7761905483875421408" xil_pn:start_ts="1445544708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="final_top_dwe.vf"/>
      <outfile xil_pn:name="nso_dwe.vf"/>
      <outfile xil_pn:name="output_dwe.vf"/>
      <outfile xil_pn:name="state_machine_dwe.vf"/>
    </transform>
    <transform xil_pn:end_ts="1445470596" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-229781513335119416" xil_pn:start_ts="1445470596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445544710" xil_pn:in_ck="3589319825874008199" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1445544710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="final_top_dwe.vf"/>
      <outfile xil_pn:name="nso_dwe.vf"/>
      <outfile xil_pn:name="nso_test_final_dwe.v"/>
      <outfile xil_pn:name="output_dwe.vf"/>
      <outfile xil_pn:name="output_final_test_dwe.v"/>
      <outfile xil_pn:name="slowClk.v"/>
      <outfile xil_pn:name="state_machine_dwe.vf"/>
      <outfile xil_pn:name="top_dwe.vf"/>
    </transform>
    <transform xil_pn:end_ts="1445544713" xil_pn:in_ck="3589319825874008199" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8291333822793148876" xil_pn:start_ts="1445544710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="output_dwe_output_dwe_sch_tb_beh.prj"/>
      <outfile xil_pn:name="output_dwe_output_dwe_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1445544713" xil_pn:in_ck="7854992553008692349" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3759773224552949743" xil_pn:start_ts="1445544713">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="output_dwe_output_dwe_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1445545986" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1445545986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445545988" xil_pn:in_ck="-6212848408646301284" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3437777037200784735" xil_pn:start_ts="1445545986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="final_top_dwe.vf"/>
      <outfile xil_pn:name="nso_dwe.vf"/>
      <outfile xil_pn:name="output_dwe.vf"/>
      <outfile xil_pn:name="state_machine_dwe.vf"/>
      <outfile xil_pn:name="top_dwe.vf"/>
    </transform>
    <transform xil_pn:end_ts="1445545988" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-229781513335119416" xil_pn:start_ts="1445545988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445545988" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1445545988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445545988" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7752853140113233641" xil_pn:start_ts="1445545988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445545988" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1445545988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445545988" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5073959637432710226" xil_pn:start_ts="1445545988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445545995" xil_pn:in_ck="-7176933321239206064" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="9145838174974528136" xil_pn:start_ts="1445545988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_dwe.jhd"/>
      <outfile xil_pn:name="top_dwe.lso"/>
      <outfile xil_pn:name="top_dwe.ngc"/>
      <outfile xil_pn:name="top_dwe.ngr"/>
      <outfile xil_pn:name="top_dwe.prj"/>
      <outfile xil_pn:name="top_dwe.stx"/>
      <outfile xil_pn:name="top_dwe.syr"/>
      <outfile xil_pn:name="top_dwe.xst"/>
      <outfile xil_pn:name="top_dwe_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1445545995" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981284235796500" xil_pn:start_ts="1445545995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445546000" xil_pn:in_ck="182976537502081752" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5347906502735151334" xil_pn:start_ts="1445545995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_dwe.bld"/>
      <outfile xil_pn:name="top_dwe.ngd"/>
      <outfile xil_pn:name="top_dwe_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1445546003" xil_pn:in_ck="182976537502081753" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-3037193059779134713" xil_pn:start_ts="1445546000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_dwe.pcf"/>
      <outfile xil_pn:name="top_dwe_map.map"/>
      <outfile xil_pn:name="top_dwe_map.mrp"/>
      <outfile xil_pn:name="top_dwe_map.ncd"/>
      <outfile xil_pn:name="top_dwe_map.ngm"/>
      <outfile xil_pn:name="top_dwe_map.xrpt"/>
      <outfile xil_pn:name="top_dwe_summary.xml"/>
      <outfile xil_pn:name="top_dwe_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1445546013" xil_pn:in_ck="6667794047632373362" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1445546003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_dwe.ncd"/>
      <outfile xil_pn:name="top_dwe.pad"/>
      <outfile xil_pn:name="top_dwe.par"/>
      <outfile xil_pn:name="top_dwe.ptwx"/>
      <outfile xil_pn:name="top_dwe.unroutes"/>
      <outfile xil_pn:name="top_dwe.xpi"/>
      <outfile xil_pn:name="top_dwe_pad.csv"/>
      <outfile xil_pn:name="top_dwe_pad.txt"/>
      <outfile xil_pn:name="top_dwe_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1445546020" xil_pn:in_ck="182976537502081621" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1445546013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_dwe.bgn"/>
      <outfile xil_pn:name="top_dwe.bit"/>
      <outfile xil_pn:name="top_dwe.drc"/>
      <outfile xil_pn:name="top_dwe.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1445546013" xil_pn:in_ck="182976537502081621" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1445546010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_dwe.twr"/>
      <outfile xil_pn:name="top_dwe.twx"/>
    </transform>
  </transforms>

</generated_project>
