<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsusbhs_dpram_in_DFT</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsusbhs_dpram_in_DFT'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsusbhs_dpram_in_DFT')">cdnsusbhs_dpram_in_DFT</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"><a href="mod959.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod959.html#Toggle" > 19.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod959.html#Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/soc_config_subsystem/cdnsusbhs_dpram_in_buf.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/soc_config_subsystem/cdnsusbhs_dpram_in_buf.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod959.html#inst_tag_47910"  onclick="showContent('inst_tag_47910')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN</a></td>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"><a href="mod959.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod959.html#Toggle" > 19.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod959.html#Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_cdnsusbhs_dpram_in_DFT'>
<hr>
<a name="inst_tag_47910"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_47910" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"><a href="mod959.html#Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod959.html#Toggle" > 19.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod959.html#Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.79</td>
<td class="s7 cl rt"> 72.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 27.25</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1600.html#inst_tag_82795" >U_CDNSUSBHS_USBHS_RAM</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88234" id="tag_urg_inst_88234">\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></td>
<td class="s5 cl rt"> 55.12</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 41.08</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88235" id="tag_urg_inst_88235">\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></td>
<td class="s5 cl rt"> 52.59</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 30.97</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88236" id="tag_urg_inst_88236">\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></td>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88237" id="tag_urg_inst_88237">\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></td>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88238" id="tag_urg_inst_88238">\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></td>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88239" id="tag_urg_inst_88239">\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></td>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88240" id="tag_urg_inst_88240">\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></td>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88241" id="tag_urg_inst_88241">\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></td>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsusbhs_dpram_in_DFT'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod959.html" >cdnsusbhs_dpram_in_DFT</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>24</td><td>18</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>608</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>700</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>792</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>884</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>976</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1068</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1160</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1252</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
607                             @(posedge clkb)
608        1/1                  if ((!ceb_n[mem_inst_num]))
609        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;
610                             else
611        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
612                            
613                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1(       
614                                 .A_A(addra[8:0]),       
615                                 .A_B(addrb[8:0]),       
616                                 .BYWE_N_A(byte_en_n),       
617                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
618                                 .CE_N_A(cea_n[mem_inst_num]),       
619                                 .CE_N_B(ceb_n[mem_inst_num]),       
620                                 .CLK_A(clka),       
621                                 .CLK_A_int(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_CLK_A_int),       
622                                 .CLK_B(clkb),       
623                                 .CLK_B_int(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_CLK_B_int),       
624                                 .DI_A(dina),       
625                                 .DI_B(32'h0),       
626                                 .DO_A(_dp_512x32__0__ep_buf_u_DO_A),       
627                                 .DO_B(dob_w[mem_inst_num]),       
628                                 .GWE_N_A(wea_n[mem_inst_num]),       
629                                 .GWE_N_B(1'b1),       
630                                 .OE_N_A(1'b0),       
631                                 .OE_N_B(1'b0),       
632                                 .biste_delayed(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_biste_delayed),       
633                                 .biste_r(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_biste_r),       
634                                 .capt_enA(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_capt_enA),       
635                                 .capt_enB(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_capt_enB),       
636                                 .dm0(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_dm0),       
637                                 .dm1(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_dm1),       
638                                 .dm2(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_dm2),       
639                                 .err_data_out(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_err_data_out),       
640                                 .int_A_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_A_A),       
641                                 .int_A_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_A_B),       
642                                 .int_BYWE_N_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_BYWE_N_A),       
643                                 .int_BYWE_N_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_BYWE_N_B),       
644                                 .int_CE_N_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_CE_N_A),       
645                                 .int_CE_N_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_CE_N_B),       
646                                 .int_DI_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_DI_A),       
647                                 .int_DI_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_DI_B),       
648                                 .int_GWE_N_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_GWE_N_A),       
649                                 .int_GWE_N_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_GWE_N_B),       
650                                 .int_OE_N_A(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_OE_N_A),       
651                                 .int_OE_N_B(_dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_int_OE_N_B),       
652                                 .t_addr_sh_bus(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_addr_sh_bus),       
653                                 .t_col_lsbA(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_col_lsbA),       
654                                 .t_col_lsbB(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_col_lsbB),       
655                                 .t_meA(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_meA),       
656                                 .t_meB(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_meB),       
657                                 .t_row_lsbA(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_row_lsbA),       
658                                 .t_row_lsbB(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_row_lsbB),       
659                                 .t_weA(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_weA),       
660                                 .t_weB(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_weB),       
661                                 .tclk_sms(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_tclk_sms),       
662                                 .tdc2bits(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_tdc2bits),       
663                                 .tdw2bitsA(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_tdw2bitsA),       
664                                 .tdw2bitsB(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_tdw2bitsB),       
665                                 .twem_short(_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_twem_short)       
666                             );
667                         end
668                     
669                         if(1) begin : \_dp_512x32_[1] 
670                         localparam mem_inst_num  = 1;
671                             assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
672                            
673                             assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
674                            
675                             assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
676                            
677                             // dual-port Endpoint RAM: port A - write op, port B - read op
678                             dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
679                                 .A_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_A_A),       
680                                 .A_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_A_B),       
681                                 .BYWE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_BYWE_N_A),       
682                                 .BYWE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_BYWE_N_B),       
683                                 .CE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_CE_N_A),       
684                                 .CE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_CE_N_B),       
685                                 .CLK_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_CLK_A_int),       
686                                 .CLK_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_CLK_B_int),       
687                                 .DI_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_DI_A),       
688                                 .DI_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_DI_B),       
689                                 .DO_A(_dp_512x32__1__ep_buf_u_DO_A),       
690                                 .DO_B(dob_w[mem_inst_num]),       
691                                 .GWE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_GWE_N_A),       
692                                 .GWE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_GWE_N_B),       
693                                 .OE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_OE_N_A),       
694                                 .OE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_OE_N_B),       
695                                 .T_RWM_A(margin_ctrl[5:3] ),       
696                                 .T_RWM_B(margin_ctrl[5:3] )       
697                             );
698                             always
699                             @(posedge clkb)
700        1/1                  if ((!ceb_n[mem_inst_num]))
701        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;
702                             else
703        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
704                            
705                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2(       
706                                 .A_A(addra[8:0]),       
707                                 .A_B(addrb[8:0]),       
708                                 .BYWE_N_A(byte_en_n),       
709                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
710                                 .CE_N_A(cea_n[mem_inst_num]),       
711                                 .CE_N_B(ceb_n[mem_inst_num]),       
712                                 .CLK_A(clka),       
713                                 .CLK_A_int(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_CLK_A_int),       
714                                 .CLK_B(clkb),       
715                                 .CLK_B_int(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_CLK_B_int),       
716                                 .DI_A(dina),       
717                                 .DI_B(32'h0),       
718                                 .DO_A(_dp_512x32__1__ep_buf_u_DO_A),       
719                                 .DO_B(dob_w[mem_inst_num]),       
720                                 .GWE_N_A(wea_n[mem_inst_num]),       
721                                 .GWE_N_B(1'b1),       
722                                 .OE_N_A(1'b0),       
723                                 .OE_N_B(1'b0),       
724                                 .biste_delayed(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_biste_delayed),       
725                                 .biste_r(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_biste_r),       
726                                 .capt_enA(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_capt_enA),       
727                                 .capt_enB(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_capt_enB),       
728                                 .dm0(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_dm0),       
729                                 .dm1(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_dm1),       
730                                 .dm2(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_dm2),       
731                                 .err_data_out(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_err_data_out),       
732                                 .int_A_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_A_A),       
733                                 .int_A_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_A_B),       
734                                 .int_BYWE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_BYWE_N_A),       
735                                 .int_BYWE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_BYWE_N_B),       
736                                 .int_CE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_CE_N_A),       
737                                 .int_CE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_CE_N_B),       
738                                 .int_DI_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_DI_A),       
739                                 .int_DI_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_DI_B),       
740                                 .int_GWE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_GWE_N_A),       
741                                 .int_GWE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_GWE_N_B),       
742                                 .int_OE_N_A(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_OE_N_A),       
743                                 .int_OE_N_B(_dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_int_OE_N_B),       
744                                 .t_addr_sh_bus(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_addr_sh_bus),       
745                                 .t_col_lsbA(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_col_lsbA),       
746                                 .t_col_lsbB(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_col_lsbB),       
747                                 .t_meA(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_meA),       
748                                 .t_meB(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_meB),       
749                                 .t_row_lsbA(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_row_lsbA),       
750                                 .t_row_lsbB(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_row_lsbB),       
751                                 .t_weA(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_weA),       
752                                 .t_weB(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_weB),       
753                                 .tclk_sms(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_tclk_sms),       
754                                 .tdc2bits(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_tdc2bits),       
755                                 .tdw2bitsA(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_tdw2bitsA),       
756                                 .tdw2bitsB(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_tdw2bitsB),       
757                                 .twem_short(_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_twem_short)       
758                             );
759                         end
760                     
761                         if(1) begin : \_dp_512x32_[2] 
762                         localparam mem_inst_num  = 2;
763                             assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
764                            
765                             assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
766                            
767                             assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
768                            
769                             // dual-port Endpoint RAM: port A - write op, port B - read op
770                             dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
771                                 .A_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_A_A),       
772                                 .A_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_A_B),       
773                                 .BYWE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_BYWE_N_A),       
774                                 .BYWE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_BYWE_N_B),       
775                                 .CE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_CE_N_A),       
776                                 .CE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_CE_N_B),       
777                                 .CLK_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_CLK_A_int),       
778                                 .CLK_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_CLK_B_int),       
779                                 .DI_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_DI_A),       
780                                 .DI_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_DI_B),       
781                                 .DO_A(_dp_512x32__2__ep_buf_u_DO_A),       
782                                 .DO_B(dob_w[mem_inst_num]),       
783                                 .GWE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_GWE_N_A),       
784                                 .GWE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_GWE_N_B),       
785                                 .OE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_OE_N_A),       
786                                 .OE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_OE_N_B),       
787                                 .T_RWM_A(margin_ctrl[5:3] ),       
788                                 .T_RWM_B(margin_ctrl[5:3] )       
789                             );
790                             always
791                             @(posedge clkb)
792        1/1                  if ((!ceb_n[mem_inst_num]))
793        <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
794                             else
795        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
796                            
797                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3(       
798                                 .A_A(addra[8:0]),       
799                                 .A_B(addrb[8:0]),       
800                                 .BYWE_N_A(byte_en_n),       
801                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
802                                 .CE_N_A(cea_n[mem_inst_num]),       
803                                 .CE_N_B(ceb_n[mem_inst_num]),       
804                                 .CLK_A(clka),       
805                                 .CLK_A_int(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_CLK_A_int),       
806                                 .CLK_B(clkb),       
807                                 .CLK_B_int(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_CLK_B_int),       
808                                 .DI_A(dina),       
809                                 .DI_B(32'h0),       
810                                 .DO_A(_dp_512x32__2__ep_buf_u_DO_A),       
811                                 .DO_B(dob_w[mem_inst_num]),       
812                                 .GWE_N_A(wea_n[mem_inst_num]),       
813                                 .GWE_N_B(1'b1),       
814                                 .OE_N_A(1'b0),       
815                                 .OE_N_B(1'b0),       
816                                 .biste_delayed(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_biste_delayed),       
817                                 .biste_r(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_biste_r),       
818                                 .capt_enA(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_capt_enA),       
819                                 .capt_enB(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_capt_enB),       
820                                 .dm0(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_dm0),       
821                                 .dm1(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_dm1),       
822                                 .dm2(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_dm2),       
823                                 .err_data_out(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_err_data_out),       
824                                 .int_A_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_A_A),       
825                                 .int_A_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_A_B),       
826                                 .int_BYWE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_BYWE_N_A),       
827                                 .int_BYWE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_BYWE_N_B),       
828                                 .int_CE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_CE_N_A),       
829                                 .int_CE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_CE_N_B),       
830                                 .int_DI_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_DI_A),       
831                                 .int_DI_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_DI_B),       
832                                 .int_GWE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_GWE_N_A),       
833                                 .int_GWE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_GWE_N_B),       
834                                 .int_OE_N_A(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_OE_N_A),       
835                                 .int_OE_N_B(_dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_int_OE_N_B),       
836                                 .t_addr_sh_bus(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_addr_sh_bus),       
837                                 .t_col_lsbA(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_col_lsbA),       
838                                 .t_col_lsbB(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_col_lsbB),       
839                                 .t_meA(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_meA),       
840                                 .t_meB(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_meB),       
841                                 .t_row_lsbA(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_row_lsbA),       
842                                 .t_row_lsbB(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_row_lsbB),       
843                                 .t_weA(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_weA),       
844                                 .t_weB(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_weB),       
845                                 .tclk_sms(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_tclk_sms),       
846                                 .tdc2bits(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_tdc2bits),       
847                                 .tdw2bitsA(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_tdw2bitsA),       
848                                 .tdw2bitsB(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_tdw2bitsB),       
849                                 .twem_short(_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_twem_short)       
850                             );
851                         end
852                     
853                         if(1) begin : \_dp_512x32_[3] 
854                         localparam mem_inst_num  = 3;
855                             assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
856                            
857                             assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
858                            
859                             assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
860                            
861                             // dual-port Endpoint RAM: port A - write op, port B - read op
862                             dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
863                                 .A_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_A_A),       
864                                 .A_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_A_B),       
865                                 .BYWE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_BYWE_N_A),       
866                                 .BYWE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_BYWE_N_B),       
867                                 .CE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_CE_N_A),       
868                                 .CE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_CE_N_B),       
869                                 .CLK_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_CLK_A_int),       
870                                 .CLK_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_CLK_B_int),       
871                                 .DI_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_DI_A),       
872                                 .DI_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_DI_B),       
873                                 .DO_A(_dp_512x32__3__ep_buf_u_DO_A),       
874                                 .DO_B(dob_w[mem_inst_num]),       
875                                 .GWE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_GWE_N_A),       
876                                 .GWE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_GWE_N_B),       
877                                 .OE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_OE_N_A),       
878                                 .OE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_OE_N_B),       
879                                 .T_RWM_A(margin_ctrl[5:3] ),       
880                                 .T_RWM_B(margin_ctrl[5:3] )       
881                             );
882                             always
883                             @(posedge clkb)
884        1/1                  if ((!ceb_n[mem_inst_num]))
885        <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
886                             else
887        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
888                            
889                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4(       
890                                 .A_A(addra[8:0]),       
891                                 .A_B(addrb[8:0]),       
892                                 .BYWE_N_A(byte_en_n),       
893                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
894                                 .CE_N_A(cea_n[mem_inst_num]),       
895                                 .CE_N_B(ceb_n[mem_inst_num]),       
896                                 .CLK_A(clka),       
897                                 .CLK_A_int(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_CLK_A_int),       
898                                 .CLK_B(clkb),       
899                                 .CLK_B_int(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_CLK_B_int),       
900                                 .DI_A(dina),       
901                                 .DI_B(32'h0),       
902                                 .DO_A(_dp_512x32__3__ep_buf_u_DO_A),       
903                                 .DO_B(dob_w[mem_inst_num]),       
904                                 .GWE_N_A(wea_n[mem_inst_num]),       
905                                 .GWE_N_B(1'b1),       
906                                 .OE_N_A(1'b0),       
907                                 .OE_N_B(1'b0),       
908                                 .biste_delayed(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_biste_delayed),       
909                                 .biste_r(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_biste_r),       
910                                 .capt_enA(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_capt_enA),       
911                                 .capt_enB(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_capt_enB),       
912                                 .dm0(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_dm0),       
913                                 .dm1(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_dm1),       
914                                 .dm2(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_dm2),       
915                                 .err_data_out(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_err_data_out),       
916                                 .int_A_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_A_A),       
917                                 .int_A_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_A_B),       
918                                 .int_BYWE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_BYWE_N_A),       
919                                 .int_BYWE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_BYWE_N_B),       
920                                 .int_CE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_CE_N_A),       
921                                 .int_CE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_CE_N_B),       
922                                 .int_DI_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_DI_A),       
923                                 .int_DI_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_DI_B),       
924                                 .int_GWE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_GWE_N_A),       
925                                 .int_GWE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_GWE_N_B),       
926                                 .int_OE_N_A(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_OE_N_A),       
927                                 .int_OE_N_B(_dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_int_OE_N_B),       
928                                 .t_addr_sh_bus(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_addr_sh_bus),       
929                                 .t_col_lsbA(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_col_lsbA),       
930                                 .t_col_lsbB(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_col_lsbB),       
931                                 .t_meA(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_meA),       
932                                 .t_meB(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_meB),       
933                                 .t_row_lsbA(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_row_lsbA),       
934                                 .t_row_lsbB(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_row_lsbB),       
935                                 .t_weA(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_weA),       
936                                 .t_weB(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_weB),       
937                                 .tclk_sms(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_tclk_sms),       
938                                 .tdc2bits(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_tdc2bits),       
939                                 .tdw2bitsA(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_tdw2bitsA),       
940                                 .tdw2bitsB(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_tdw2bitsB),       
941                                 .twem_short(_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_twem_short)       
942                             );
943                         end
944                     
945                         if(1) begin : \_dp_512x32_[4] 
946                         localparam mem_inst_num  = 4;
947                             assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
948                            
949                             assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
950                            
951                             assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
952                            
953                             // dual-port Endpoint RAM: port A - write op, port B - read op
954                             dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
955                                 .A_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_A_A),       
956                                 .A_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_A_B),       
957                                 .BYWE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_BYWE_N_A),       
958                                 .BYWE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_BYWE_N_B),       
959                                 .CE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_CE_N_A),       
960                                 .CE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_CE_N_B),       
961                                 .CLK_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_CLK_A_int),       
962                                 .CLK_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_CLK_B_int),       
963                                 .DI_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_DI_A),       
964                                 .DI_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_DI_B),       
965                                 .DO_A(_dp_512x32__4__ep_buf_u_DO_A),       
966                                 .DO_B(dob_w[mem_inst_num]),       
967                                 .GWE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_GWE_N_A),       
968                                 .GWE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_GWE_N_B),       
969                                 .OE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_OE_N_A),       
970                                 .OE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_OE_N_B),       
971                                 .T_RWM_A(margin_ctrl[5:3] ),       
972                                 .T_RWM_B(margin_ctrl[5:3] )       
973                             );
974                             always
975                             @(posedge clkb)
976        1/1                  if ((!ceb_n[mem_inst_num]))
977        <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
978                             else
979        1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
980                            
981                             wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5(       
982                                 .A_A(addra[8:0]),       
983                                 .A_B(addrb[8:0]),       
984                                 .BYWE_N_A(byte_en_n),       
985                                 .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
986                                 .CE_N_A(cea_n[mem_inst_num]),       
987                                 .CE_N_B(ceb_n[mem_inst_num]),       
988                                 .CLK_A(clka),       
989                                 .CLK_A_int(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_CLK_A_int),       
990                                 .CLK_B(clkb),       
991                                 .CLK_B_int(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_CLK_B_int),       
992                                 .DI_A(dina),       
993                                 .DI_B(32'h0),       
994                                 .DO_A(_dp_512x32__4__ep_buf_u_DO_A),       
995                                 .DO_B(dob_w[mem_inst_num]),       
996                                 .GWE_N_A(wea_n[mem_inst_num]),       
997                                 .GWE_N_B(1'b1),       
998                                 .OE_N_A(1'b0),       
999                                 .OE_N_B(1'b0),       
1000                                .biste_delayed(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_biste_delayed),       
1001                                .biste_r(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_biste_r),       
1002                                .capt_enA(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_capt_enA),       
1003                                .capt_enB(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_capt_enB),       
1004                                .dm0(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_dm0),       
1005                                .dm1(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_dm1),       
1006                                .dm2(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_dm2),       
1007                                .err_data_out(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_err_data_out),       
1008                                .int_A_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_A_A),       
1009                                .int_A_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_A_B),       
1010                                .int_BYWE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_BYWE_N_A),       
1011                                .int_BYWE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_BYWE_N_B),       
1012                                .int_CE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_CE_N_A),       
1013                                .int_CE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_CE_N_B),       
1014                                .int_DI_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_DI_A),       
1015                                .int_DI_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_DI_B),       
1016                                .int_GWE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_GWE_N_A),       
1017                                .int_GWE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_GWE_N_B),       
1018                                .int_OE_N_A(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_OE_N_A),       
1019                                .int_OE_N_B(_dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_int_OE_N_B),       
1020                                .t_addr_sh_bus(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_addr_sh_bus),       
1021                                .t_col_lsbA(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_col_lsbA),       
1022                                .t_col_lsbB(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_col_lsbB),       
1023                                .t_meA(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_meA),       
1024                                .t_meB(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_meB),       
1025                                .t_row_lsbA(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_row_lsbA),       
1026                                .t_row_lsbB(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_row_lsbB),       
1027                                .t_weA(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_weA),       
1028                                .t_weB(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_weB),       
1029                                .tclk_sms(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_tclk_sms),       
1030                                .tdc2bits(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_tdc2bits),       
1031                                .tdw2bitsA(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_tdw2bitsA),       
1032                                .tdw2bitsB(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_tdw2bitsB),       
1033                                .twem_short(_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_twem_short)       
1034                            );
1035                        end
1036                    
1037                        if(1) begin : \_dp_512x32_[5] 
1038                        localparam mem_inst_num  = 5;
1039                            assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1040                           
1041                            assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1042                           
1043                            assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1044                           
1045                            // dual-port Endpoint RAM: port A - write op, port B - read op
1046                            dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
1047                                .A_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_A_A),       
1048                                .A_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_A_B),       
1049                                .BYWE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_BYWE_N_A),       
1050                                .BYWE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_BYWE_N_B),       
1051                                .CE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_CE_N_A),       
1052                                .CE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_CE_N_B),       
1053                                .CLK_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_CLK_A_int),       
1054                                .CLK_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_CLK_B_int),       
1055                                .DI_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_DI_A),       
1056                                .DI_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_DI_B),       
1057                                .DO_A(_dp_512x32__5__ep_buf_u_DO_A),       
1058                                .DO_B(dob_w[mem_inst_num]),       
1059                                .GWE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_GWE_N_A),       
1060                                .GWE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_GWE_N_B),       
1061                                .OE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_OE_N_A),       
1062                                .OE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_OE_N_B),       
1063                                .T_RWM_A(margin_ctrl[5:3] ),       
1064                                .T_RWM_B(margin_ctrl[5:3] )       
1065                            );
1066                            always
1067                            @(posedge clkb)
1068       1/1                  if ((!ceb_n[mem_inst_num]))
1069       <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
1070                            else
1071       1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
1072                           
1073                            wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6(       
1074                                .A_A(addra[8:0]),       
1075                                .A_B(addrb[8:0]),       
1076                                .BYWE_N_A(byte_en_n),       
1077                                .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
1078                                .CE_N_A(cea_n[mem_inst_num]),       
1079                                .CE_N_B(ceb_n[mem_inst_num]),       
1080                                .CLK_A(clka),       
1081                                .CLK_A_int(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_CLK_A_int),       
1082                                .CLK_B(clkb),       
1083                                .CLK_B_int(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_CLK_B_int),       
1084                                .DI_A(dina),       
1085                                .DI_B(32'h0),       
1086                                .DO_A(_dp_512x32__5__ep_buf_u_DO_A),       
1087                                .DO_B(dob_w[mem_inst_num]),       
1088                                .GWE_N_A(wea_n[mem_inst_num]),       
1089                                .GWE_N_B(1'b1),       
1090                                .OE_N_A(1'b0),       
1091                                .OE_N_B(1'b0),       
1092                                .biste_delayed(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_biste_delayed),       
1093                                .biste_r(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_biste_r),       
1094                                .capt_enA(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_capt_enA),       
1095                                .capt_enB(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_capt_enB),       
1096                                .dm0(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_dm0),       
1097                                .dm1(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_dm1),       
1098                                .dm2(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_dm2),       
1099                                .err_data_out(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_err_data_out),       
1100                                .int_A_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_A_A),       
1101                                .int_A_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_A_B),       
1102                                .int_BYWE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_BYWE_N_A),       
1103                                .int_BYWE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_BYWE_N_B),       
1104                                .int_CE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_CE_N_A),       
1105                                .int_CE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_CE_N_B),       
1106                                .int_DI_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_DI_A),       
1107                                .int_DI_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_DI_B),       
1108                                .int_GWE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_GWE_N_A),       
1109                                .int_GWE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_GWE_N_B),       
1110                                .int_OE_N_A(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_OE_N_A),       
1111                                .int_OE_N_B(_dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_int_OE_N_B),       
1112                                .t_addr_sh_bus(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_addr_sh_bus),       
1113                                .t_col_lsbA(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_col_lsbA),       
1114                                .t_col_lsbB(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_col_lsbB),       
1115                                .t_meA(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_meA),       
1116                                .t_meB(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_meB),       
1117                                .t_row_lsbA(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_row_lsbA),       
1118                                .t_row_lsbB(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_row_lsbB),       
1119                                .t_weA(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_weA),       
1120                                .t_weB(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_weB),       
1121                                .tclk_sms(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_tclk_sms),       
1122                                .tdc2bits(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_tdc2bits),       
1123                                .tdw2bitsA(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_tdw2bitsA),       
1124                                .tdw2bitsB(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_tdw2bitsB),       
1125                                .twem_short(_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_twem_short)       
1126                            );
1127                        end
1128                    
1129                        if(1) begin : \_dp_512x32_[6] 
1130                        localparam mem_inst_num  = 6;
1131                            assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1132                           
1133                            assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1134                           
1135                            assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1136                           
1137                            // dual-port Endpoint RAM: port A - write op, port B - read op
1138                            dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
1139                                .A_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_A_A),       
1140                                .A_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_A_B),       
1141                                .BYWE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_BYWE_N_A),       
1142                                .BYWE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_BYWE_N_B),       
1143                                .CE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_CE_N_A),       
1144                                .CE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_CE_N_B),       
1145                                .CLK_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_CLK_A_int),       
1146                                .CLK_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_CLK_B_int),       
1147                                .DI_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_DI_A),       
1148                                .DI_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_DI_B),       
1149                                .DO_A(_dp_512x32__6__ep_buf_u_DO_A),       
1150                                .DO_B(dob_w[mem_inst_num]),       
1151                                .GWE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_GWE_N_A),       
1152                                .GWE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_GWE_N_B),       
1153                                .OE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_OE_N_A),       
1154                                .OE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_OE_N_B),       
1155                                .T_RWM_A(margin_ctrl[5:3] ),       
1156                                .T_RWM_B(margin_ctrl[5:3] )       
1157                            );
1158                            always
1159                            @(posedge clkb)
1160       1/1                  if ((!ceb_n[mem_inst_num]))
1161       <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
1162                            else
1163       1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
1164                           
1165                            wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7(       
1166                                .A_A(addra[8:0]),       
1167                                .A_B(addrb[8:0]),       
1168                                .BYWE_N_A(byte_en_n),       
1169                                .BYWE_N_B({ (DATA_WIDTH / 8){ 1'b1} }),       
1170                                .CE_N_A(cea_n[mem_inst_num]),       
1171                                .CE_N_B(ceb_n[mem_inst_num]),       
1172                                .CLK_A(clka),       
1173                                .CLK_A_int(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_CLK_A_int),       
1174                                .CLK_B(clkb),       
1175                                .CLK_B_int(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_CLK_B_int),       
1176                                .DI_A(dina),       
1177                                .DI_B(32'h0),       
1178                                .DO_A(_dp_512x32__6__ep_buf_u_DO_A),       
1179                                .DO_B(dob_w[mem_inst_num]),       
1180                                .GWE_N_A(wea_n[mem_inst_num]),       
1181                                .GWE_N_B(1'b1),       
1182                                .OE_N_A(1'b0),       
1183                                .OE_N_B(1'b0),       
1184                                .biste_delayed(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_biste_delayed),       
1185                                .biste_r(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_biste_r),       
1186                                .capt_enA(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_capt_enA),       
1187                                .capt_enB(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_capt_enB),       
1188                                .dm0(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_dm0),       
1189                                .dm1(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_dm1),       
1190                                .dm2(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_dm2),       
1191                                .err_data_out(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_err_data_out),       
1192                                .int_A_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_A_A),       
1193                                .int_A_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_A_B),       
1194                                .int_BYWE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_BYWE_N_A),       
1195                                .int_BYWE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_BYWE_N_B),       
1196                                .int_CE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_CE_N_A),       
1197                                .int_CE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_CE_N_B),       
1198                                .int_DI_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_DI_A),       
1199                                .int_DI_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_DI_B),       
1200                                .int_GWE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_GWE_N_A),       
1201                                .int_GWE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_GWE_N_B),       
1202                                .int_OE_N_A(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_OE_N_A),       
1203                                .int_OE_N_B(_dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_int_OE_N_B),       
1204                                .t_addr_sh_bus(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_addr_sh_bus),       
1205                                .t_col_lsbA(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_col_lsbA),       
1206                                .t_col_lsbB(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_col_lsbB),       
1207                                .t_meA(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_meA),       
1208                                .t_meB(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_meB),       
1209                                .t_row_lsbA(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_row_lsbA),       
1210                                .t_row_lsbB(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_row_lsbB),       
1211                                .t_weA(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_weA),       
1212                                .t_weB(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_weB),       
1213                                .tclk_sms(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_tclk_sms),       
1214                                .tdc2bits(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_tdc2bits),       
1215                                .tdw2bitsA(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_tdw2bitsA),       
1216                                .tdw2bitsB(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_tdw2bitsB),       
1217                                .twem_short(_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_twem_short)       
1218                            );
1219                        end
1220                    
1221                        if(1) begin : \_dp_512x32_[7] 
1222                        localparam mem_inst_num  = 7;
1223                            assign wea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1224                           
1225                            assign cea_n[mem_inst_num] = (!((| wea) &amp; (addra[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1226                           
1227                            assign ceb_n[mem_inst_num] = (!(enb &amp; (addrb[(ADDR_WIDTH - 1):9] ==mem_inst_num)));
1228                           
1229                            // dual-port Endpoint RAM: port A - write op, port B - read op
1230                            dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc  ep_buf_u(       
1231                                .A_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_A_A),       
1232                                .A_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_A_B),       
1233                                .BYWE_N_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_BYWE_N_A),       
1234                                .BYWE_N_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_BYWE_N_B),       
1235                                .CE_N_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_CE_N_A),       
1236                                .CE_N_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_CE_N_B),       
1237                                .CLK_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_CLK_A_int),       
1238                                .CLK_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_CLK_B_int),       
1239                                .DI_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_DI_A),       
1240                                .DI_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_DI_B),       
1241                                .DO_A(_dp_512x32__7__ep_buf_u_DO_A),       
1242                                .DO_B(dob_w[mem_inst_num]),       
1243                                .GWE_N_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_GWE_N_A),       
1244                                .GWE_N_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_GWE_N_B),       
1245                                .OE_N_A(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_OE_N_A),       
1246                                .OE_N_B(_dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_int_OE_N_B),       
1247                                .T_RWM_A(margin_ctrl[5:3] ),       
1248                                .T_RWM_B(margin_ctrl[5:3] )       
1249                            );
1250                            always
1251                            @(posedge clkb)
1252       1/1                  if ((!ceb_n[mem_inst_num]))
1253       <font color = "red">0/1     ==>          mem_bank_rdsel[mem_inst_num] &lt;= 1'b1;</font>
1254                            else
1255       1/1                  mem_bank_rdsel[mem_inst_num] &lt;= 1'b0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod959.html" >cdnsusbhs_dpram_in_DFT</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">185</td>
<td class="rt">25</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1234</td>
<td class="rt">242</td>
<td class="rt">19.61 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">617</td>
<td class="rt">121</td>
<td class="rt">19.61 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">617</td>
<td class="rt">121</td>
<td class="rt">19.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">185</td>
<td class="rt">25</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1234</td>
<td class="rt">242</td>
<td class="rt">19.61 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">617</td>
<td class="rt">121</td>
<td class="rt">19.61 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">617</td>
<td class="rt">121</td>
<td class="rt">19.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__0__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__1__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__2__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__3__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__4__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__5__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__6__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>_dp_512x32__inst__dp_512x32__7__vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8_twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clka</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addra[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addra[12:10]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>dina[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wea[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clkb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addrb[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addrb[12:10]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>enb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dob[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>margin_ctrl[2:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>margin_ctrl[8:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>margin_ctrl[31:9]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod959.html" >cdnsusbhs_dpram_in_DFT</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">608</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">700</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">792</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">884</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">976</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1068</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1160</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1252</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
608                if ((!ceb_n[mem_inst_num]))
                   <font color = "green">-1-</font>  
609                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "green">        ==></font>
610                else
611                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
700                if ((!ceb_n[mem_inst_num]))
                   <font color = "green">-1-</font>  
701                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "green">        ==></font>
702                else
703                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
792                if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
793                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
794                else
795                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
884                if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
885                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
886                else
887                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
976                if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
977                mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
978                else
979                mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1068               if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
1069               mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
1070               else
1071               mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1160               if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
1161               mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
1162               else
1163               mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1252               if ((!ceb_n[mem_inst_num]))
                   <font color = "red">-1-</font>  
1253               mem_bank_rdsel[mem_inst_num] <= 1'b1;
           <font color = "red">        ==></font>
1254               else
1255               mem_bank_rdsel[mem_inst_num] <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_47910">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_cdnsusbhs_dpram_in_DFT">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
