
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000573                       # Number of seconds simulated
sim_ticks                                   573297000                       # Number of ticks simulated
final_tick                                  573297000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146176                       # Simulator instruction rate (inst/s)
host_op_rate                                   283943                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48508004                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451420                       # Number of bytes of host memory used
host_seconds                                    11.82                       # Real time elapsed on the host
sim_insts                                     1727592                       # Number of instructions simulated
sim_ops                                       3355813                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         213504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             314752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         176606541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         372414298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             549020839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    176606541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        176606541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         334905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               334905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         334905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        176606541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        372414298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            549355744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000403706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           62                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           63                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10607                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                950                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1070                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 309888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  314816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                68480                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     76                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     573295000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    370.272095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.463479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.238387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          284     28.20%     28.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          252     25.02%     53.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          105     10.43%     63.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      6.75%     70.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      5.36%     75.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           33      3.28%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      3.18%     82.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.28%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          156     15.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           63                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.857143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.623846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.361136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             45     71.43%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             8     12.70%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      3.17%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.59%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.59%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      3.17%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      3.17%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      1.59%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      1.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            63                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           62                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.261013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.681593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     83.87%     83.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      6.45%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      8.06%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            62                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       213504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 168122282.167881578207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372414298.347976744175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112974601.297407805920                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59955500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    109714250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11863760000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37874.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32887.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11087626.17                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     78882250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               169669750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16287.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4998.97                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35034.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       540.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    549.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     767                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      95724.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4562460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2398440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20691720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2839680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42556200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1380960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       119660670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20432640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         41894040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              288378090                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            503.016918                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            476385250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1963000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    160752000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     53208000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      81428750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    262425250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2727480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1423125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13880160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2427300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             40735050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1837920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       101714220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        21952320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         51062640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              266648295                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            465.113711                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            479130750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3001000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    198956250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     57166750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      78908000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    223045000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  203469                       # Number of BP lookups
system.cpu.branchPred.condPredicted            203469                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10854                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                71654                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24553                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           71654                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              68237                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3417                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1527                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      690030                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      123629                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1852                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           139                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      207462                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           273                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       573297000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1146595                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             247911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2055961                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      203469                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              92790                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        799834                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21952                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  869                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1415                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          112                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          245                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    207297                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3282                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1061362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.731441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.696444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   465874     43.89%     43.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12991      1.22%     45.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    50413      4.75%     49.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28442      2.68%     52.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    32927      3.10%     55.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    28476      2.68%     58.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14249      1.34%     59.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22235      2.09%     61.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   405755     38.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1061362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.177455                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.793101                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   239659                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                244099                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    550485                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16143                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10976                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3862508                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10976                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   250079                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  136686                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4533                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    554302                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                104786                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3811193                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2960                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11617                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14531                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  75673                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4381379                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8497343                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3886256                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2565505                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842613                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   538766                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                179                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            136                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     65001                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               694589                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131372                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36904                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11315                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3722622                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 302                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3604501                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          367110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       535931                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            238                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1061362                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.396109                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.814140                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              288804     27.21%     27.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               63046      5.94%     33.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              105151      9.91%     43.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95451      8.99%     52.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              115760     10.91%     62.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               91093      8.58%     71.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               97587      9.19%     80.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94987      8.95%     89.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              109483     10.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1061362                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13387      9.03%      9.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6781      4.57%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.01%     13.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1016      0.68%     14.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     14.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             61380     41.38%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36652     24.71%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2297      1.55%     81.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   754      0.51%     82.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25985     17.52%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               43      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8857      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1573197     43.65%     43.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9076      0.25%     44.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1594      0.04%     44.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429829     11.92%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  732      0.02%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19926      0.55%     56.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1970      0.05%     56.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297293      8.25%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                945      0.03%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236001      6.55%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8075      0.22%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.77%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               246707      6.84%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               99416      2.76%     87.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          437156     12.13%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25663      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3604501                       # Type of FU issued
system.cpu.iq.rate                           3.143657                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      148327                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.041150                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4432791                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2140200                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1638357                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3990026                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1949894                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1924928                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1682681                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2061290                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109082                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52779                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14605                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1012                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           406                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10976                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   92286                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3488                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3722924                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               534                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                694589                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               131372                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                187                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    582                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2542                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             63                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1868                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12618                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14486                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3581061                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                677877                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23440                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       801496                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   149765                       # Number of branches executed
system.cpu.iew.exec_stores                     123619                       # Number of stores executed
system.cpu.iew.exec_rate                     3.123214                       # Inst execution rate
system.cpu.iew.wb_sent                        3570297                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3563285                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2277864                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3625649                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.107710                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628264                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          367148                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10930                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1004457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.340923                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.154193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       306474     30.51%     30.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124429     12.39%     42.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        66959      6.67%     49.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68053      6.78%     56.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        78543      7.82%     64.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52488      5.23%     69.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50669      5.04%     74.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        42055      4.19%     78.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       214787     21.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1004457                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727592                       # Number of instructions committed
system.cpu.commit.committedOps                3355813                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758577                       # Number of memory references committed
system.cpu.commit.loads                        641810                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133512                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893603                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386164     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9046      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208572      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91285      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355813                       # Class of committed instruction
system.cpu.commit.bw_lim_events                214787                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4512631                       # The number of ROB reads
system.cpu.rob.rob_writes                     7503881                       # The number of ROB writes
system.cpu.timesIdled                             778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           85233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727592                       # Number of Instructions Simulated
system.cpu.committedOps                       3355813                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.663695                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.663695                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.506715                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.506715                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3495461                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1400965                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2542280                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1898996                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    631017                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   779513                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1114404                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2217.267731                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  82                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                16                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.125000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2217.267731                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.270663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.270663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3311                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.405273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1392404                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1392404                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       563451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          563451                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115749                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       679200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           679200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       679200                       # number of overall hits
system.cpu.dcache.overall_hits::total          679200                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14313                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1021                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1021                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15334                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15334                       # number of overall misses
system.cpu.dcache.overall_misses::total         15334                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    768535500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    768535500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65568500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65568500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    834104000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    834104000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    834104000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    834104000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       577764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       577764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       694534                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694534                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694534                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694534                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024773                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024773                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008744                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008744                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022078                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022078                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022078                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53694.927688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53694.927688                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64219.882468                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64219.882468                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54395.721925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54395.721925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54395.721925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54395.721925                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11972                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.360248                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11993                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11993                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11998                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11998                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2320                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1016                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3336                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    151129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    151129000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64350500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64350500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    215479500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    215479500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    215479500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    215479500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004803                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004803                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004803                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65141.810345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65141.810345                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63337.106299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63337.106299                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64592.176259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64592.176259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64592.176259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64592.176259                       # average overall mshr miss latency
system.cpu.dcache.replacements                     16                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.999592                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               69826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1070                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.257944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.999592                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            416170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           416170                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       205001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          205001                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       205001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           205001                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       205001                       # number of overall hits
system.cpu.icache.overall_hits::total          205001                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2293                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2293                       # number of overall misses
system.cpu.icache.overall_misses::total          2293                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    146291997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    146291997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    146291997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    146291997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    146291997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    146291997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       207294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       207294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       207294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       207294                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       207294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       207294                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011062                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011062                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011062                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011062                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011062                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63799.388138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63799.388138                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63799.388138                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63799.388138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63799.388138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63799.388138                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2815                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.078947                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1070                       # number of writebacks
system.cpu.icache.writebacks::total              1070                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          710                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          710                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          710                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          710                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          710                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          710                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1583                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1583                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110491997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110491997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110491997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110491997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110491997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110491997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007636                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007636                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007636                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007636                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69799.113708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69799.113708                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69799.113708                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69799.113708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69799.113708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69799.113708                       # average overall mshr miss latency
system.cpu.icache.replacements                   1070                       # number of replacements
system.membus.snoop_filter.tot_requests          6005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    573297000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3902                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1070                       # Transaction distribution
system.membus.trans_dist::CleanEvict               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1016                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1016                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1583                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2320                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       169728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       169728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       213696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  383424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4919                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001626                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040299                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4911     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4919                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11289500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8375749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17594500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
