#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14cf06b40 .scope module, "timer_testbench" "timer_testbench" 2 3;
 .timescale -9 -12;
v0x14cf19860_0 .var "DVSR", 10 0;
v0x14cf19910_0 .var "clk", 0 0;
v0x14cf199c0_0 .var "reset", 0 0;
v0x14cf19a90_0 .net "tick", 0 0, v0x14cf19740_0;  1 drivers
S_0x14cf06cb0 .scope module, "uut" "timer" 2 12, 3 6 0, S_0x14cf06b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 11 "DVSR";
    .port_info 3 /OUTPUT 1 "tick";
v0x14cf09670_0 .net "DVSR", 10 0, v0x14cf19860_0;  1 drivers
v0x14cf19540_0 .net "clk", 0 0, v0x14cf19910_0;  1 drivers
v0x14cf195e0_0 .var "r_reg", 10 0;
v0x14cf196a0_0 .net "reset", 0 0, v0x14cf199c0_0;  1 drivers
v0x14cf19740_0 .var "tick", 0 0;
E_0x14cf095e0 .event posedge, v0x14cf19540_0;
E_0x14cf077c0/0 .event negedge, v0x14cf196a0_0;
E_0x14cf077c0/1 .event posedge, v0x14cf19540_0;
E_0x14cf077c0 .event/or E_0x14cf077c0/0, E_0x14cf077c0/1;
    .scope S_0x14cf06cb0;
T_0 ;
    %wait E_0x14cf077c0;
    %load/vec4 v0x14cf196a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x14cf195e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14cf195e0_0;
    %load/vec4 v0x14cf09670_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x14cf195e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14cf195e0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x14cf195e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14cf06cb0;
T_1 ;
    %wait E_0x14cf095e0;
    %load/vec4 v0x14cf196a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cf19740_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14cf195e0_0;
    %load/vec4 v0x14cf09670_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cf19740_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cf19740_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14cf06b40;
T_2 ;
    %delay 1000, 0;
    %load/vec4 v0x14cf19910_0;
    %inv;
    %store/vec4 v0x14cf19910_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14cf06b40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cf19910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cf199c0_0, 0, 1;
    %pushi/vec4 54, 0, 11;
    %store/vec4 v0x14cf19860_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cf199c0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14cf06b40;
T_4 ;
    %vpi_call 2 41 "$monitor", "Time = %t ns, DVSR = %d, Tick = %b", $time, v0x14cf19860_0, v0x14cf19a90_0 {0 0 0};
    %vpi_call 2 44 "$dumpfile", "timer_testbench.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14cf06b40 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "timer_tb.sv";
    "timer.sv";
