---
permalink: /
title: "About Me"
excerpt: "About me"
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

Hi,
This is Ravins katiyar a Senior Engineer in Design Enablement at <a href='https://gf.com/'> GLOBALFOUNDRIES </a>, I have been working here from June 2022, on bitcells and SLMs  development for different technologies like 28SLPe, 28SLPe-ESF3, 22FDX, 12FDX, and etc. I have worked on SRAM, MRAM bitcell and DUTs like BLCAP, WLCAP, IDDQ, IDDQ_long, etc. I have also worked as Intern in GLOBALFOUNDRIES in Yeild team, there I was responsible for LOT disposition for 14LPP technology, and root cause analysis for any shift and drift in the baseline process, along with that I have also worked on DRR, MRB's. 

I have completed my masters from IIT Gandhinagar under the supervision of <a href='https://iitgn.ac.in/faculty/ee/fac-nihar'>Prof. Nihar R. Mohapatra</a> with CGPA of 8.6/10. from september 2021 to may 2022, I have worked as JRF in IIT Gandhinagar and worked on WAFER CHARACTERIZATION and one colloabrative project with IIT Madras and Semiconductor Laboratory Chandigarh.

Education
======
* **Master's in VLSI Design,** Electrical Engineering from <a href='https://iitgn.ac.in/'> Indian Institute of Technology, Gandhinagar</a>
* **Bachelor's in Electronics and Communication Engineering** from <a href='http://www.uietkanpur.com/'> U.I.E.T. C.S.J.M. University, Kanpur, UttarPradesh</a>

Skills
======
* **Tools:** Cadence Virtuoso, Calibre, QuestaSim, Design Compiler, Innovus, Xilinx Vivado, Sentaurus TCAD, Sentaurus 3DTCAD, MATLAB Simulink, 
* **Programming/Scripting Languages:** Verilog, VHDL, SystemVerilog, SKILL, C, Python, Ocean, Pcell

Courses Done
======
* VLSI Design
* Analog CMOS IC Design
* Microfabrication
* Nanoscale Device Engineering
* Physics of Transistors
* Physics of 2D Materials
* Digital Control Systems
* IC Design Lab
* Microelectronics Lab
* Advanced numerical methods
* Statistical Process control
* <a href= 'https://nanohub.org/members/287190/courses'> Online Courses </a> 
