
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	-stylus -files run_innovus.tcl 
Date:		Wed Dec  6 23:18:38 2023
Host:		arc-schaumont-class-vm (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*Intel Xeon Processor (Cascadelake) 16384KB)
OS:		Red Hat Enterprise Linux Server 7.9 (Maipo)

License:
		[23:18:38.456137] Configured Lic search path (21.01-s002): 5280@arclic02.wpi.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source run_innovus.tcl
#@ Begin verbose source (pre): source run_innovus.tcl
@@file 1: set_db init_power_nets  VDD
@@file 2: set_db init_ground_nets VSS
@file 3:
@file 4: source ./syndb/final.invs_setup.tcl
#@ Begin verbose source ./syndb/final.invs_setup.tcl (pre)
@file 1: ################################################################################
@file 2: #
@file 3: # Innovus setup file
@file 4: # Created by Genus(TM) Synthesis Solution 21.18-s082_1
@file 5: #   on 12/06/2023 23:17:50
@file 6: #
@file 7: ################################################################################
@file 8: #
@file 9: # Genus(TM) Synthesis Solution setup file
@file 10: # This file can only be run in Innovus Common UI mode.
@file 11: #
@file 12: ################################################################################
@file 13:
@file 14:
@file 15: # Version Check
@file 16: ###########################################################
@file 17:
@file 18: namespace eval ::genus_innovus_version_check { 
        set minimum_version 21
        set maximum_version 22
        regexp {\d\d} [get_db program_version] this_version
        puts "Checking Innovus major version against Genus expectations ..."
        if { $this_version < $minimum_version || $this_version > $maximum_version } {
          error "**ERROR: this operation requires Innovus major version to be between '$minimum_version' and '$maximum_version'."
        }
      }
Checking Innovus major version against Genus expectations ...
@file 27:
@file 28: set _t0 [clock seconds]
@file 29: puts [format  {%%%s Begin Genus to Innovus Setup (%s)} \# [clock format $_t0 -format {%m/%d %H:%M:%S}]]
%# Begin Genus to Innovus Setup (12/06 23:19:12)
@@file 30: set_db read_physical_allow_multiple_port_pin_without_must_join true
@@file 31: set_db must_join_all_ports true
@@file 32: set_db init_ground_nets VSS
@@file 33: set_db init_power_nets VDD
@@file 34: set_db timing_cap_unit 1pf
@@file 35: set_db timing_time_unit 1ns
@file 36:
@file 37:
@file 38: # Design Import
@file 39: ################################################################################
@file 40: source -quiet /opt/cadence/GENUS211/tools.lnx86/lib/cdn/rc/edi/innovus_procs_common_ui.tcl
@file 41: ## Reading FlowKit settings file
@file 42: source ./syndb/final.flowkit_settings.tcl
#@ Begin verbose source ./syndb/final.flowkit_settings.tcl (pre)
@file 1: #############################################################
@file 2: #####   FLOW WRITE   ########################################
@file 3: ##
@file 4: ## Written by Genus(TM) Synthesis Solution version 21.18-s082_1
@file 5: ## flowkit v21.12-s019_1
@file 6: ## Written on 23:17:46 06-Dec 2023
@file 7: #############################################################
@file 8: #####   Flow Definitions   ##################################
@file 9:
@file 10: #############################################################
@file 11: #####   Step Definitions   ##################################
@file 12:
@file 13:
@file 14: #############################################################
@file 15: #####   Attribute Definitions   #############################
@file 16:
@file 17: if {[is_attribute flow_edit_end_steps -obj_type root]} {
@@file 17: set_db flow_edit_end_steps {}
@file 17: }
@file 18: if {[is_attribute flow_edit_start_steps -obj_type root]} {
@@file 18: set_db flow_edit_start_steps {}
@file 18: }
@file 19: if {[is_attribute flow_footer_tcl -obj_type root]} {
@@file 19: set_db flow_footer_tcl {}
@file 19: }
@file 20: if {[is_attribute flow_header_tcl -obj_type root]} {
@@file 20: set_db flow_header_tcl {}
@file 20: }
@file 21: if {[is_attribute flow_metadata -obj_type root]} {
@@file 21: set_db flow_metadata {}
@file 21: }
@file 22: if {[is_attribute flow_setup_config -obj_type root]} {
@@file 22: set_db flow_setup_config {HUDDLE {!!map {}}}
@file 22: }
@file 23: if {[is_attribute flow_step_begin_tcl -obj_type root]} {
@@file 23: set_db flow_step_begin_tcl {}
@file 23: }
@file 24: if {[is_attribute flow_step_check_tcl -obj_type root]} {
@@file 24: set_db flow_step_check_tcl {}
@file 24: }
@file 25: if {[is_attribute flow_step_end_tcl -obj_type root]} {
@@file 25: set_db flow_step_end_tcl {}
@file 25: }
@file 26: if {[is_attribute flow_step_order -obj_type root]} {
@@file 26: set_db flow_step_order {}
@file 26: }
@file 27: if {[is_attribute flow_summary_tcl -obj_type root]} {
@@file 27: set_db flow_summary_tcl {}
@file 27: }
@file 28: if {[is_attribute flow_template_feature_definition -obj_type root]} {
@@file 28: set_db flow_template_feature_definition {}
@file 28: }
@file 29: if {[is_attribute flow_template_type -obj_type root]} {
@@file 29: set_db flow_template_type {}
@file 29: }
@file 30: if {[is_attribute flow_template_tools -obj_type root]} {
@@file 30: set_db flow_template_tools {}
@file 30: }
@file 31: if {[is_attribute flow_template_version -obj_type root]} {
@@file 31: set_db flow_template_version {}
@file 31: }
@file 32: if {[is_attribute flow_user_templates -obj_type root]} {
@@file 32: set_db flow_user_templates {}
@file 32: }
@file 34:
@file 35: #############################################################
@file 36: #####   Flow History   ######################################
@file 37:
@file 38: if {[is_attribute flow_user_templates -obj_type root]} {
@@file 38: set_db flow_user_templates {}
@file 38: }
@file 39: if {[is_attribute flow_plugin_steps -obj_type root]} {
@@file 39: set_db flow_plugin_steps {}
@file 39: }
@file 40: if {[is_attribute flow_template_type -obj_type root]} {
@@file 40: set_db flow_template_type {}
@file 40: }
@file 41: if {[is_attribute flow_template_tools -obj_type root]} {
@@file 41: set_db flow_template_tools {}
@file 41: }
@file 42: if {[is_attribute flow_template_version -obj_type root]} {
@@file 42: set_db flow_template_version {}
@file 42: }
@file 43: if {[is_attribute flow_template_feature_definition -obj_type root]} {
@@file 43: set_db flow_template_feature_definition {}
@file 43: }
@file 44: if {[is_attribute flow_remark -obj_type root]} {
@@file 44: set_db flow_remark {}
@file 44: }
@file 45: if {[is_attribute flow_features -obj_type root]} {
@@file 45: set_db flow_features {}
@file 45: }
@file 46: if {[is_attribute flow_feature_values -obj_type root]} {
@@file 46: set_db flow_feature_values {}
@file 46: }
@file 47: if {[is_attribute flow_write_db_args -obj_type root]} {
@@file 47: set_db flow_write_db_args {}
@file 47: }
@file 48: if {[is_attribute flow_write_db_sdc -obj_type root]} {
@@file 48: set_db flow_write_db_sdc true
@file 48: }
@file 49: if {[is_attribute flow_write_db_common -obj_type root]} {
@@file 49: set_db flow_write_db_common false
@file 49: }
@file 50: if {[is_attribute flow_post_db_overwrite -obj_type root]} {
@@file 50: set_db flow_post_db_overwrite {}
@file 50: }
@file 51: if {[is_attribute flow_step_order -obj_type root]} {
@@file 51: set_db flow_step_order {}
@file 51: }
@file 52: if {[is_attribute flow_step_begin_tcl -obj_type root]} {
@@file 52: set_db flow_step_begin_tcl {}
@file 52: }
@file 53: if {[is_attribute flow_step_end_tcl -obj_type root]} {
@@file 53: set_db flow_step_end_tcl {}
@file 53: }
@file 54: if {[is_attribute flow_step_last -obj_type root]} {
@@file 54: set_db flow_step_last {}
@file 54: }
@file 55: if {[is_attribute flow_step_current -obj_type root]} {
@@file 55: set_db flow_step_current {}
@file 55: }
@file 56: if {[is_attribute flow_step_canonical_current -obj_type root]} {
@@file 56: set_db flow_step_canonical_current {}
@file 56: }
@file 57: if {[is_attribute flow_step_next -obj_type root]} {
@@file 57: set_db flow_step_next {}
@file 57: }
@file 58: if {[is_attribute flow_working_directory -obj_type root]} {
@@file 58: set_db flow_working_directory .
@file 58: }
@file 59: if {[is_attribute flow_branch -obj_type root]} {
@@file 59: set_db flow_branch {}
@file 59: }
@file 60: if {[is_attribute flow_caller_data -obj_type root]} {
@@file 60: set_db flow_caller_data {}
@file 60: }
@file 61: if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {
@@file 61: set_db flow_metrics_snapshot_uuid 248830ab-d605-46e8-b67a-0f5c9717ed73
@file 61: }
@file 62: if {[is_attribute flow_starting_db -obj_type root]} {
@@file 62: set_db flow_starting_db {}
@file 62: }
@file 63: if {[is_attribute flow_db_directory -obj_type root]} {
@@file 63: set_db flow_db_directory dbs
@file 63: }
@file 64: if {[is_attribute flow_report_directory -obj_type root]} {
@@file 64: set_db flow_report_directory reports
@file 64: }
@file 65: if {[is_attribute flow_log_directory -obj_type root]} {
@@file 65: set_db flow_log_directory logs
@file 65: }
@file 66: if {[is_attribute flow_mail_to -obj_type root]} {
@@file 66: set_db flow_mail_to {}
@file 66: }
@file 67: if {[is_attribute flow_exit_when_done -obj_type root]} {
@@file 67: set_db flow_exit_when_done false
@file 67: }
@file 68: if {[is_attribute flow_mail_on_error -obj_type root]} {
@@file 68: set_db flow_mail_on_error false
@file 68: }
@file 69: if {[is_attribute flow_summary_tcl -obj_type root]} {
@@file 69: set_db flow_summary_tcl {}
@file 69: }
@file 70: if {[is_attribute flow_history -obj_type root]} {
@@file 70: set_db flow_history {}
@file 70: }
@file 71: if {[is_attribute flow_step_last_status -obj_type root]} {
@@file 71: set_db flow_step_last_status not_run
@file 71: }
@file 72: if {[is_attribute flow_step_last_msg -obj_type root]} {
@@file 72: set_db flow_step_last_msg {}
@file 72: }
@file 73: if {[is_attribute flow_run_tag -obj_type root]} {
@@file 73: set_db flow_run_tag {}
@file 73: }
@file 74: if {[is_attribute flow_current_cache -obj_type root]} {
@@file 74: set_db flow_current_cache {}
@file 74: }
@file 75: if {[is_attribute flow_step_order_cache -obj_type root]} {
@@file 75: set_db flow_step_order_cache {}
@file 75: }
@file 76: if {[is_attribute flow_step_results_cache -obj_type root]} {
@@file 76: set_db flow_step_results_cache {}
@file 76: }
@file 77: if {[is_attribute flow_metadata -obj_type root]} {
@@file 77: set_db flow_metadata {}
@file 77: }
@file 78: if {[is_attribute flow_execute_in_global -obj_type root]} {
@@file 78: set_db flow_execute_in_global true
@file 78: }
@file 79: if {[is_attribute flow_overwrite_db -obj_type root]} {
@@file 79: set_db flow_overwrite_db false
@file 79: }
@file 80: if {[is_attribute flow_print_run_information -obj_type root]} {
@@file 80: set_db flow_print_run_information false
@file 80: }
@file 81: if {[is_attribute flow_verbose -obj_type root]} {
@@file 81: set_db flow_verbose true
@file 81: }
@file 82: if {[is_attribute flow_print_run_information_full -obj_type root]} {
@@file 82: set_db flow_print_run_information_full false
@file 82: }
@file 83: if {[is_attribute flow_header_tcl -obj_type root]} {
@@file 83: set_db flow_header_tcl {}
@file 83: }
@file 84: if {[is_attribute flow_footer_tcl -obj_type root]} {
@@file 84: set_db flow_footer_tcl {}
@file 84: }
@file 85: if {[is_attribute flow_init_header_tcl -obj_type root]} {
@@file 85: set_db flow_init_header_tcl {}
@file 85: }
@file 86: if {[is_attribute flow_init_footer_tcl -obj_type root]} {
@@file 86: set_db flow_init_footer_tcl {}
@file 86: }
@file 87: if {[is_attribute flow_edit_start_steps -obj_type root]} {
@@file 87: set_db flow_edit_start_steps {}
@file 87: }
@file 88: if {[is_attribute flow_edit_end_steps -obj_type root]} {
@@file 88: set_db flow_edit_end_steps {}
@file 88: }
@file 89: if {[is_attribute flow_step_last_number -obj_type root]} {
@@file 89: set_db flow_step_last_number 0
@file 89: }
@file 90: if {[is_attribute flow_autoload_applets -obj_type root]} {
@@file 90: set_db flow_autoload_applets false
@file 90: }
@file 91: if {[is_attribute flow_autoload_dir -obj_type root]} {
@@file 91: set_db flow_autoload_dir error
@file 91: }
@file 92: if {[is_attribute flow_skip_auto_db_save -obj_type root]} {
@@file 92: set_db flow_skip_auto_db_save true
@file 92: }
@file 93: if {[is_attribute flow_skip_auto_generate_metrics -obj_type root]} {
@@file 93: set_db flow_skip_auto_generate_metrics false
@file 93: }
@file 94: if {[is_attribute flow_top -obj_type root]} {
@@file 94: set_db flow_top {}
@file 94: }
@file 95: if {[is_attribute flow_hier_path -obj_type root]} {
@@file 95: set_db flow_hier_path {}
@file 95: }
@file 96: if {[is_attribute flow_schedule -obj_type root]} {
@@file 96: set_db flow_schedule {}
@file 96: }
@file 97: if {[is_attribute flow_step_check_tcl -obj_type root]} {
@@file 97: set_db flow_step_check_tcl {}
@file 97: }
@file 98: if {[is_attribute flow_script -obj_type root]} {
@@file 98: set_db flow_script {}
@file 98: }
@file 99: if {[is_attribute flow_yaml_script -obj_type root]} {
@@file 99: set_db flow_yaml_script {}
@file 99: }
@file 100: if {[is_attribute flow_cla_enabled_features -obj_type root]} {
@@file 100: set_db flow_cla_enabled_features {}
@file 100: }
@file 101: if {[is_attribute flow_cla_inject_tcl -obj_type root]} {
@@file 101: set_db flow_cla_inject_tcl {}
@file 101: }
@file 102: if {[is_attribute flow_error_message -obj_type root]} {
@@file 102: set_db flow_error_message {}
@file 102: }
@file 103: if {[is_attribute flow_error_errorinfo -obj_type root]} {
@@file 103: set_db flow_error_errorinfo {}
@file 103: }
@file 104: if {[is_attribute flow_exclude_time_for_init_flow -obj_type root]} {
@@file 104: set_db flow_exclude_time_for_init_flow false
@file 104: }
@file 105: if {[is_attribute flow_error_write_db -obj_type root]} {
@@file 105: set_db flow_error_write_db true
@file 105: }
@file 106: if {[is_attribute flow_advanced_metric_isolation -obj_type root]} {
@@file 106: set_db flow_advanced_metric_isolation flow
@file 106: }
@file 107: if {[is_attribute flow_yaml_root -obj_type root]} {
@@file 107: set_db flow_yaml_root {}
@file 107: }
@file 108: if {[is_attribute flow_yaml_root_dir -obj_type root]} {
@@file 108: set_db flow_yaml_root_dir {}
@file 108: }
@file 109: if {[is_attribute flow_setup_config -obj_type root]} {
@@file 109: set_db flow_setup_config {HUDDLE {!!map {}}}
@file 109: }
@file 111: #############################################################
@file 112: #####   User Defined Attributes   ###########################
@file 113:
#@ End verbose source ./syndb/final.flowkit_settings.tcl
@file 43:
@file 44: source ./syndb/final.invs_init.tcl
#@ Begin verbose source ./syndb/final.invs_init.tcl (pre)
@file 1: ################################################################################
@file 2: #
@file 3: # Init setup file
@file 4: # Created by Genus(TM) Synthesis Solution on 12/06/2023 23:17:50
@file 5: #
@file 6: ################################################################################
@file 7: if { ![is_common_ui_mode] } {...}
@file 8:
@@file 9: read_mmmc ./syndb/final.mmmc.tcl
#@ Begin verbose source ./syndb/final.mmmc.tcl (pre)
@file 1: #################################################################################
@file 2: #
@file 3: # Created by Genus(TM) Synthesis Solution 21.18-s082_1 on Wed Dec 06 23:17:43 EST 2023
@file 4: #
@file 5: #################################################################################
@file 6:
@file 7: ## library_sets
@@file 8: create_library_set -name default_libs \
    -timing { /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib }
@file 10:
@file 11: ## opcond
@@file 12: create_opcond -name op_cond_default \
    -process 1.0 \
    -voltage 1.0 \
    -temperature 125.0
@file 16:
@file 17: ## timing_condition
@@file 18: create_timing_condition -name default_tc \
    -opcond op_cond_default \
    -library_sets { default_libs }
@file 21:
@file 22: ## rc_corner
@@file 23: create_rc_corner -name default_rc \
    -temperature 125.0 \
    -qrc_tech /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0} \
    -post_route_clock_cross_cap {1.0 1.0 1.0}
@file 36:
@file 37: ## delay_corner
@@file 38: create_delay_corner -name default_dc \
    -early_timing_condition { default_tc } \
    -late_timing_condition { default_tc } \
    -early_rc_corner default_rc \
    -late_rc_corner default_rc
@file 43:
@file 44: ## constraint_mode
@@file 45: create_constraint_mode -name default_const \
    -sdc_files { ./syndb/final.default_const.sdc }
@file 47:
@file 48: ## analysis_view
@@file 49: create_analysis_view -name func_default \
    -constraint_mode default_const \
    -delay_corner default_dc
@file 52:
@file 53: ## set_analysis_view
@@file 54: set_analysis_view -setup { func_default } \
                  -hold { func_default }
#@ End verbose source ./syndb/final.mmmc.tcl
Reading default_libs timing library '/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
Read 489 cells in library 'fast_vdd1v2' 
@file 10:
@@file 11: read_physical -lef {/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_tech.lef /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_macro.lef}

Loading LEF file /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

@file 12:
@@file 13: read_netlist ./syndb/final.v
#% Begin Load netlist data ... (date=12/06 23:19:13, mem=740.2M)
*** Begin netlist parsing (mem=1010.2M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './syndb/final.v'

*** Memory Usage v#1 (Current mem = 1022.199M, initial mem = 486.109M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1022.2M) ***
#% End Load netlist data ... (date=12/06 23:19:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=756.9M, current mem=756.9M)
Top level cell is fir_transpose.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fir_transpose ...
*** Netlist is unique.
** info: there are 586 modules.
** info: there are 23418 stdCell insts.

*** Memory Usage v#1 (Current mem = 1086.625M, initial mem = 486.109M) ***
@file 14:
@@file 15: init_design
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:03.6 real: 0:00:03.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: func_default
    RC-Corner Name        : default_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file './syndb/final.default_const.sdc' ...
Current (total cpu=0:00:25.6, real=0:00:42.0, peak res=1114.2M, current mem=1114.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./syndb/final.default_const.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./syndb/final.default_const.sdc, Line 10).

fir_transpose
INFO (CTE): Reading of timing constraints file ./syndb/final.default_const.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1133.0M, current mem=1133.0M)
Current (total cpu=0:00:25.7, real=0:00:42.0, peak res=1133.0M, current mem=1133.0M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#@ End verbose source ./syndb/final.invs_init.tcl
@file 45:
@file 46: # Reading metrics file
@file 47: ################################################################################
@@file 48: read_metric -id current ./syndb/final.metrics.json
@file 49:
@file 50: ## Reading common preserve file for dont_touch and dont_use preserve settings
@file 51: source -quiet ./syndb/final.preserve.tcl
@file 52:
@file 53: ## Reading Innovus Mode attributes file
@file 54: pqos_eval {rcp::read_taf ./syndb/final.mode_attributes.taf.gz}
%# Begin ::rcp::silent_eval (12/06 23:19:20, mem=1464.39M)
%# End ::rcp::silent_eval (12/06 23:19:20, total cpu=03:00:00, real=03:00:00, peak res=1156.45M, current mem=1464.39M)
(final.mode_attributes.taf.gz): Summary count of attributes that could be applied
could_apply(design_bottom_routing_layer) = 1

[final.mode_attributes.taf.gz]: applied 1 attributes with 0 problems.
@file 55:
@file 56:
@file 57: # Mode Setup
@file 58: ################################################################################
@file 59: source ./syndb/final.mode
#@ Begin verbose source ./syndb/final.mode (pre)
@file 1: ################################################################################
@file 2: #
@file 3: # Innovus mode file
@file 4: # Created by Genus(TM) Synthesis Solution on 12/06/2023 23:17:46
@file 5: #
@file 6: ################################################################################
@file 7:
@file 8:
@file 9: # General Mode Settings
@file 10: ################################################################################
@file 11:
@@file 12: set_db timing_apply_default_primary_input_assertion false
@@file 13: set_db timing_analysis_async_checks no_async
@@file 14: set_db extract_rc_layer_independent 1
@@file 15: set_db place_global_reorder_scan false
#@ End verbose source ./syndb/final.mode
@file 60:
@file 61:
@file 62: # MSV Setup
@file 63: ################################################################################
@file 64:
@file 65: # Source cell padding from Genus
@file 66: ################################################################################
@file 67: source -quiet ./syndb/final.cell_pad.tcl 
@file 68:
@file 69:
@file 70: # Reading write_name_mapping file
@file 71: ################################################################################
@file 72:
@file 73: if { [is_attribute -obj_type port original_name] &&
@file 74:            [is_attribute -obj_type pin original_name] &&
@file 75:            [is_attribute -obj_type pin is_phase_inverted]} {
@file 76: source ./syndb/final.wnm_attrs.tcl
#@ Begin verbose source ./syndb/final.wnm_attrs.tcl (pre)
@file 1: catch {set_db port:fir_transpose/Clk .original_name Clk}
@file 2: catch {set_db port:fir_transpose/Reset .original_name Reset}
@file 3: catch {set_db {port:fir_transpose/Din[11]} .original_name {Din[11]}}
@file 4: catch {set_db {port:fir_transpose/Din[10]} .original_name {Din[10]}}
@file 5: catch {set_db {port:fir_transpose/Din[9]} .original_name {Din[9]}}
@file 6: catch {set_db {port:fir_transpose/Din[8]} .original_name {Din[8]}}
@file 7: catch {set_db {port:fir_transpose/Din[7]} .original_name {Din[7]}}
@file 8: catch {set_db {port:fir_transpose/Din[6]} .original_name {Din[6]}}
@file 9: catch {set_db {port:fir_transpose/Din[5]} .original_name {Din[5]}}
@file 10: catch {set_db {port:fir_transpose/Din[4]} .original_name {Din[4]}}
@file 11: catch {set_db {port:fir_transpose/Din[3]} .original_name {Din[3]}}
@file 12: catch {set_db {port:fir_transpose/Din[2]} .original_name {Din[2]}}
@file 13: catch {set_db {port:fir_transpose/Din[1]} .original_name {Din[1]}}
@file 14: catch {set_db {port:fir_transpose/Din[0]} .original_name {Din[0]}}
@file 15: catch {set_db {port:fir_transpose/write_address[7]} .original_name {write_address[7]}}
@file 16: catch {set_db {port:fir_transpose/write_address[6]} .original_name {write_address[6]}}
@file 17: catch {set_db {port:fir_transpose/write_address[5]} .original_name {write_address[5]}}
@file 18: catch {set_db {port:fir_transpose/write_address[4]} .original_name {write_address[4]}}
@file 19: catch {set_db {port:fir_transpose/write_address[3]} .original_name {write_address[3]}}
@file 20: catch {set_db {port:fir_transpose/write_address[2]} .original_name {write_address[2]}}
@file 21: catch {set_db {port:fir_transpose/write_address[1]} .original_name {write_address[1]}}
@file 22: catch {set_db {port:fir_transpose/write_address[0]} .original_name {write_address[0]}}
@file 23: catch {set_db {port:fir_transpose/read_address[7]} .original_name {read_address[7]}}
@file 24: catch {set_db {port:fir_transpose/read_address[6]} .original_name {read_address[6]}}
@file 25: catch {set_db {port:fir_transpose/read_address[5]} .original_name {read_address[5]}}
@file 26: catch {set_db {port:fir_transpose/read_address[4]} .original_name {read_address[4]}}
@file 27: catch {set_db {port:fir_transpose/read_address[3]} .original_name {read_address[3]}}
@file 28: catch {set_db {port:fir_transpose/read_address[2]} .original_name {read_address[2]}}
@file 29: catch {set_db {port:fir_transpose/read_address[1]} .original_name {read_address[1]}}
@file 30: catch {set_db {port:fir_transpose/read_address[0]} .original_name {read_address[0]}}
@file 31: catch {set_db {port:fir_transpose/write_value[11]} .original_name {write_value[11]}}
@file 32: catch {set_db {port:fir_transpose/write_value[10]} .original_name {write_value[10]}}
@file 33: catch {set_db {port:fir_transpose/write_value[9]} .original_name {write_value[9]}}
@file 34: catch {set_db {port:fir_transpose/write_value[8]} .original_name {write_value[8]}}
@file 35: catch {set_db {port:fir_transpose/write_value[7]} .original_name {write_value[7]}}
@file 36: catch {set_db {port:fir_transpose/write_value[6]} .original_name {write_value[6]}}
@file 37: catch {set_db {port:fir_transpose/write_value[5]} .original_name {write_value[5]}}
@file 38: catch {set_db {port:fir_transpose/write_value[4]} .original_name {write_value[4]}}
@file 39: catch {set_db {port:fir_transpose/write_value[3]} .original_name {write_value[3]}}
@file 40: catch {set_db {port:fir_transpose/write_value[2]} .original_name {write_value[2]}}
@file 41: catch {set_db {port:fir_transpose/write_value[1]} .original_name {write_value[1]}}
@file 42: catch {set_db {port:fir_transpose/write_value[0]} .original_name {write_value[0]}}
@file 43: catch {set_db port:fir_transpose/load .original_name load}
@file 44: catch {set_db {port:fir_transpose/Dout[11]} .original_name {Dout[11]}}
@file 45: catch {set_db {port:fir_transpose/Dout[10]} .original_name {Dout[10]}}
@file 46: catch {set_db {port:fir_transpose/Dout[9]} .original_name {Dout[9]}}
@file 47: catch {set_db {port:fir_transpose/Dout[8]} .original_name {Dout[8]}}
@file 48: catch {set_db {port:fir_transpose/Dout[7]} .original_name {Dout[7]}}
@file 49: catch {set_db {port:fir_transpose/Dout[6]} .original_name {Dout[6]}}
@file 50: catch {set_db {port:fir_transpose/Dout[5]} .original_name {Dout[5]}}
@file 51: catch {set_db {port:fir_transpose/Dout[4]} .original_name {Dout[4]}}
@file 52: catch {set_db {port:fir_transpose/Dout[3]} .original_name {Dout[3]}}
@file 53: catch {set_db {port:fir_transpose/Dout[2]} .original_name {Dout[2]}}
@file 54: catch {set_db {port:fir_transpose/Dout[1]} .original_name {Dout[1]}}
@file 55: catch {set_db {port:fir_transpose/Dout[0]} .original_name {Dout[0]}}
@file 56: catch {set_db {port:fir_transpose/read_value[11]} .original_name {read_value[11]}}
@file 57: catch {set_db {port:fir_transpose/read_value[10]} .original_name {read_value[10]}}
@file 58: catch {set_db {port:fir_transpose/read_value[9]} .original_name {read_value[9]}}
@file 59: catch {set_db {port:fir_transpose/read_value[8]} .original_name {read_value[8]}}
@file 60: catch {set_db {port:fir_transpose/read_value[7]} .original_name {read_value[7]}}
@file 61: catch {set_db {port:fir_transpose/read_value[6]} .original_name {read_value[6]}}
@file 62: catch {set_db {port:fir_transpose/read_value[5]} .original_name {read_value[5]}}
@file 63: catch {set_db {port:fir_transpose/read_value[4]} .original_name {read_value[4]}}
@file 64: catch {set_db {port:fir_transpose/read_value[3]} .original_name {read_value[3]}}
@file 65: catch {set_db {port:fir_transpose/read_value[2]} .original_name {read_value[2]}}
@file 66: catch {set_db {port:fir_transpose/read_value[1]} .original_name {read_value[1]}}
@file 67: catch {set_db {port:fir_transpose/read_value[0]} .original_name {read_value[0]}}
@file 68: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][0]/Q} .original_name {coefficients_r_reg[0][0]/Q}}
@file 69: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][1]/Q} .original_name {coefficients_r_reg[0][1]/Q}}
@file 70: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][2]/Q} .original_name {coefficients_r_reg[0][2]/Q}}
@file 71: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][3]/Q} .original_name {coefficients_r_reg[0][3]/Q}}
@file 72: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][4]/Q} .original_name {coefficients_r_reg[0][4]/Q}}
@file 73: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][5]/Q} .original_name {coefficients_r_reg[0][5]/Q}}
@file 74: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][6]/Q} .original_name {coefficients_r_reg[0][6]/Q}}
@file 75: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][7]/Q} .original_name {coefficients_r_reg[0][7]/Q}}
@file 76: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][8]/Q} .original_name {coefficients_r_reg[0][8]/Q}}
@file 77: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][9]/Q} .original_name {coefficients_r_reg[0][9]/Q}}
@file 78: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][10]/Q} .original_name {coefficients_r_reg[0][10]/Q}}
@file 79: catch {set_db {pin:fir_transpose/coefficients_r_reg[0][11]/Q} .original_name {coefficients_r_reg[0][11]/Q}}
@file 80: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][0]/Q} .original_name {coefficients_r_reg[1][0]/Q}}
@file 81: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][1]/Q} .original_name {coefficients_r_reg[1][1]/Q}}
@file 82: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][2]/Q} .original_name {coefficients_r_reg[1][2]/Q}}
@file 83: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][3]/Q} .original_name {coefficients_r_reg[1][3]/Q}}
@file 84: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][4]/Q} .original_name {coefficients_r_reg[1][4]/Q}}
@file 85: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][5]/Q} .original_name {coefficients_r_reg[1][5]/Q}}
@file 86: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][6]/Q} .original_name {coefficients_r_reg[1][6]/Q}}
@file 87: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][7]/Q} .original_name {coefficients_r_reg[1][7]/Q}}
@file 88: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][8]/Q} .original_name {coefficients_r_reg[1][8]/Q}}
@file 89: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][9]/Q} .original_name {coefficients_r_reg[1][9]/Q}}
@file 90: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][10]/Q} .original_name {coefficients_r_reg[1][10]/Q}}
@file 91: catch {set_db {pin:fir_transpose/coefficients_r_reg[1][11]/Q} .original_name {coefficients_r_reg[1][11]/Q}}
@file 92: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][0]/Q} .original_name {coefficients_r_reg[2][0]/Q}}
@file 93: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][1]/Q} .original_name {coefficients_r_reg[2][1]/Q}}
@file 94: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][2]/Q} .original_name {coefficients_r_reg[2][2]/Q}}
@file 95: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][3]/Q} .original_name {coefficients_r_reg[2][3]/Q}}
@file 96: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][4]/Q} .original_name {coefficients_r_reg[2][4]/Q}}
@file 97: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][5]/Q} .original_name {coefficients_r_reg[2][5]/Q}}
@file 98: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][6]/Q} .original_name {coefficients_r_reg[2][6]/Q}}
@file 99: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][7]/Q} .original_name {coefficients_r_reg[2][7]/Q}}
@file 100: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][8]/Q} .original_name {coefficients_r_reg[2][8]/Q}}
@file 101: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][9]/Q} .original_name {coefficients_r_reg[2][9]/Q}}
@file 102: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][10]/Q} .original_name {coefficients_r_reg[2][10]/Q}}
@file 103: catch {set_db {pin:fir_transpose/coefficients_r_reg[2][11]/Q} .original_name {coefficients_r_reg[2][11]/Q}}
@file 104: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][0]/Q} .original_name {coefficients_r_reg[3][0]/Q}}
@file 105: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][1]/Q} .original_name {coefficients_r_reg[3][1]/Q}}
@file 106: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][2]/Q} .original_name {coefficients_r_reg[3][2]/Q}}
@file 107: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][3]/Q} .original_name {coefficients_r_reg[3][3]/Q}}
@file 108: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][4]/Q} .original_name {coefficients_r_reg[3][4]/Q}}
@file 109: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][5]/Q} .original_name {coefficients_r_reg[3][5]/Q}}
@file 110: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][6]/Q} .original_name {coefficients_r_reg[3][6]/Q}}
@file 111: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][7]/Q} .original_name {coefficients_r_reg[3][7]/Q}}
@file 112: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][8]/Q} .original_name {coefficients_r_reg[3][8]/Q}}
@file 113: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][9]/Q} .original_name {coefficients_r_reg[3][9]/Q}}
@file 114: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][10]/Q} .original_name {coefficients_r_reg[3][10]/Q}}
@file 115: catch {set_db {pin:fir_transpose/coefficients_r_reg[3][11]/Q} .original_name {coefficients_r_reg[3][11]/Q}}
@file 116: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][0]/Q} .original_name {coefficients_r_reg[4][0]/Q}}
@file 117: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][1]/Q} .original_name {coefficients_r_reg[4][1]/Q}}
@file 118: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][2]/Q} .original_name {coefficients_r_reg[4][2]/Q}}
@file 119: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][3]/Q} .original_name {coefficients_r_reg[4][3]/Q}}
@file 120: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][4]/Q} .original_name {coefficients_r_reg[4][4]/Q}}
@file 121: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][5]/Q} .original_name {coefficients_r_reg[4][5]/Q}}
@file 122: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][6]/Q} .original_name {coefficients_r_reg[4][6]/Q}}
@file 123: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][7]/Q} .original_name {coefficients_r_reg[4][7]/Q}}
@file 124: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][8]/Q} .original_name {coefficients_r_reg[4][8]/Q}}
@file 125: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][9]/Q} .original_name {coefficients_r_reg[4][9]/Q}}
@file 126: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][10]/Q} .original_name {coefficients_r_reg[4][10]/Q}}
@file 127: catch {set_db {pin:fir_transpose/coefficients_r_reg[4][11]/Q} .original_name {coefficients_r_reg[4][11]/Q}}
@file 128: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][0]/Q} .original_name {coefficients_r_reg[5][0]/Q}}
@file 129: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][1]/Q} .original_name {coefficients_r_reg[5][1]/Q}}
@file 130: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][2]/Q} .original_name {coefficients_r_reg[5][2]/Q}}
@file 131: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][3]/Q} .original_name {coefficients_r_reg[5][3]/Q}}
@file 132: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][4]/Q} .original_name {coefficients_r_reg[5][4]/Q}}
@file 133: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][5]/Q} .original_name {coefficients_r_reg[5][5]/Q}}
@file 134: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][6]/Q} .original_name {coefficients_r_reg[5][6]/Q}}
@file 135: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][7]/Q} .original_name {coefficients_r_reg[5][7]/Q}}
@file 136: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][8]/Q} .original_name {coefficients_r_reg[5][8]/Q}}
@file 137: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][9]/Q} .original_name {coefficients_r_reg[5][9]/Q}}
@file 138: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][10]/Q} .original_name {coefficients_r_reg[5][10]/Q}}
@file 139: catch {set_db {pin:fir_transpose/coefficients_r_reg[5][11]/Q} .original_name {coefficients_r_reg[5][11]/Q}}
@file 140: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][0]/Q} .original_name {coefficients_r_reg[6][0]/Q}}
@file 141: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][1]/Q} .original_name {coefficients_r_reg[6][1]/Q}}
@file 142: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][2]/Q} .original_name {coefficients_r_reg[6][2]/Q}}
@file 143: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][3]/Q} .original_name {coefficients_r_reg[6][3]/Q}}
@file 144: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][4]/Q} .original_name {coefficients_r_reg[6][4]/Q}}
@file 145: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][5]/Q} .original_name {coefficients_r_reg[6][5]/Q}}
@file 146: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][6]/Q} .original_name {coefficients_r_reg[6][6]/Q}}
@file 147: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][7]/Q} .original_name {coefficients_r_reg[6][7]/Q}}
@file 148: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][8]/Q} .original_name {coefficients_r_reg[6][8]/Q}}
@file 149: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][9]/Q} .original_name {coefficients_r_reg[6][9]/Q}}
@file 150: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][10]/Q} .original_name {coefficients_r_reg[6][10]/Q}}
@file 151: catch {set_db {pin:fir_transpose/coefficients_r_reg[6][11]/Q} .original_name {coefficients_r_reg[6][11]/Q}}
@file 152: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][0]/Q} .original_name {coefficients_r_reg[7][0]/Q}}
@file 153: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][1]/Q} .original_name {coefficients_r_reg[7][1]/Q}}
@file 154: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][2]/Q} .original_name {coefficients_r_reg[7][2]/Q}}
@file 155: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][3]/Q} .original_name {coefficients_r_reg[7][3]/Q}}
@file 156: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][4]/Q} .original_name {coefficients_r_reg[7][4]/Q}}
@file 157: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][5]/Q} .original_name {coefficients_r_reg[7][5]/Q}}
@file 158: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][6]/Q} .original_name {coefficients_r_reg[7][6]/Q}}
@file 159: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][7]/Q} .original_name {coefficients_r_reg[7][7]/Q}}
@file 160: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][8]/Q} .original_name {coefficients_r_reg[7][8]/Q}}
@file 161: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][9]/Q} .original_name {coefficients_r_reg[7][9]/Q}}
@file 162: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][10]/Q} .original_name {coefficients_r_reg[7][10]/Q}}
@file 163: catch {set_db {pin:fir_transpose/coefficients_r_reg[7][11]/Q} .original_name {coefficients_r_reg[7][11]/Q}}
@file 164: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][0]/Q} .original_name {coefficients_r_reg[8][0]/Q}}
@file 165: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][1]/Q} .original_name {coefficients_r_reg[8][1]/Q}}
@file 166: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][2]/Q} .original_name {coefficients_r_reg[8][2]/Q}}
@file 167: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][3]/Q} .original_name {coefficients_r_reg[8][3]/Q}}
@file 168: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][4]/Q} .original_name {coefficients_r_reg[8][4]/Q}}
@file 169: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][5]/Q} .original_name {coefficients_r_reg[8][5]/Q}}
@file 170: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][6]/Q} .original_name {coefficients_r_reg[8][6]/Q}}
@file 171: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][7]/Q} .original_name {coefficients_r_reg[8][7]/Q}}
@file 172: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][8]/Q} .original_name {coefficients_r_reg[8][8]/Q}}
@file 173: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][9]/Q} .original_name {coefficients_r_reg[8][9]/Q}}
@file 174: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][10]/Q} .original_name {coefficients_r_reg[8][10]/Q}}
@file 175: catch {set_db {pin:fir_transpose/coefficients_r_reg[8][11]/Q} .original_name {coefficients_r_reg[8][11]/Q}}
@file 176: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][0]/Q} .original_name {coefficients_r_reg[9][0]/Q}}
@file 177: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][1]/Q} .original_name {coefficients_r_reg[9][1]/Q}}
@file 178: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][2]/Q} .original_name {coefficients_r_reg[9][2]/Q}}
@file 179: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][3]/Q} .original_name {coefficients_r_reg[9][3]/Q}}
@file 180: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][4]/Q} .original_name {coefficients_r_reg[9][4]/Q}}
@file 181: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][5]/Q} .original_name {coefficients_r_reg[9][5]/Q}}
@file 182: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][6]/Q} .original_name {coefficients_r_reg[9][6]/Q}}
@file 183: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][7]/Q} .original_name {coefficients_r_reg[9][7]/Q}}
@file 184: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][8]/Q} .original_name {coefficients_r_reg[9][8]/Q}}
@file 185: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][9]/Q} .original_name {coefficients_r_reg[9][9]/Q}}
@file 186: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][10]/Q} .original_name {coefficients_r_reg[9][10]/Q}}
@file 187: catch {set_db {pin:fir_transpose/coefficients_r_reg[9][11]/Q} .original_name {coefficients_r_reg[9][11]/Q}}
@file 188: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][0]/Q} .original_name {coefficients_r_reg[10][0]/Q}}
@file 189: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][1]/Q} .original_name {coefficients_r_reg[10][1]/Q}}
@file 190: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][2]/Q} .original_name {coefficients_r_reg[10][2]/Q}}
@file 191: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][3]/Q} .original_name {coefficients_r_reg[10][3]/Q}}
@file 192: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][4]/Q} .original_name {coefficients_r_reg[10][4]/Q}}
@file 193: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][5]/Q} .original_name {coefficients_r_reg[10][5]/Q}}
@file 194: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][6]/Q} .original_name {coefficients_r_reg[10][6]/Q}}
@file 195: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][7]/Q} .original_name {coefficients_r_reg[10][7]/Q}}
@file 196: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][8]/Q} .original_name {coefficients_r_reg[10][8]/Q}}
@file 197: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][9]/Q} .original_name {coefficients_r_reg[10][9]/Q}}
@file 198: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][10]/Q} .original_name {coefficients_r_reg[10][10]/Q}}
@file 199: catch {set_db {pin:fir_transpose/coefficients_r_reg[10][11]/Q} .original_name {coefficients_r_reg[10][11]/Q}}
@file 200: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][0]/Q} .original_name {coefficients_r_reg[11][0]/Q}}
@file 201: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][1]/Q} .original_name {coefficients_r_reg[11][1]/Q}}
@file 202: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][2]/Q} .original_name {coefficients_r_reg[11][2]/Q}}
@file 203: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][3]/Q} .original_name {coefficients_r_reg[11][3]/Q}}
@file 204: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][4]/Q} .original_name {coefficients_r_reg[11][4]/Q}}
@file 205: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][5]/Q} .original_name {coefficients_r_reg[11][5]/Q}}
@file 206: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][6]/Q} .original_name {coefficients_r_reg[11][6]/Q}}
@file 207: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][7]/Q} .original_name {coefficients_r_reg[11][7]/Q}}
@file 208: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][8]/Q} .original_name {coefficients_r_reg[11][8]/Q}}
@file 209: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][9]/Q} .original_name {coefficients_r_reg[11][9]/Q}}
@file 210: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][10]/Q} .original_name {coefficients_r_reg[11][10]/Q}}
@file 211: catch {set_db {pin:fir_transpose/coefficients_r_reg[11][11]/Q} .original_name {coefficients_r_reg[11][11]/Q}}
@file 212: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][0]/Q} .original_name {coefficients_r_reg[12][0]/Q}}
@file 213: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][1]/Q} .original_name {coefficients_r_reg[12][1]/Q}}
@file 214: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][2]/Q} .original_name {coefficients_r_reg[12][2]/Q}}
@file 215: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][3]/Q} .original_name {coefficients_r_reg[12][3]/Q}}
@file 216: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][4]/Q} .original_name {coefficients_r_reg[12][4]/Q}}
@file 217: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][5]/Q} .original_name {coefficients_r_reg[12][5]/Q}}
@file 218: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][6]/Q} .original_name {coefficients_r_reg[12][6]/Q}}
@file 219: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][7]/Q} .original_name {coefficients_r_reg[12][7]/Q}}
@file 220: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][8]/Q} .original_name {coefficients_r_reg[12][8]/Q}}
@file 221: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][9]/Q} .original_name {coefficients_r_reg[12][9]/Q}}
@file 222: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][10]/Q} .original_name {coefficients_r_reg[12][10]/Q}}
@file 223: catch {set_db {pin:fir_transpose/coefficients_r_reg[12][11]/Q} .original_name {coefficients_r_reg[12][11]/Q}}
@file 224: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][0]/Q} .original_name {coefficients_r_reg[13][0]/Q}}
@file 225: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][1]/Q} .original_name {coefficients_r_reg[13][1]/Q}}
@file 226: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][2]/Q} .original_name {coefficients_r_reg[13][2]/Q}}
@file 227: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][3]/Q} .original_name {coefficients_r_reg[13][3]/Q}}
@file 228: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][4]/Q} .original_name {coefficients_r_reg[13][4]/Q}}
@file 229: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][5]/Q} .original_name {coefficients_r_reg[13][5]/Q}}
@file 230: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][6]/Q} .original_name {coefficients_r_reg[13][6]/Q}}
@file 231: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][7]/Q} .original_name {coefficients_r_reg[13][7]/Q}}
@file 232: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][8]/Q} .original_name {coefficients_r_reg[13][8]/Q}}
@file 233: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][9]/Q} .original_name {coefficients_r_reg[13][9]/Q}}
@file 234: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][10]/Q} .original_name {coefficients_r_reg[13][10]/Q}}
@file 235: catch {set_db {pin:fir_transpose/coefficients_r_reg[13][11]/Q} .original_name {coefficients_r_reg[13][11]/Q}}
@file 236: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][0]/Q} .original_name {coefficients_r_reg[14][0]/Q}}
@file 237: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][1]/Q} .original_name {coefficients_r_reg[14][1]/Q}}
@file 238: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][2]/Q} .original_name {coefficients_r_reg[14][2]/Q}}
@file 239: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][3]/Q} .original_name {coefficients_r_reg[14][3]/Q}}
@file 240: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][4]/Q} .original_name {coefficients_r_reg[14][4]/Q}}
@file 241: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][5]/Q} .original_name {coefficients_r_reg[14][5]/Q}}
@file 242: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][6]/Q} .original_name {coefficients_r_reg[14][6]/Q}}
@file 243: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][7]/Q} .original_name {coefficients_r_reg[14][7]/Q}}
@file 244: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][8]/Q} .original_name {coefficients_r_reg[14][8]/Q}}
@file 245: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][9]/Q} .original_name {coefficients_r_reg[14][9]/Q}}
@file 246: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][10]/Q} .original_name {coefficients_r_reg[14][10]/Q}}
@file 247: catch {set_db {pin:fir_transpose/coefficients_r_reg[14][11]/Q} .original_name {coefficients_r_reg[14][11]/Q}}
@file 248: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][0]/Q} .original_name {coefficients_r_reg[15][0]/Q}}
@file 249: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][1]/Q} .original_name {coefficients_r_reg[15][1]/Q}}
@file 250: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][2]/Q} .original_name {coefficients_r_reg[15][2]/Q}}
@file 251: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][3]/Q} .original_name {coefficients_r_reg[15][3]/Q}}
@file 252: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][4]/Q} .original_name {coefficients_r_reg[15][4]/Q}}
@file 253: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][5]/Q} .original_name {coefficients_r_reg[15][5]/Q}}
@file 254: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][6]/Q} .original_name {coefficients_r_reg[15][6]/Q}}
@file 255: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][7]/Q} .original_name {coefficients_r_reg[15][7]/Q}}
@file 256: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][8]/Q} .original_name {coefficients_r_reg[15][8]/Q}}
@file 257: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][9]/Q} .original_name {coefficients_r_reg[15][9]/Q}}
@file 258: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][10]/Q} .original_name {coefficients_r_reg[15][10]/Q}}
@file 259: catch {set_db {pin:fir_transpose/coefficients_r_reg[15][11]/Q} .original_name {coefficients_r_reg[15][11]/Q}}
@file 260: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][0]/Q} .original_name {coefficients_r_reg[16][0]/Q}}
@file 261: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][1]/Q} .original_name {coefficients_r_reg[16][1]/Q}}
@file 262: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][2]/Q} .original_name {coefficients_r_reg[16][2]/Q}}
@file 263: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][3]/Q} .original_name {coefficients_r_reg[16][3]/Q}}
@file 264: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][4]/Q} .original_name {coefficients_r_reg[16][4]/Q}}
@file 265: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][5]/Q} .original_name {coefficients_r_reg[16][5]/Q}}
@file 266: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][6]/Q} .original_name {coefficients_r_reg[16][6]/Q}}
@file 267: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][7]/Q} .original_name {coefficients_r_reg[16][7]/Q}}
@file 268: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][8]/Q} .original_name {coefficients_r_reg[16][8]/Q}}
@file 269: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][9]/Q} .original_name {coefficients_r_reg[16][9]/Q}}
@file 270: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][10]/Q} .original_name {coefficients_r_reg[16][10]/Q}}
@file 271: catch {set_db {pin:fir_transpose/coefficients_r_reg[16][11]/Q} .original_name {coefficients_r_reg[16][11]/Q}}
@file 272: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][0]/Q} .original_name {coefficients_r_reg[17][0]/Q}}
@file 273: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][1]/Q} .original_name {coefficients_r_reg[17][1]/Q}}
@file 274: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][2]/Q} .original_name {coefficients_r_reg[17][2]/Q}}
@file 275: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][3]/Q} .original_name {coefficients_r_reg[17][3]/Q}}
@file 276: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][4]/Q} .original_name {coefficients_r_reg[17][4]/Q}}
@file 277: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][5]/Q} .original_name {coefficients_r_reg[17][5]/Q}}
@file 278: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][6]/Q} .original_name {coefficients_r_reg[17][6]/Q}}
@file 279: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][7]/Q} .original_name {coefficients_r_reg[17][7]/Q}}
@file 280: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][8]/Q} .original_name {coefficients_r_reg[17][8]/Q}}
@file 281: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][9]/Q} .original_name {coefficients_r_reg[17][9]/Q}}
@file 282: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][10]/Q} .original_name {coefficients_r_reg[17][10]/Q}}
@file 283: catch {set_db {pin:fir_transpose/coefficients_r_reg[17][11]/Q} .original_name {coefficients_r_reg[17][11]/Q}}
@file 284: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][0]/Q} .original_name {coefficients_r_reg[18][0]/Q}}
@file 285: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][1]/Q} .original_name {coefficients_r_reg[18][1]/Q}}
@file 286: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][2]/Q} .original_name {coefficients_r_reg[18][2]/Q}}
@file 287: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][3]/Q} .original_name {coefficients_r_reg[18][3]/Q}}
@file 288: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][4]/Q} .original_name {coefficients_r_reg[18][4]/Q}}
@file 289: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][5]/Q} .original_name {coefficients_r_reg[18][5]/Q}}
@file 290: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][6]/Q} .original_name {coefficients_r_reg[18][6]/Q}}
@file 291: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][7]/Q} .original_name {coefficients_r_reg[18][7]/Q}}
@file 292: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][8]/Q} .original_name {coefficients_r_reg[18][8]/Q}}
@file 293: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][9]/Q} .original_name {coefficients_r_reg[18][9]/Q}}
@file 294: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][10]/Q} .original_name {coefficients_r_reg[18][10]/Q}}
@file 295: catch {set_db {pin:fir_transpose/coefficients_r_reg[18][11]/Q} .original_name {coefficients_r_reg[18][11]/Q}}
@file 296: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][0]/Q} .original_name {coefficients_r_reg[19][0]/Q}}
@file 297: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][1]/Q} .original_name {coefficients_r_reg[19][1]/Q}}
@file 298: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][2]/Q} .original_name {coefficients_r_reg[19][2]/Q}}
@file 299: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][3]/Q} .original_name {coefficients_r_reg[19][3]/Q}}
@file 300: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][4]/Q} .original_name {coefficients_r_reg[19][4]/Q}}
@file 301: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][5]/Q} .original_name {coefficients_r_reg[19][5]/Q}}
@file 302: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][6]/Q} .original_name {coefficients_r_reg[19][6]/Q}}
@file 303: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][7]/Q} .original_name {coefficients_r_reg[19][7]/Q}}
@file 304: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][8]/Q} .original_name {coefficients_r_reg[19][8]/Q}}
@file 305: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][9]/Q} .original_name {coefficients_r_reg[19][9]/Q}}
@file 306: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][10]/Q} .original_name {coefficients_r_reg[19][10]/Q}}
@file 307: catch {set_db {pin:fir_transpose/coefficients_r_reg[19][11]/Q} .original_name {coefficients_r_reg[19][11]/Q}}
@file 308: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][0]/Q} .original_name {coefficients_r_reg[20][0]/Q}}
@file 309: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][1]/Q} .original_name {coefficients_r_reg[20][1]/Q}}
@file 310: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][2]/Q} .original_name {coefficients_r_reg[20][2]/Q}}
@file 311: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][3]/Q} .original_name {coefficients_r_reg[20][3]/Q}}
@file 312: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][4]/Q} .original_name {coefficients_r_reg[20][4]/Q}}
@file 313: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][5]/Q} .original_name {coefficients_r_reg[20][5]/Q}}
@file 314: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][6]/Q} .original_name {coefficients_r_reg[20][6]/Q}}
@file 315: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][7]/Q} .original_name {coefficients_r_reg[20][7]/Q}}
@file 316: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][8]/Q} .original_name {coefficients_r_reg[20][8]/Q}}
@file 317: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][9]/Q} .original_name {coefficients_r_reg[20][9]/Q}}
@file 318: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][10]/Q} .original_name {coefficients_r_reg[20][10]/Q}}
@file 319: catch {set_db {pin:fir_transpose/coefficients_r_reg[20][11]/Q} .original_name {coefficients_r_reg[20][11]/Q}}
@file 320: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][0]/Q} .original_name {coefficients_r_reg[21][0]/Q}}
@file 321: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][1]/Q} .original_name {coefficients_r_reg[21][1]/Q}}
@file 322: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][2]/Q} .original_name {coefficients_r_reg[21][2]/Q}}
@file 323: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][3]/Q} .original_name {coefficients_r_reg[21][3]/Q}}
@file 324: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][4]/Q} .original_name {coefficients_r_reg[21][4]/Q}}
@file 325: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][5]/Q} .original_name {coefficients_r_reg[21][5]/Q}}
@file 326: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][6]/Q} .original_name {coefficients_r_reg[21][6]/Q}}
@file 327: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][7]/Q} .original_name {coefficients_r_reg[21][7]/Q}}
@file 328: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][8]/Q} .original_name {coefficients_r_reg[21][8]/Q}}
@file 329: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][9]/Q} .original_name {coefficients_r_reg[21][9]/Q}}
@file 330: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][10]/Q} .original_name {coefficients_r_reg[21][10]/Q}}
@file 331: catch {set_db {pin:fir_transpose/coefficients_r_reg[21][11]/Q} .original_name {coefficients_r_reg[21][11]/Q}}
@file 332: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][0]/Q} .original_name {coefficients_r_reg[22][0]/Q}}
@file 333: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][1]/Q} .original_name {coefficients_r_reg[22][1]/Q}}
@file 334: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][2]/Q} .original_name {coefficients_r_reg[22][2]/Q}}
@file 335: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][3]/Q} .original_name {coefficients_r_reg[22][3]/Q}}
@file 336: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][4]/Q} .original_name {coefficients_r_reg[22][4]/Q}}
@file 337: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][5]/Q} .original_name {coefficients_r_reg[22][5]/Q}}
@file 338: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][6]/Q} .original_name {coefficients_r_reg[22][6]/Q}}
@file 339: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][7]/Q} .original_name {coefficients_r_reg[22][7]/Q}}
@file 340: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][8]/Q} .original_name {coefficients_r_reg[22][8]/Q}}
@file 341: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][9]/Q} .original_name {coefficients_r_reg[22][9]/Q}}
@file 342: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][10]/Q} .original_name {coefficients_r_reg[22][10]/Q}}
@file 343: catch {set_db {pin:fir_transpose/coefficients_r_reg[22][11]/Q} .original_name {coefficients_r_reg[22][11]/Q}}
@file 344: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][0]/Q} .original_name {coefficients_r_reg[23][0]/Q}}
@file 345: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][1]/Q} .original_name {coefficients_r_reg[23][1]/Q}}
@file 346: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][2]/Q} .original_name {coefficients_r_reg[23][2]/Q}}
@file 347: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][3]/Q} .original_name {coefficients_r_reg[23][3]/Q}}
@file 348: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][4]/Q} .original_name {coefficients_r_reg[23][4]/Q}}
@file 349: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][5]/Q} .original_name {coefficients_r_reg[23][5]/Q}}
@file 350: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][6]/Q} .original_name {coefficients_r_reg[23][6]/Q}}
@file 351: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][7]/Q} .original_name {coefficients_r_reg[23][7]/Q}}
@file 352: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][8]/Q} .original_name {coefficients_r_reg[23][8]/Q}}
@file 353: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][9]/Q} .original_name {coefficients_r_reg[23][9]/Q}}
@file 354: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][10]/Q} .original_name {coefficients_r_reg[23][10]/Q}}
@file 355: catch {set_db {pin:fir_transpose/coefficients_r_reg[23][11]/Q} .original_name {coefficients_r_reg[23][11]/Q}}
@file 356: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][0]/Q} .original_name {coefficients_r_reg[24][0]/Q}}
@file 357: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][1]/Q} .original_name {coefficients_r_reg[24][1]/Q}}
@file 358: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][2]/Q} .original_name {coefficients_r_reg[24][2]/Q}}
@file 359: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][3]/Q} .original_name {coefficients_r_reg[24][3]/Q}}
@file 360: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][4]/Q} .original_name {coefficients_r_reg[24][4]/Q}}
@file 361: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][5]/Q} .original_name {coefficients_r_reg[24][5]/Q}}
@file 362: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][6]/Q} .original_name {coefficients_r_reg[24][6]/Q}}
@file 363: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][7]/Q} .original_name {coefficients_r_reg[24][7]/Q}}
@file 364: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][8]/Q} .original_name {coefficients_r_reg[24][8]/Q}}
@file 365: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][9]/Q} .original_name {coefficients_r_reg[24][9]/Q}}
@file 366: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][10]/Q} .original_name {coefficients_r_reg[24][10]/Q}}
@file 367: catch {set_db {pin:fir_transpose/coefficients_r_reg[24][11]/Q} .original_name {coefficients_r_reg[24][11]/Q}}
@file 368: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][0]/Q} .original_name {coefficients_r_reg[25][0]/Q}}
@file 369: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][1]/Q} .original_name {coefficients_r_reg[25][1]/Q}}
@file 370: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][2]/Q} .original_name {coefficients_r_reg[25][2]/Q}}
@file 371: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][3]/Q} .original_name {coefficients_r_reg[25][3]/Q}}
@file 372: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][4]/Q} .original_name {coefficients_r_reg[25][4]/Q}}
@file 373: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][5]/Q} .original_name {coefficients_r_reg[25][5]/Q}}
@file 374: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][6]/Q} .original_name {coefficients_r_reg[25][6]/Q}}
@file 375: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][7]/Q} .original_name {coefficients_r_reg[25][7]/Q}}
@file 376: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][8]/Q} .original_name {coefficients_r_reg[25][8]/Q}}
@file 377: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][9]/Q} .original_name {coefficients_r_reg[25][9]/Q}}
@file 378: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][10]/Q} .original_name {coefficients_r_reg[25][10]/Q}}
@file 379: catch {set_db {pin:fir_transpose/coefficients_r_reg[25][11]/Q} .original_name {coefficients_r_reg[25][11]/Q}}
@file 380: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][0]/Q} .original_name {coefficients_r_reg[26][0]/Q}}
@file 381: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][1]/Q} .original_name {coefficients_r_reg[26][1]/Q}}
@file 382: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][2]/Q} .original_name {coefficients_r_reg[26][2]/Q}}
@file 383: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][3]/Q} .original_name {coefficients_r_reg[26][3]/Q}}
@file 384: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][4]/Q} .original_name {coefficients_r_reg[26][4]/Q}}
@file 385: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][5]/Q} .original_name {coefficients_r_reg[26][5]/Q}}
@file 386: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][6]/Q} .original_name {coefficients_r_reg[26][6]/Q}}
@file 387: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][7]/Q} .original_name {coefficients_r_reg[26][7]/Q}}
@file 388: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][8]/Q} .original_name {coefficients_r_reg[26][8]/Q}}
@file 389: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][9]/Q} .original_name {coefficients_r_reg[26][9]/Q}}
@file 390: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][10]/Q} .original_name {coefficients_r_reg[26][10]/Q}}
@file 391: catch {set_db {pin:fir_transpose/coefficients_r_reg[26][11]/Q} .original_name {coefficients_r_reg[26][11]/Q}}
@file 392: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][0]/Q} .original_name {coefficients_r_reg[27][0]/Q}}
@file 393: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][1]/Q} .original_name {coefficients_r_reg[27][1]/Q}}
@file 394: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][2]/Q} .original_name {coefficients_r_reg[27][2]/Q}}
@file 395: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][3]/Q} .original_name {coefficients_r_reg[27][3]/Q}}
@file 396: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][4]/Q} .original_name {coefficients_r_reg[27][4]/Q}}
@file 397: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][5]/Q} .original_name {coefficients_r_reg[27][5]/Q}}
@file 398: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][6]/Q} .original_name {coefficients_r_reg[27][6]/Q}}
@file 399: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][7]/Q} .original_name {coefficients_r_reg[27][7]/Q}}
@file 400: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][8]/Q} .original_name {coefficients_r_reg[27][8]/Q}}
@file 401: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][9]/Q} .original_name {coefficients_r_reg[27][9]/Q}}
@file 402: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][10]/Q} .original_name {coefficients_r_reg[27][10]/Q}}
@file 403: catch {set_db {pin:fir_transpose/coefficients_r_reg[27][11]/Q} .original_name {coefficients_r_reg[27][11]/Q}}
@file 404: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][0]/Q} .original_name {coefficients_r_reg[28][0]/Q}}
@file 405: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][1]/Q} .original_name {coefficients_r_reg[28][1]/Q}}
@file 406: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][2]/Q} .original_name {coefficients_r_reg[28][2]/Q}}
@file 407: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][3]/Q} .original_name {coefficients_r_reg[28][3]/Q}}
@file 408: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][4]/Q} .original_name {coefficients_r_reg[28][4]/Q}}
@file 409: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][5]/Q} .original_name {coefficients_r_reg[28][5]/Q}}
@file 410: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][6]/Q} .original_name {coefficients_r_reg[28][6]/Q}}
@file 411: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][7]/Q} .original_name {coefficients_r_reg[28][7]/Q}}
@file 412: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][8]/Q} .original_name {coefficients_r_reg[28][8]/Q}}
@file 413: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][9]/Q} .original_name {coefficients_r_reg[28][9]/Q}}
@file 414: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][10]/Q} .original_name {coefficients_r_reg[28][10]/Q}}
@file 415: catch {set_db {pin:fir_transpose/coefficients_r_reg[28][11]/Q} .original_name {coefficients_r_reg[28][11]/Q}}
@file 416: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][0]/Q} .original_name {coefficients_r_reg[29][0]/Q}}
@file 417: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][1]/Q} .original_name {coefficients_r_reg[29][1]/Q}}
@file 418: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][2]/Q} .original_name {coefficients_r_reg[29][2]/Q}}
@file 419: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][3]/Q} .original_name {coefficients_r_reg[29][3]/Q}}
@file 420: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][4]/Q} .original_name {coefficients_r_reg[29][4]/Q}}
@file 421: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][5]/Q} .original_name {coefficients_r_reg[29][5]/Q}}
@file 422: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][6]/Q} .original_name {coefficients_r_reg[29][6]/Q}}
@file 423: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][7]/Q} .original_name {coefficients_r_reg[29][7]/Q}}
@file 424: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][8]/Q} .original_name {coefficients_r_reg[29][8]/Q}}
@file 425: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][9]/Q} .original_name {coefficients_r_reg[29][9]/Q}}
@file 426: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][10]/Q} .original_name {coefficients_r_reg[29][10]/Q}}
@file 427: catch {set_db {pin:fir_transpose/coefficients_r_reg[29][11]/Q} .original_name {coefficients_r_reg[29][11]/Q}}
@file 428: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][0]/Q} .original_name {coefficients_r_reg[30][0]/Q}}
@file 429: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][1]/Q} .original_name {coefficients_r_reg[30][1]/Q}}
@file 430: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][2]/Q} .original_name {coefficients_r_reg[30][2]/Q}}
@file 431: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][3]/Q} .original_name {coefficients_r_reg[30][3]/Q}}
@file 432: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][4]/Q} .original_name {coefficients_r_reg[30][4]/Q}}
@file 433: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][5]/Q} .original_name {coefficients_r_reg[30][5]/Q}}
@file 434: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][6]/Q} .original_name {coefficients_r_reg[30][6]/Q}}
@file 435: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][7]/Q} .original_name {coefficients_r_reg[30][7]/Q}}
@file 436: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][8]/Q} .original_name {coefficients_r_reg[30][8]/Q}}
@file 437: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][9]/Q} .original_name {coefficients_r_reg[30][9]/Q}}
@file 438: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][10]/Q} .original_name {coefficients_r_reg[30][10]/Q}}
@file 439: catch {set_db {pin:fir_transpose/coefficients_r_reg[30][11]/Q} .original_name {coefficients_r_reg[30][11]/Q}}
@file 440: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][0]/Q} .original_name {coefficients_r_reg[31][0]/Q}}
@file 441: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][1]/Q} .original_name {coefficients_r_reg[31][1]/Q}}
@file 442: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][2]/Q} .original_name {coefficients_r_reg[31][2]/Q}}
@file 443: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][3]/Q} .original_name {coefficients_r_reg[31][3]/Q}}
@file 444: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][4]/Q} .original_name {coefficients_r_reg[31][4]/Q}}
@file 445: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][5]/Q} .original_name {coefficients_r_reg[31][5]/Q}}
@file 446: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][6]/Q} .original_name {coefficients_r_reg[31][6]/Q}}
@file 447: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][7]/Q} .original_name {coefficients_r_reg[31][7]/Q}}
@file 448: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][8]/Q} .original_name {coefficients_r_reg[31][8]/Q}}
@file 449: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][9]/Q} .original_name {coefficients_r_reg[31][9]/Q}}
@file 450: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][10]/Q} .original_name {coefficients_r_reg[31][10]/Q}}
@file 451: catch {set_db {pin:fir_transpose/coefficients_r_reg[31][11]/Q} .original_name {coefficients_r_reg[31][11]/Q}}
@file 452: catch {set_db {pin:fir_transpose/sum_r_reg[0][1]/Q} .original_name {sum_r_reg[0][1]/Q}}
@file 453: catch {set_db {pin:fir_transpose/sum_r_reg[0][2]/Q} .original_name {sum_r_reg[0][2]/Q}}
@file 454: catch {set_db {pin:fir_transpose/sum_r_reg[0][3]/Q} .original_name {sum_r_reg[0][3]/Q}}
@file 455: catch {set_db {pin:fir_transpose/sum_r_reg[0][4]/Q} .original_name {sum_r_reg[0][4]/Q}}
@file 456: catch {set_db {pin:fir_transpose/sum_r_reg[0][5]/Q} .original_name {sum_r_reg[0][5]/Q}}
@file 457: catch {set_db {pin:fir_transpose/sum_r_reg[0][6]/Q} .original_name {sum_r_reg[0][6]/Q}}
@file 458: catch {set_db {pin:fir_transpose/sum_r_reg[0][7]/Q} .original_name {sum_r_reg[0][7]/Q}}
@file 459: catch {set_db {pin:fir_transpose/sum_r_reg[0][8]/Q} .original_name {sum_r_reg[0][8]/Q}}
@file 460: catch {set_db {pin:fir_transpose/sum_r_reg[0][9]/Q} .original_name {sum_r_reg[0][9]/Q}}
@file 461: catch {set_db {pin:fir_transpose/sum_r_reg[0][10]/Q} .original_name {sum_r_reg[0][10]/Q}}
@file 462: catch {set_db {pin:fir_transpose/sum_r_reg[0][11]/Q} .original_name {sum_r_reg[0][11]/Q}}
@file 463: catch {set_db {pin:fir_transpose/sum_r_reg[0][12]/Q} .original_name {sum_r_reg[0][12]/Q}}
@file 464: catch {set_db {pin:fir_transpose/sum_r_reg[0][13]/Q} .original_name {sum_r_reg[0][13]/Q}}
@file 465: catch {set_db {pin:fir_transpose/sum_r_reg[0][14]/Q} .original_name {sum_r_reg[0][14]/Q}}
@file 466: catch {set_db {pin:fir_transpose/sum_r_reg[0][15]/Q} .original_name {sum_r_reg[0][15]/Q}}
@file 467: catch {set_db {pin:fir_transpose/sum_r_reg[0][16]/Q} .original_name {sum_r_reg[0][16]/Q}}
@file 468: catch {set_db {pin:fir_transpose/sum_r_reg[0][17]/Q} .original_name {sum_r_reg[0][17]/Q}}
@file 469: catch {set_db {pin:fir_transpose/sum_r_reg[0][18]/Q} .original_name {sum_r_reg[0][18]/Q}}
@file 470: catch {set_db {pin:fir_transpose/sum_r_reg[0][19]/Q} .original_name {sum_r_reg[0][19]/Q}}
@file 471: catch {set_db {pin:fir_transpose/sum_r_reg[0][20]/Q} .original_name {sum_r_reg[0][20]/Q}}
@file 472: catch {set_db {pin:fir_transpose/sum_r_reg[0][21]/Q} .original_name {sum_r_reg[0][21]/Q}}
@file 473: catch {set_db {pin:fir_transpose/sum_r_reg[0][22]/Q} .original_name {sum_r_reg[0][22]/Q}}
@file 474: catch {set_db {pin:fir_transpose/din_r_reg[0]/Q} .original_name {din_r_reg[0]/Q}}
@file 475: catch {set_db {pin:fir_transpose/din_r_reg[1]/Q} .original_name {din_r_reg[1]/Q}}
@file 476: catch {set_db {pin:fir_transpose/din_r_reg[1]/QN} .original_name {din_r_reg[1]/Q}}
@file 477: catch {set_db {pin:fir_transpose/din_r_reg[2]/Q} .original_name {din_r_reg[2]/Q}}
@file 478: catch {set_db {pin:fir_transpose/din_r_reg[2]/QN} .original_name {din_r_reg[2]/Q}}
@file 479: catch {set_db {pin:fir_transpose/din_r_reg[3]/Q} .original_name {din_r_reg[3]/Q}}
@file 480: catch {set_db {pin:fir_transpose/din_r_reg[3]/QN} .original_name {din_r_reg[3]/Q}}
@file 481: catch {set_db {pin:fir_transpose/din_r_reg[4]/Q} .original_name {din_r_reg[4]/Q}}
@file 482: catch {set_db {pin:fir_transpose/din_r_reg[4]/QN} .original_name {din_r_reg[4]/Q}}
@file 483: catch {set_db {pin:fir_transpose/din_r_reg[5]/Q} .original_name {din_r_reg[5]/Q}}
@file 484: catch {set_db {pin:fir_transpose/din_r_reg[5]/QN} .original_name {din_r_reg[5]/Q}}
@file 485: catch {set_db {pin:fir_transpose/din_r_reg[6]/Q} .original_name {din_r_reg[6]/Q}}
@file 486: catch {set_db {pin:fir_transpose/din_r_reg[6]/QN} .original_name {din_r_reg[6]/Q}}
@file 487: catch {set_db {pin:fir_transpose/din_r_reg[7]/Q} .original_name {din_r_reg[7]/Q}}
@file 488: catch {set_db {pin:fir_transpose/din_r_reg[7]/QN} .original_name {din_r_reg[7]/Q}}
@file 489: catch {set_db {pin:fir_transpose/din_r_reg[8]/Q} .original_name {din_r_reg[8]/Q}}
@file 490: catch {set_db {pin:fir_transpose/din_r_reg[8]/QN} .original_name {din_r_reg[8]/Q}}
@file 491: catch {set_db {pin:fir_transpose/din_r_reg[9]/Q} .original_name {din_r_reg[9]/Q}}
@file 492: catch {set_db {pin:fir_transpose/din_r_reg[9]/QN} .original_name {din_r_reg[9]/Q}}
@file 493: catch {set_db {pin:fir_transpose/din_r_reg[10]/Q} .original_name {din_r_reg[10]/Q}}
@file 494: catch {set_db {pin:fir_transpose/din_r_reg[10]/QN} .original_name {din_r_reg[10]/Q}}
@file 495: catch {set_db {pin:fir_transpose/din_r_reg[11]/Q} .original_name {din_r_reg[11]/Q}}
@file 496: catch {set_db {pin:fir_transpose/read_value_reg[0]/Q} .original_name {read_value_reg[0]/Q}}
@file 497: catch {set_db {pin:fir_transpose/read_value_reg[1]/Q} .original_name {read_value_reg[1]/Q}}
@file 498: catch {set_db {pin:fir_transpose/read_value_reg[2]/Q} .original_name {read_value_reg[2]/Q}}
@file 499: catch {set_db {pin:fir_transpose/read_value_reg[3]/Q} .original_name {read_value_reg[3]/Q}}
@file 500: catch {set_db {pin:fir_transpose/read_value_reg[4]/Q} .original_name {read_value_reg[4]/Q}}
@file 501: catch {set_db {pin:fir_transpose/read_value_reg[5]/Q} .original_name {read_value_reg[5]/Q}}
@file 502: catch {set_db {pin:fir_transpose/read_value_reg[6]/Q} .original_name {read_value_reg[6]/Q}}
@file 503: catch {set_db {pin:fir_transpose/read_value_reg[7]/Q} .original_name {read_value_reg[7]/Q}}
@file 504: catch {set_db {pin:fir_transpose/read_value_reg[8]/Q} .original_name {read_value_reg[8]/Q}}
@file 505: catch {set_db {pin:fir_transpose/read_value_reg[9]/Q} .original_name {read_value_reg[9]/Q}}
@file 506: catch {set_db {pin:fir_transpose/read_value_reg[10]/Q} .original_name {read_value_reg[10]/Q}}
@file 507: catch {set_db {pin:fir_transpose/read_value_reg[11]/Q} .original_name {read_value_reg[11]/Q}}
@file 508: catch {set_db {pin:fir_transpose/sum_r_reg[0][0]/Q} .original_name {sum_r_reg[0][0]/Q}}
@file 509: catch {set_db {pin:fir_transpose/sum_r_reg[0][0]/QN} .original_name {sum_r_reg[0][0]/Q}}
@file 510: catch {set_db {pin:fir_transpose/sum_r_reg[1][0]/Q} .original_name {sum_r_reg[1][0]/Q}}
@file 511: catch {set_db {pin:fir_transpose/sum_r_reg[1][0]/QN} .original_name {sum_r_reg[1][0]/Q}}
@file 512: catch {set_db {pin:fir_transpose/sum_r_reg[1][1]/Q} .original_name {sum_r_reg[1][1]/Q}}
@file 513: catch {set_db {pin:fir_transpose/sum_r_reg[1][2]/Q} .original_name {sum_r_reg[1][2]/Q}}
@file 514: catch {set_db {pin:fir_transpose/sum_r_reg[1][3]/Q} .original_name {sum_r_reg[1][3]/Q}}
@file 515: catch {set_db {pin:fir_transpose/sum_r_reg[1][4]/Q} .original_name {sum_r_reg[1][4]/Q}}
@file 516: catch {set_db {pin:fir_transpose/sum_r_reg[1][5]/Q} .original_name {sum_r_reg[1][5]/Q}}
@file 517: catch {set_db {pin:fir_transpose/sum_r_reg[1][6]/Q} .original_name {sum_r_reg[1][6]/Q}}
@file 518: catch {set_db {pin:fir_transpose/sum_r_reg[1][7]/Q} .original_name {sum_r_reg[1][7]/Q}}
@file 519: catch {set_db {pin:fir_transpose/sum_r_reg[1][8]/Q} .original_name {sum_r_reg[1][8]/Q}}
@file 520: catch {set_db {pin:fir_transpose/sum_r_reg[1][9]/Q} .original_name {sum_r_reg[1][9]/Q}}
@file 521: catch {set_db {pin:fir_transpose/sum_r_reg[1][10]/Q} .original_name {sum_r_reg[1][10]/Q}}
@file 522: catch {set_db {pin:fir_transpose/sum_r_reg[1][11]/Q} .original_name {sum_r_reg[1][11]/Q}}
@file 523: catch {set_db {pin:fir_transpose/sum_r_reg[1][12]/Q} .original_name {sum_r_reg[1][12]/Q}}
@file 524: catch {set_db {pin:fir_transpose/sum_r_reg[1][13]/Q} .original_name {sum_r_reg[1][13]/Q}}
@file 525: catch {set_db {pin:fir_transpose/sum_r_reg[1][14]/Q} .original_name {sum_r_reg[1][14]/Q}}
@file 526: catch {set_db {pin:fir_transpose/sum_r_reg[1][15]/Q} .original_name {sum_r_reg[1][15]/Q}}
@file 527: catch {set_db {pin:fir_transpose/sum_r_reg[1][16]/Q} .original_name {sum_r_reg[1][16]/Q}}
@file 528: catch {set_db {pin:fir_transpose/sum_r_reg[1][17]/Q} .original_name {sum_r_reg[1][17]/Q}}
@file 529: catch {set_db {pin:fir_transpose/sum_r_reg[1][18]/Q} .original_name {sum_r_reg[1][18]/Q}}
@file 530: catch {set_db {pin:fir_transpose/sum_r_reg[1][19]/Q} .original_name {sum_r_reg[1][19]/Q}}
@file 531: catch {set_db {pin:fir_transpose/sum_r_reg[1][20]/Q} .original_name {sum_r_reg[1][20]/Q}}
@file 532: catch {set_db {pin:fir_transpose/sum_r_reg[1][21]/Q} .original_name {sum_r_reg[1][21]/Q}}
@file 533: catch {set_db {pin:fir_transpose/sum_r_reg[1][22]/Q} .original_name {sum_r_reg[1][22]/QN}}
@file 534: catch {set_db {pin:fir_transpose/sum_r_reg[2][0]/Q} .original_name {sum_r_reg[2][0]/Q}}
@file 535: catch {set_db {pin:fir_transpose/sum_r_reg[2][0]/QN} .original_name {sum_r_reg[2][0]/Q}}
@file 536: catch {set_db {pin:fir_transpose/sum_r_reg[2][1]/Q} .original_name {sum_r_reg[2][1]/Q}}
@file 537: catch {set_db {pin:fir_transpose/sum_r_reg[2][2]/Q} .original_name {sum_r_reg[2][2]/Q}}
@file 538: catch {set_db {pin:fir_transpose/sum_r_reg[2][3]/Q} .original_name {sum_r_reg[2][3]/Q}}
@file 539: catch {set_db {pin:fir_transpose/sum_r_reg[2][4]/Q} .original_name {sum_r_reg[2][4]/Q}}
@file 540: catch {set_db {pin:fir_transpose/sum_r_reg[2][5]/Q} .original_name {sum_r_reg[2][5]/Q}}
@file 541: catch {set_db {pin:fir_transpose/sum_r_reg[2][6]/Q} .original_name {sum_r_reg[2][6]/Q}}
@file 542: catch {set_db {pin:fir_transpose/sum_r_reg[2][7]/Q} .original_name {sum_r_reg[2][7]/Q}}
@file 543: catch {set_db {pin:fir_transpose/sum_r_reg[2][8]/Q} .original_name {sum_r_reg[2][8]/Q}}
@file 544: catch {set_db {pin:fir_transpose/sum_r_reg[2][9]/Q} .original_name {sum_r_reg[2][9]/Q}}
@file 545: catch {set_db {pin:fir_transpose/sum_r_reg[2][10]/Q} .original_name {sum_r_reg[2][10]/Q}}
@file 546: catch {set_db {pin:fir_transpose/sum_r_reg[2][11]/Q} .original_name {sum_r_reg[2][11]/Q}}
@file 547: catch {set_db {pin:fir_transpose/sum_r_reg[2][12]/Q} .original_name {sum_r_reg[2][12]/Q}}
@file 548: catch {set_db {pin:fir_transpose/sum_r_reg[2][13]/Q} .original_name {sum_r_reg[2][13]/Q}}
@file 549: catch {set_db {pin:fir_transpose/sum_r_reg[2][14]/Q} .original_name {sum_r_reg[2][14]/Q}}
@file 550: catch {set_db {pin:fir_transpose/sum_r_reg[2][15]/Q} .original_name {sum_r_reg[2][15]/Q}}
@file 551: catch {set_db {pin:fir_transpose/sum_r_reg[2][16]/Q} .original_name {sum_r_reg[2][16]/Q}}
@file 552: catch {set_db {pin:fir_transpose/sum_r_reg[2][17]/Q} .original_name {sum_r_reg[2][17]/Q}}
@file 553: catch {set_db {pin:fir_transpose/sum_r_reg[2][18]/Q} .original_name {sum_r_reg[2][18]/Q}}
@file 554: catch {set_db {pin:fir_transpose/sum_r_reg[2][19]/Q} .original_name {sum_r_reg[2][19]/Q}}
@file 555: catch {set_db {pin:fir_transpose/sum_r_reg[2][20]/Q} .original_name {sum_r_reg[2][20]/Q}}
@file 556: catch {set_db {pin:fir_transpose/sum_r_reg[2][21]/Q} .original_name {sum_r_reg[2][21]/Q}}
@file 557: catch {set_db {pin:fir_transpose/sum_r_reg[2][22]/Q} .original_name {sum_r_reg[2][22]/QN}}
@file 558: catch {set_db {pin:fir_transpose/sum_r_reg[3][0]/Q} .original_name {sum_r_reg[3][0]/Q}}
@file 559: catch {set_db {pin:fir_transpose/sum_r_reg[3][0]/QN} .original_name {sum_r_reg[3][0]/Q}}
@file 560: catch {set_db {pin:fir_transpose/sum_r_reg[3][1]/Q} .original_name {sum_r_reg[3][1]/Q}}
@file 561: catch {set_db {pin:fir_transpose/sum_r_reg[3][2]/Q} .original_name {sum_r_reg[3][2]/Q}}
@file 562: catch {set_db {pin:fir_transpose/sum_r_reg[3][3]/Q} .original_name {sum_r_reg[3][3]/Q}}
@file 563: catch {set_db {pin:fir_transpose/sum_r_reg[3][4]/Q} .original_name {sum_r_reg[3][4]/Q}}
@file 564: catch {set_db {pin:fir_transpose/sum_r_reg[3][5]/Q} .original_name {sum_r_reg[3][5]/Q}}
@file 565: catch {set_db {pin:fir_transpose/sum_r_reg[3][6]/Q} .original_name {sum_r_reg[3][6]/Q}}
@file 566: catch {set_db {pin:fir_transpose/sum_r_reg[3][7]/Q} .original_name {sum_r_reg[3][7]/Q}}
@file 567: catch {set_db {pin:fir_transpose/sum_r_reg[3][8]/Q} .original_name {sum_r_reg[3][8]/Q}}
@file 568: catch {set_db {pin:fir_transpose/sum_r_reg[3][9]/Q} .original_name {sum_r_reg[3][9]/Q}}
@file 569: catch {set_db {pin:fir_transpose/sum_r_reg[3][10]/Q} .original_name {sum_r_reg[3][10]/Q}}
@file 570: catch {set_db {pin:fir_transpose/sum_r_reg[3][11]/Q} .original_name {sum_r_reg[3][11]/Q}}
@file 571: catch {set_db {pin:fir_transpose/sum_r_reg[3][12]/Q} .original_name {sum_r_reg[3][12]/Q}}
@file 572: catch {set_db {pin:fir_transpose/sum_r_reg[3][13]/Q} .original_name {sum_r_reg[3][13]/Q}}
@file 573: catch {set_db {pin:fir_transpose/sum_r_reg[3][14]/Q} .original_name {sum_r_reg[3][14]/Q}}
@file 574: catch {set_db {pin:fir_transpose/sum_r_reg[3][15]/Q} .original_name {sum_r_reg[3][15]/Q}}
@file 575: catch {set_db {pin:fir_transpose/sum_r_reg[3][16]/Q} .original_name {sum_r_reg[3][16]/Q}}
@file 576: catch {set_db {pin:fir_transpose/sum_r_reg[3][17]/Q} .original_name {sum_r_reg[3][17]/Q}}
@file 577: catch {set_db {pin:fir_transpose/sum_r_reg[3][18]/Q} .original_name {sum_r_reg[3][18]/Q}}
@file 578: catch {set_db {pin:fir_transpose/sum_r_reg[3][19]/Q} .original_name {sum_r_reg[3][19]/Q}}
@file 579: catch {set_db {pin:fir_transpose/sum_r_reg[3][20]/Q} .original_name {sum_r_reg[3][20]/Q}}
@file 580: catch {set_db {pin:fir_transpose/sum_r_reg[3][21]/Q} .original_name {sum_r_reg[3][21]/Q}}
@file 581: catch {set_db {pin:fir_transpose/sum_r_reg[3][22]/Q} .original_name {sum_r_reg[3][22]/QN}}
@file 582: catch {set_db {pin:fir_transpose/sum_r_reg[4][0]/Q} .original_name {sum_r_reg[4][0]/Q}}
@file 583: catch {set_db {pin:fir_transpose/sum_r_reg[4][0]/QN} .original_name {sum_r_reg[4][0]/Q}}
@file 584: catch {set_db {pin:fir_transpose/sum_r_reg[4][1]/Q} .original_name {sum_r_reg[4][1]/Q}}
@file 585: catch {set_db {pin:fir_transpose/sum_r_reg[4][2]/Q} .original_name {sum_r_reg[4][2]/Q}}
@file 586: catch {set_db {pin:fir_transpose/sum_r_reg[4][3]/Q} .original_name {sum_r_reg[4][3]/Q}}
@file 587: catch {set_db {pin:fir_transpose/sum_r_reg[4][4]/Q} .original_name {sum_r_reg[4][4]/Q}}
@file 588: catch {set_db {pin:fir_transpose/sum_r_reg[4][5]/Q} .original_name {sum_r_reg[4][5]/Q}}
@file 589: catch {set_db {pin:fir_transpose/sum_r_reg[4][6]/Q} .original_name {sum_r_reg[4][6]/Q}}
@file 590: catch {set_db {pin:fir_transpose/sum_r_reg[4][7]/Q} .original_name {sum_r_reg[4][7]/Q}}
@file 591: catch {set_db {pin:fir_transpose/sum_r_reg[4][8]/Q} .original_name {sum_r_reg[4][8]/Q}}
@file 592: catch {set_db {pin:fir_transpose/sum_r_reg[4][9]/Q} .original_name {sum_r_reg[4][9]/Q}}
@file 593: catch {set_db {pin:fir_transpose/sum_r_reg[4][10]/Q} .original_name {sum_r_reg[4][10]/Q}}
@file 594: catch {set_db {pin:fir_transpose/sum_r_reg[4][11]/Q} .original_name {sum_r_reg[4][11]/Q}}
@file 595: catch {set_db {pin:fir_transpose/sum_r_reg[4][12]/Q} .original_name {sum_r_reg[4][12]/Q}}
@file 596: catch {set_db {pin:fir_transpose/sum_r_reg[4][13]/Q} .original_name {sum_r_reg[4][13]/Q}}
@file 597: catch {set_db {pin:fir_transpose/sum_r_reg[4][14]/Q} .original_name {sum_r_reg[4][14]/Q}}
@file 598: catch {set_db {pin:fir_transpose/sum_r_reg[4][15]/Q} .original_name {sum_r_reg[4][15]/Q}}
@file 599: catch {set_db {pin:fir_transpose/sum_r_reg[4][16]/Q} .original_name {sum_r_reg[4][16]/Q}}
@file 600: catch {set_db {pin:fir_transpose/sum_r_reg[4][17]/Q} .original_name {sum_r_reg[4][17]/Q}}
@file 601: catch {set_db {pin:fir_transpose/sum_r_reg[4][18]/Q} .original_name {sum_r_reg[4][18]/Q}}
@file 602: catch {set_db {pin:fir_transpose/sum_r_reg[4][19]/Q} .original_name {sum_r_reg[4][19]/Q}}
@file 603: catch {set_db {pin:fir_transpose/sum_r_reg[4][20]/Q} .original_name {sum_r_reg[4][20]/Q}}
@file 604: catch {set_db {pin:fir_transpose/sum_r_reg[4][21]/Q} .original_name {sum_r_reg[4][21]/Q}}
@file 605: catch {set_db {pin:fir_transpose/sum_r_reg[4][22]/Q} .original_name {sum_r_reg[4][22]/QN}}
@file 606: catch {set_db {pin:fir_transpose/sum_r_reg[5][0]/Q} .original_name {sum_r_reg[5][0]/Q}}
@file 607: catch {set_db {pin:fir_transpose/sum_r_reg[5][0]/QN} .original_name {sum_r_reg[5][0]/Q}}
@file 608: catch {set_db {pin:fir_transpose/sum_r_reg[5][1]/Q} .original_name {sum_r_reg[5][1]/Q}}
@file 609: catch {set_db {pin:fir_transpose/sum_r_reg[5][2]/Q} .original_name {sum_r_reg[5][2]/Q}}
@file 610: catch {set_db {pin:fir_transpose/sum_r_reg[5][3]/Q} .original_name {sum_r_reg[5][3]/Q}}
@file 611: catch {set_db {pin:fir_transpose/sum_r_reg[5][4]/Q} .original_name {sum_r_reg[5][4]/Q}}
@file 612: catch {set_db {pin:fir_transpose/sum_r_reg[5][5]/Q} .original_name {sum_r_reg[5][5]/Q}}
@file 613: catch {set_db {pin:fir_transpose/sum_r_reg[5][6]/Q} .original_name {sum_r_reg[5][6]/Q}}
@file 614: catch {set_db {pin:fir_transpose/sum_r_reg[5][7]/Q} .original_name {sum_r_reg[5][7]/Q}}
@file 615: catch {set_db {pin:fir_transpose/sum_r_reg[5][8]/Q} .original_name {sum_r_reg[5][8]/Q}}
@file 616: catch {set_db {pin:fir_transpose/sum_r_reg[5][9]/Q} .original_name {sum_r_reg[5][9]/Q}}
@file 617: catch {set_db {pin:fir_transpose/sum_r_reg[5][10]/Q} .original_name {sum_r_reg[5][10]/Q}}
@file 618: catch {set_db {pin:fir_transpose/sum_r_reg[5][11]/Q} .original_name {sum_r_reg[5][11]/Q}}
@file 619: catch {set_db {pin:fir_transpose/sum_r_reg[5][12]/Q} .original_name {sum_r_reg[5][12]/Q}}
@file 620: catch {set_db {pin:fir_transpose/sum_r_reg[5][13]/Q} .original_name {sum_r_reg[5][13]/Q}}
@file 621: catch {set_db {pin:fir_transpose/sum_r_reg[5][14]/Q} .original_name {sum_r_reg[5][14]/Q}}
@file 622: catch {set_db {pin:fir_transpose/sum_r_reg[5][15]/Q} .original_name {sum_r_reg[5][15]/Q}}
@file 623: catch {set_db {pin:fir_transpose/sum_r_reg[5][16]/Q} .original_name {sum_r_reg[5][16]/Q}}
@file 624: catch {set_db {pin:fir_transpose/sum_r_reg[5][17]/Q} .original_name {sum_r_reg[5][17]/Q}}
@file 625: catch {set_db {pin:fir_transpose/sum_r_reg[5][18]/Q} .original_name {sum_r_reg[5][18]/Q}}
@file 626: catch {set_db {pin:fir_transpose/sum_r_reg[5][19]/Q} .original_name {sum_r_reg[5][19]/Q}}
@file 627: catch {set_db {pin:fir_transpose/sum_r_reg[5][20]/Q} .original_name {sum_r_reg[5][20]/Q}}
@file 628: catch {set_db {pin:fir_transpose/sum_r_reg[5][21]/Q} .original_name {sum_r_reg[5][21]/Q}}
@file 629: catch {set_db {pin:fir_transpose/sum_r_reg[5][22]/Q} .original_name {sum_r_reg[5][22]/QN}}
@file 630: catch {set_db {pin:fir_transpose/sum_r_reg[6][0]/Q} .original_name {sum_r_reg[6][0]/Q}}
@file 631: catch {set_db {pin:fir_transpose/sum_r_reg[6][0]/QN} .original_name {sum_r_reg[6][0]/Q}}
@file 632: catch {set_db {pin:fir_transpose/sum_r_reg[6][1]/Q} .original_name {sum_r_reg[6][1]/Q}}
@file 633: catch {set_db {pin:fir_transpose/sum_r_reg[6][2]/Q} .original_name {sum_r_reg[6][2]/Q}}
@file 634: catch {set_db {pin:fir_transpose/sum_r_reg[6][3]/Q} .original_name {sum_r_reg[6][3]/Q}}
@file 635: catch {set_db {pin:fir_transpose/sum_r_reg[6][4]/Q} .original_name {sum_r_reg[6][4]/Q}}
@file 636: catch {set_db {pin:fir_transpose/sum_r_reg[6][5]/Q} .original_name {sum_r_reg[6][5]/Q}}
@file 637: catch {set_db {pin:fir_transpose/sum_r_reg[6][6]/Q} .original_name {sum_r_reg[6][6]/Q}}
@file 638: catch {set_db {pin:fir_transpose/sum_r_reg[6][7]/Q} .original_name {sum_r_reg[6][7]/Q}}
@file 639: catch {set_db {pin:fir_transpose/sum_r_reg[6][8]/Q} .original_name {sum_r_reg[6][8]/Q}}
@file 640: catch {set_db {pin:fir_transpose/sum_r_reg[6][9]/Q} .original_name {sum_r_reg[6][9]/Q}}
@file 641: catch {set_db {pin:fir_transpose/sum_r_reg[6][10]/Q} .original_name {sum_r_reg[6][10]/Q}}
@file 642: catch {set_db {pin:fir_transpose/sum_r_reg[6][11]/Q} .original_name {sum_r_reg[6][11]/Q}}
@file 643: catch {set_db {pin:fir_transpose/sum_r_reg[6][12]/Q} .original_name {sum_r_reg[6][12]/Q}}
@file 644: catch {set_db {pin:fir_transpose/sum_r_reg[6][13]/Q} .original_name {sum_r_reg[6][13]/Q}}
@file 645: catch {set_db {pin:fir_transpose/sum_r_reg[6][14]/Q} .original_name {sum_r_reg[6][14]/Q}}
@file 646: catch {set_db {pin:fir_transpose/sum_r_reg[6][15]/Q} .original_name {sum_r_reg[6][15]/Q}}
@file 647: catch {set_db {pin:fir_transpose/sum_r_reg[6][16]/Q} .original_name {sum_r_reg[6][16]/Q}}
@file 648: catch {set_db {pin:fir_transpose/sum_r_reg[6][17]/Q} .original_name {sum_r_reg[6][17]/Q}}
@file 649: catch {set_db {pin:fir_transpose/sum_r_reg[6][18]/Q} .original_name {sum_r_reg[6][18]/Q}}
@file 650: catch {set_db {pin:fir_transpose/sum_r_reg[6][19]/Q} .original_name {sum_r_reg[6][19]/Q}}
@file 651: catch {set_db {pin:fir_transpose/sum_r_reg[6][20]/Q} .original_name {sum_r_reg[6][20]/Q}}
@file 652: catch {set_db {pin:fir_transpose/sum_r_reg[6][21]/Q} .original_name {sum_r_reg[6][21]/Q}}
@file 653: catch {set_db {pin:fir_transpose/sum_r_reg[6][22]/Q} .original_name {sum_r_reg[6][22]/QN}}
@file 654: catch {set_db {pin:fir_transpose/sum_r_reg[7][0]/Q} .original_name {sum_r_reg[7][0]/Q}}
@file 655: catch {set_db {pin:fir_transpose/sum_r_reg[7][0]/QN} .original_name {sum_r_reg[7][0]/Q}}
@file 656: catch {set_db {pin:fir_transpose/sum_r_reg[7][1]/Q} .original_name {sum_r_reg[7][1]/Q}}
@file 657: catch {set_db {pin:fir_transpose/sum_r_reg[7][2]/Q} .original_name {sum_r_reg[7][2]/Q}}
@file 658: catch {set_db {pin:fir_transpose/sum_r_reg[7][3]/Q} .original_name {sum_r_reg[7][3]/Q}}
@file 659: catch {set_db {pin:fir_transpose/sum_r_reg[7][4]/Q} .original_name {sum_r_reg[7][4]/Q}}
@file 660: catch {set_db {pin:fir_transpose/sum_r_reg[7][5]/Q} .original_name {sum_r_reg[7][5]/Q}}
@file 661: catch {set_db {pin:fir_transpose/sum_r_reg[7][6]/Q} .original_name {sum_r_reg[7][6]/Q}}
@file 662: catch {set_db {pin:fir_transpose/sum_r_reg[7][7]/Q} .original_name {sum_r_reg[7][7]/Q}}
@file 663: catch {set_db {pin:fir_transpose/sum_r_reg[7][8]/Q} .original_name {sum_r_reg[7][8]/Q}}
@file 664: catch {set_db {pin:fir_transpose/sum_r_reg[7][9]/Q} .original_name {sum_r_reg[7][9]/Q}}
@file 665: catch {set_db {pin:fir_transpose/sum_r_reg[7][10]/Q} .original_name {sum_r_reg[7][10]/Q}}
@file 666: catch {set_db {pin:fir_transpose/sum_r_reg[7][11]/Q} .original_name {sum_r_reg[7][11]/Q}}
@file 667: catch {set_db {pin:fir_transpose/sum_r_reg[7][12]/Q} .original_name {sum_r_reg[7][12]/Q}}
@file 668: catch {set_db {pin:fir_transpose/sum_r_reg[7][13]/Q} .original_name {sum_r_reg[7][13]/Q}}
@file 669: catch {set_db {pin:fir_transpose/sum_r_reg[7][14]/Q} .original_name {sum_r_reg[7][14]/Q}}
@file 670: catch {set_db {pin:fir_transpose/sum_r_reg[7][15]/Q} .original_name {sum_r_reg[7][15]/Q}}
@file 671: catch {set_db {pin:fir_transpose/sum_r_reg[7][16]/Q} .original_name {sum_r_reg[7][16]/Q}}
@file 672: catch {set_db {pin:fir_transpose/sum_r_reg[7][17]/Q} .original_name {sum_r_reg[7][17]/Q}}
@file 673: catch {set_db {pin:fir_transpose/sum_r_reg[7][18]/Q} .original_name {sum_r_reg[7][18]/Q}}
@file 674: catch {set_db {pin:fir_transpose/sum_r_reg[7][19]/Q} .original_name {sum_r_reg[7][19]/Q}}
@file 675: catch {set_db {pin:fir_transpose/sum_r_reg[7][20]/Q} .original_name {sum_r_reg[7][20]/Q}}
@file 676: catch {set_db {pin:fir_transpose/sum_r_reg[7][21]/Q} .original_name {sum_r_reg[7][21]/Q}}
@file 677: catch {set_db {pin:fir_transpose/sum_r_reg[7][22]/Q} .original_name {sum_r_reg[7][22]/QN}}
@file 678: catch {set_db {pin:fir_transpose/sum_r_reg[8][0]/Q} .original_name {sum_r_reg[8][0]/Q}}
@file 679: catch {set_db {pin:fir_transpose/sum_r_reg[8][0]/QN} .original_name {sum_r_reg[8][0]/Q}}
@file 680: catch {set_db {pin:fir_transpose/sum_r_reg[8][1]/Q} .original_name {sum_r_reg[8][1]/Q}}
@file 681: catch {set_db {pin:fir_transpose/sum_r_reg[8][2]/Q} .original_name {sum_r_reg[8][2]/Q}}
@file 682: catch {set_db {pin:fir_transpose/sum_r_reg[8][3]/Q} .original_name {sum_r_reg[8][3]/Q}}
@file 683: catch {set_db {pin:fir_transpose/sum_r_reg[8][4]/Q} .original_name {sum_r_reg[8][4]/Q}}
@file 684: catch {set_db {pin:fir_transpose/sum_r_reg[8][5]/Q} .original_name {sum_r_reg[8][5]/Q}}
@file 685: catch {set_db {pin:fir_transpose/sum_r_reg[8][6]/Q} .original_name {sum_r_reg[8][6]/Q}}
@file 686: catch {set_db {pin:fir_transpose/sum_r_reg[8][7]/Q} .original_name {sum_r_reg[8][7]/Q}}
@file 687: catch {set_db {pin:fir_transpose/sum_r_reg[8][8]/Q} .original_name {sum_r_reg[8][8]/Q}}
@file 688: catch {set_db {pin:fir_transpose/sum_r_reg[8][9]/Q} .original_name {sum_r_reg[8][9]/Q}}
@file 689: catch {set_db {pin:fir_transpose/sum_r_reg[8][10]/Q} .original_name {sum_r_reg[8][10]/Q}}
@file 690: catch {set_db {pin:fir_transpose/sum_r_reg[8][11]/Q} .original_name {sum_r_reg[8][11]/Q}}
@file 691: catch {set_db {pin:fir_transpose/sum_r_reg[8][12]/Q} .original_name {sum_r_reg[8][12]/Q}}
@file 692: catch {set_db {pin:fir_transpose/sum_r_reg[8][13]/Q} .original_name {sum_r_reg[8][13]/Q}}
@file 693: catch {set_db {pin:fir_transpose/sum_r_reg[8][14]/Q} .original_name {sum_r_reg[8][14]/Q}}
@file 694: catch {set_db {pin:fir_transpose/sum_r_reg[8][15]/Q} .original_name {sum_r_reg[8][15]/Q}}
@file 695: catch {set_db {pin:fir_transpose/sum_r_reg[8][16]/Q} .original_name {sum_r_reg[8][16]/Q}}
@file 696: catch {set_db {pin:fir_transpose/sum_r_reg[8][17]/Q} .original_name {sum_r_reg[8][17]/Q}}
@file 697: catch {set_db {pin:fir_transpose/sum_r_reg[8][18]/Q} .original_name {sum_r_reg[8][18]/Q}}
@file 698: catch {set_db {pin:fir_transpose/sum_r_reg[8][19]/Q} .original_name {sum_r_reg[8][19]/Q}}
@file 699: catch {set_db {pin:fir_transpose/sum_r_reg[8][20]/Q} .original_name {sum_r_reg[8][20]/Q}}
@file 700: catch {set_db {pin:fir_transpose/sum_r_reg[8][21]/Q} .original_name {sum_r_reg[8][21]/Q}}
@file 701: catch {set_db {pin:fir_transpose/sum_r_reg[8][22]/Q} .original_name {sum_r_reg[8][22]/QN}}
@file 702: catch {set_db {pin:fir_transpose/sum_r_reg[9][0]/Q} .original_name {sum_r_reg[9][0]/Q}}
@file 703: catch {set_db {pin:fir_transpose/sum_r_reg[9][0]/QN} .original_name {sum_r_reg[9][0]/Q}}
@file 704: catch {set_db {pin:fir_transpose/sum_r_reg[9][1]/Q} .original_name {sum_r_reg[9][1]/Q}}
@file 705: catch {set_db {pin:fir_transpose/sum_r_reg[9][2]/Q} .original_name {sum_r_reg[9][2]/Q}}
@file 706: catch {set_db {pin:fir_transpose/sum_r_reg[9][3]/Q} .original_name {sum_r_reg[9][3]/Q}}
@file 707: catch {set_db {pin:fir_transpose/sum_r_reg[9][4]/Q} .original_name {sum_r_reg[9][4]/Q}}
@file 708: catch {set_db {pin:fir_transpose/sum_r_reg[9][5]/Q} .original_name {sum_r_reg[9][5]/Q}}
@file 709: catch {set_db {pin:fir_transpose/sum_r_reg[9][6]/Q} .original_name {sum_r_reg[9][6]/Q}}
@file 710: catch {set_db {pin:fir_transpose/sum_r_reg[9][7]/Q} .original_name {sum_r_reg[9][7]/Q}}
@file 711: catch {set_db {pin:fir_transpose/sum_r_reg[9][8]/Q} .original_name {sum_r_reg[9][8]/Q}}
@file 712: catch {set_db {pin:fir_transpose/sum_r_reg[9][9]/Q} .original_name {sum_r_reg[9][9]/Q}}
@file 713: catch {set_db {pin:fir_transpose/sum_r_reg[9][10]/Q} .original_name {sum_r_reg[9][10]/Q}}
@file 714: catch {set_db {pin:fir_transpose/sum_r_reg[9][11]/Q} .original_name {sum_r_reg[9][11]/Q}}
@file 715: catch {set_db {pin:fir_transpose/sum_r_reg[9][12]/Q} .original_name {sum_r_reg[9][12]/Q}}
@file 716: catch {set_db {pin:fir_transpose/sum_r_reg[9][13]/Q} .original_name {sum_r_reg[9][13]/Q}}
@file 717: catch {set_db {pin:fir_transpose/sum_r_reg[9][14]/Q} .original_name {sum_r_reg[9][14]/Q}}
@file 718: catch {set_db {pin:fir_transpose/sum_r_reg[9][15]/Q} .original_name {sum_r_reg[9][15]/Q}}
@file 719: catch {set_db {pin:fir_transpose/sum_r_reg[9][16]/Q} .original_name {sum_r_reg[9][16]/Q}}
@file 720: catch {set_db {pin:fir_transpose/sum_r_reg[9][17]/Q} .original_name {sum_r_reg[9][17]/Q}}
@file 721: catch {set_db {pin:fir_transpose/sum_r_reg[9][18]/Q} .original_name {sum_r_reg[9][18]/Q}}
@file 722: catch {set_db {pin:fir_transpose/sum_r_reg[9][19]/Q} .original_name {sum_r_reg[9][19]/Q}}
@file 723: catch {set_db {pin:fir_transpose/sum_r_reg[9][20]/Q} .original_name {sum_r_reg[9][20]/Q}}
@file 724: catch {set_db {pin:fir_transpose/sum_r_reg[9][21]/Q} .original_name {sum_r_reg[9][21]/Q}}
@file 725: catch {set_db {pin:fir_transpose/sum_r_reg[9][22]/Q} .original_name {sum_r_reg[9][22]/QN}}
@file 726: catch {set_db {pin:fir_transpose/sum_r_reg[10][0]/Q} .original_name {sum_r_reg[10][0]/Q}}
@file 727: catch {set_db {pin:fir_transpose/sum_r_reg[10][0]/QN} .original_name {sum_r_reg[10][0]/Q}}
@file 728: catch {set_db {pin:fir_transpose/sum_r_reg[10][1]/Q} .original_name {sum_r_reg[10][1]/Q}}
@file 729: catch {set_db {pin:fir_transpose/sum_r_reg[10][2]/Q} .original_name {sum_r_reg[10][2]/Q}}
@file 730: catch {set_db {pin:fir_transpose/sum_r_reg[10][3]/Q} .original_name {sum_r_reg[10][3]/Q}}
@file 731: catch {set_db {pin:fir_transpose/sum_r_reg[10][4]/Q} .original_name {sum_r_reg[10][4]/Q}}
@file 732: catch {set_db {pin:fir_transpose/sum_r_reg[10][5]/Q} .original_name {sum_r_reg[10][5]/Q}}
@file 733: catch {set_db {pin:fir_transpose/sum_r_reg[10][6]/Q} .original_name {sum_r_reg[10][6]/Q}}
@file 734: catch {set_db {pin:fir_transpose/sum_r_reg[10][7]/Q} .original_name {sum_r_reg[10][7]/Q}}
@file 735: catch {set_db {pin:fir_transpose/sum_r_reg[10][8]/Q} .original_name {sum_r_reg[10][8]/Q}}
@file 736: catch {set_db {pin:fir_transpose/sum_r_reg[10][9]/Q} .original_name {sum_r_reg[10][9]/Q}}
@file 737: catch {set_db {pin:fir_transpose/sum_r_reg[10][10]/Q} .original_name {sum_r_reg[10][10]/Q}}
@file 738: catch {set_db {pin:fir_transpose/sum_r_reg[10][11]/Q} .original_name {sum_r_reg[10][11]/Q}}
@file 739: catch {set_db {pin:fir_transpose/sum_r_reg[10][12]/Q} .original_name {sum_r_reg[10][12]/Q}}
@file 740: catch {set_db {pin:fir_transpose/sum_r_reg[10][13]/Q} .original_name {sum_r_reg[10][13]/Q}}
@file 741: catch {set_db {pin:fir_transpose/sum_r_reg[10][14]/Q} .original_name {sum_r_reg[10][14]/Q}}
@file 742: catch {set_db {pin:fir_transpose/sum_r_reg[10][15]/Q} .original_name {sum_r_reg[10][15]/Q}}
@file 743: catch {set_db {pin:fir_transpose/sum_r_reg[10][16]/Q} .original_name {sum_r_reg[10][16]/Q}}
@file 744: catch {set_db {pin:fir_transpose/sum_r_reg[10][17]/Q} .original_name {sum_r_reg[10][17]/Q}}
@file 745: catch {set_db {pin:fir_transpose/sum_r_reg[10][18]/Q} .original_name {sum_r_reg[10][18]/Q}}
@file 746: catch {set_db {pin:fir_transpose/sum_r_reg[10][19]/Q} .original_name {sum_r_reg[10][19]/Q}}
@file 747: catch {set_db {pin:fir_transpose/sum_r_reg[10][20]/Q} .original_name {sum_r_reg[10][20]/Q}}
@file 748: catch {set_db {pin:fir_transpose/sum_r_reg[10][21]/Q} .original_name {sum_r_reg[10][21]/Q}}
@file 749: catch {set_db {pin:fir_transpose/sum_r_reg[10][22]/Q} .original_name {sum_r_reg[10][22]/QN}}
@file 750: catch {set_db {pin:fir_transpose/sum_r_reg[11][0]/Q} .original_name {sum_r_reg[11][0]/Q}}
@file 751: catch {set_db {pin:fir_transpose/sum_r_reg[11][0]/QN} .original_name {sum_r_reg[11][0]/Q}}
@file 752: catch {set_db {pin:fir_transpose/sum_r_reg[11][1]/Q} .original_name {sum_r_reg[11][1]/Q}}
@file 753: catch {set_db {pin:fir_transpose/sum_r_reg[11][2]/Q} .original_name {sum_r_reg[11][2]/Q}}
@file 754: catch {set_db {pin:fir_transpose/sum_r_reg[11][3]/Q} .original_name {sum_r_reg[11][3]/Q}}
@file 755: catch {set_db {pin:fir_transpose/sum_r_reg[11][4]/Q} .original_name {sum_r_reg[11][4]/Q}}
@file 756: catch {set_db {pin:fir_transpose/sum_r_reg[11][5]/Q} .original_name {sum_r_reg[11][5]/Q}}
@file 757: catch {set_db {pin:fir_transpose/sum_r_reg[11][6]/Q} .original_name {sum_r_reg[11][6]/Q}}
@file 758: catch {set_db {pin:fir_transpose/sum_r_reg[11][7]/Q} .original_name {sum_r_reg[11][7]/Q}}
@file 759: catch {set_db {pin:fir_transpose/sum_r_reg[11][8]/Q} .original_name {sum_r_reg[11][8]/Q}}
@file 760: catch {set_db {pin:fir_transpose/sum_r_reg[11][9]/Q} .original_name {sum_r_reg[11][9]/Q}}
@file 761: catch {set_db {pin:fir_transpose/sum_r_reg[11][10]/Q} .original_name {sum_r_reg[11][10]/Q}}
@file 762: catch {set_db {pin:fir_transpose/sum_r_reg[11][11]/Q} .original_name {sum_r_reg[11][11]/Q}}
@file 763: catch {set_db {pin:fir_transpose/sum_r_reg[11][12]/Q} .original_name {sum_r_reg[11][12]/Q}}
@file 764: catch {set_db {pin:fir_transpose/sum_r_reg[11][13]/Q} .original_name {sum_r_reg[11][13]/Q}}
@file 765: catch {set_db {pin:fir_transpose/sum_r_reg[11][14]/Q} .original_name {sum_r_reg[11][14]/Q}}
@file 766: catch {set_db {pin:fir_transpose/sum_r_reg[11][15]/Q} .original_name {sum_r_reg[11][15]/Q}}
@file 767: catch {set_db {pin:fir_transpose/sum_r_reg[11][16]/Q} .original_name {sum_r_reg[11][16]/Q}}
@file 768: catch {set_db {pin:fir_transpose/sum_r_reg[11][17]/Q} .original_name {sum_r_reg[11][17]/Q}}
@file 769: catch {set_db {pin:fir_transpose/sum_r_reg[11][18]/Q} .original_name {sum_r_reg[11][18]/Q}}
@file 770: catch {set_db {pin:fir_transpose/sum_r_reg[11][19]/Q} .original_name {sum_r_reg[11][19]/Q}}
@file 771: catch {set_db {pin:fir_transpose/sum_r_reg[11][20]/Q} .original_name {sum_r_reg[11][20]/Q}}
@file 772: catch {set_db {pin:fir_transpose/sum_r_reg[11][21]/Q} .original_name {sum_r_reg[11][21]/Q}}
@file 773: catch {set_db {pin:fir_transpose/sum_r_reg[11][22]/Q} .original_name {sum_r_reg[11][22]/QN}}
@file 774: catch {set_db {pin:fir_transpose/sum_r_reg[12][0]/Q} .original_name {sum_r_reg[12][0]/Q}}
@file 775: catch {set_db {pin:fir_transpose/sum_r_reg[12][0]/QN} .original_name {sum_r_reg[12][0]/Q}}
@file 776: catch {set_db {pin:fir_transpose/sum_r_reg[12][1]/Q} .original_name {sum_r_reg[12][1]/Q}}
@file 777: catch {set_db {pin:fir_transpose/sum_r_reg[12][2]/Q} .original_name {sum_r_reg[12][2]/Q}}
@file 778: catch {set_db {pin:fir_transpose/sum_r_reg[12][3]/Q} .original_name {sum_r_reg[12][3]/Q}}
@file 779: catch {set_db {pin:fir_transpose/sum_r_reg[12][4]/Q} .original_name {sum_r_reg[12][4]/Q}}
@file 780: catch {set_db {pin:fir_transpose/sum_r_reg[12][5]/Q} .original_name {sum_r_reg[12][5]/Q}}
@file 781: catch {set_db {pin:fir_transpose/sum_r_reg[12][6]/Q} .original_name {sum_r_reg[12][6]/Q}}
@file 782: catch {set_db {pin:fir_transpose/sum_r_reg[12][7]/Q} .original_name {sum_r_reg[12][7]/Q}}
@file 783: catch {set_db {pin:fir_transpose/sum_r_reg[12][8]/Q} .original_name {sum_r_reg[12][8]/Q}}
@file 784: catch {set_db {pin:fir_transpose/sum_r_reg[12][9]/Q} .original_name {sum_r_reg[12][9]/Q}}
@file 785: catch {set_db {pin:fir_transpose/sum_r_reg[12][10]/Q} .original_name {sum_r_reg[12][10]/Q}}
@file 786: catch {set_db {pin:fir_transpose/sum_r_reg[12][11]/Q} .original_name {sum_r_reg[12][11]/Q}}
@file 787: catch {set_db {pin:fir_transpose/sum_r_reg[12][12]/Q} .original_name {sum_r_reg[12][12]/Q}}
@file 788: catch {set_db {pin:fir_transpose/sum_r_reg[12][13]/Q} .original_name {sum_r_reg[12][13]/Q}}
@file 789: catch {set_db {pin:fir_transpose/sum_r_reg[12][14]/Q} .original_name {sum_r_reg[12][14]/Q}}
@file 790: catch {set_db {pin:fir_transpose/sum_r_reg[12][15]/Q} .original_name {sum_r_reg[12][15]/Q}}
@file 791: catch {set_db {pin:fir_transpose/sum_r_reg[12][16]/Q} .original_name {sum_r_reg[12][16]/Q}}
@file 792: catch {set_db {pin:fir_transpose/sum_r_reg[12][17]/Q} .original_name {sum_r_reg[12][17]/Q}}
@file 793: catch {set_db {pin:fir_transpose/sum_r_reg[12][18]/Q} .original_name {sum_r_reg[12][18]/Q}}
@file 794: catch {set_db {pin:fir_transpose/sum_r_reg[12][19]/Q} .original_name {sum_r_reg[12][19]/Q}}
@file 795: catch {set_db {pin:fir_transpose/sum_r_reg[12][20]/Q} .original_name {sum_r_reg[12][20]/Q}}
@file 796: catch {set_db {pin:fir_transpose/sum_r_reg[12][21]/Q} .original_name {sum_r_reg[12][21]/Q}}
@file 797: catch {set_db {pin:fir_transpose/sum_r_reg[12][22]/Q} .original_name {sum_r_reg[12][22]/QN}}
@file 798: catch {set_db {pin:fir_transpose/sum_r_reg[13][0]/Q} .original_name {sum_r_reg[13][0]/Q}}
@file 799: catch {set_db {pin:fir_transpose/sum_r_reg[13][0]/QN} .original_name {sum_r_reg[13][0]/Q}}
@file 800: catch {set_db {pin:fir_transpose/sum_r_reg[13][1]/Q} .original_name {sum_r_reg[13][1]/Q}}
@file 801: catch {set_db {pin:fir_transpose/sum_r_reg[13][2]/Q} .original_name {sum_r_reg[13][2]/Q}}
@file 802: catch {set_db {pin:fir_transpose/sum_r_reg[13][3]/Q} .original_name {sum_r_reg[13][3]/Q}}
@file 803: catch {set_db {pin:fir_transpose/sum_r_reg[13][4]/Q} .original_name {sum_r_reg[13][4]/Q}}
@file 804: catch {set_db {pin:fir_transpose/sum_r_reg[13][5]/Q} .original_name {sum_r_reg[13][5]/Q}}
@file 805: catch {set_db {pin:fir_transpose/sum_r_reg[13][6]/Q} .original_name {sum_r_reg[13][6]/Q}}
@file 806: catch {set_db {pin:fir_transpose/sum_r_reg[13][7]/Q} .original_name {sum_r_reg[13][7]/Q}}
@file 807: catch {set_db {pin:fir_transpose/sum_r_reg[13][8]/Q} .original_name {sum_r_reg[13][8]/Q}}
@file 808: catch {set_db {pin:fir_transpose/sum_r_reg[13][9]/Q} .original_name {sum_r_reg[13][9]/Q}}
@file 809: catch {set_db {pin:fir_transpose/sum_r_reg[13][10]/Q} .original_name {sum_r_reg[13][10]/Q}}
@file 810: catch {set_db {pin:fir_transpose/sum_r_reg[13][11]/Q} .original_name {sum_r_reg[13][11]/Q}}
@file 811: catch {set_db {pin:fir_transpose/sum_r_reg[13][12]/Q} .original_name {sum_r_reg[13][12]/Q}}
@file 812: catch {set_db {pin:fir_transpose/sum_r_reg[13][13]/Q} .original_name {sum_r_reg[13][13]/Q}}
@file 813: catch {set_db {pin:fir_transpose/sum_r_reg[13][14]/Q} .original_name {sum_r_reg[13][14]/Q}}
@file 814: catch {set_db {pin:fir_transpose/sum_r_reg[13][15]/Q} .original_name {sum_r_reg[13][15]/Q}}
@file 815: catch {set_db {pin:fir_transpose/sum_r_reg[13][16]/Q} .original_name {sum_r_reg[13][16]/Q}}
@file 816: catch {set_db {pin:fir_transpose/sum_r_reg[13][17]/Q} .original_name {sum_r_reg[13][17]/Q}}
@file 817: catch {set_db {pin:fir_transpose/sum_r_reg[13][18]/Q} .original_name {sum_r_reg[13][18]/Q}}
@file 818: catch {set_db {pin:fir_transpose/sum_r_reg[13][19]/Q} .original_name {sum_r_reg[13][19]/Q}}
@file 819: catch {set_db {pin:fir_transpose/sum_r_reg[13][20]/Q} .original_name {sum_r_reg[13][20]/Q}}
@file 820: catch {set_db {pin:fir_transpose/sum_r_reg[13][21]/Q} .original_name {sum_r_reg[13][21]/Q}}
@file 821: catch {set_db {pin:fir_transpose/sum_r_reg[13][22]/Q} .original_name {sum_r_reg[13][22]/QN}}
@file 822: catch {set_db {pin:fir_transpose/sum_r_reg[14][0]/Q} .original_name {sum_r_reg[14][0]/Q}}
@file 823: catch {set_db {pin:fir_transpose/sum_r_reg[14][0]/QN} .original_name {sum_r_reg[14][0]/Q}}
@file 824: catch {set_db {pin:fir_transpose/sum_r_reg[14][1]/Q} .original_name {sum_r_reg[14][1]/Q}}
@file 825: catch {set_db {pin:fir_transpose/sum_r_reg[14][2]/Q} .original_name {sum_r_reg[14][2]/Q}}
@file 826: catch {set_db {pin:fir_transpose/sum_r_reg[14][3]/Q} .original_name {sum_r_reg[14][3]/Q}}
@file 827: catch {set_db {pin:fir_transpose/sum_r_reg[14][4]/Q} .original_name {sum_r_reg[14][4]/Q}}
@file 828: catch {set_db {pin:fir_transpose/sum_r_reg[14][5]/Q} .original_name {sum_r_reg[14][5]/Q}}
@file 829: catch {set_db {pin:fir_transpose/sum_r_reg[14][6]/Q} .original_name {sum_r_reg[14][6]/Q}}
@file 830: catch {set_db {pin:fir_transpose/sum_r_reg[14][7]/Q} .original_name {sum_r_reg[14][7]/Q}}
@file 831: catch {set_db {pin:fir_transpose/sum_r_reg[14][8]/Q} .original_name {sum_r_reg[14][8]/Q}}
@file 832: catch {set_db {pin:fir_transpose/sum_r_reg[14][9]/Q} .original_name {sum_r_reg[14][9]/Q}}
@file 833: catch {set_db {pin:fir_transpose/sum_r_reg[14][10]/Q} .original_name {sum_r_reg[14][10]/Q}}
@file 834: catch {set_db {pin:fir_transpose/sum_r_reg[14][11]/Q} .original_name {sum_r_reg[14][11]/Q}}
@file 835: catch {set_db {pin:fir_transpose/sum_r_reg[14][12]/Q} .original_name {sum_r_reg[14][12]/Q}}
@file 836: catch {set_db {pin:fir_transpose/sum_r_reg[14][13]/Q} .original_name {sum_r_reg[14][13]/Q}}
@file 837: catch {set_db {pin:fir_transpose/sum_r_reg[14][14]/Q} .original_name {sum_r_reg[14][14]/Q}}
@file 838: catch {set_db {pin:fir_transpose/sum_r_reg[14][15]/Q} .original_name {sum_r_reg[14][15]/Q}}
@file 839: catch {set_db {pin:fir_transpose/sum_r_reg[14][16]/Q} .original_name {sum_r_reg[14][16]/Q}}
@file 840: catch {set_db {pin:fir_transpose/sum_r_reg[14][17]/Q} .original_name {sum_r_reg[14][17]/Q}}
@file 841: catch {set_db {pin:fir_transpose/sum_r_reg[14][18]/Q} .original_name {sum_r_reg[14][18]/Q}}
@file 842: catch {set_db {pin:fir_transpose/sum_r_reg[14][19]/Q} .original_name {sum_r_reg[14][19]/Q}}
@file 843: catch {set_db {pin:fir_transpose/sum_r_reg[14][20]/Q} .original_name {sum_r_reg[14][20]/Q}}
@file 844: catch {set_db {pin:fir_transpose/sum_r_reg[14][21]/Q} .original_name {sum_r_reg[14][21]/Q}}
@file 845: catch {set_db {pin:fir_transpose/sum_r_reg[14][22]/Q} .original_name {sum_r_reg[14][22]/QN}}
@file 846: catch {set_db {pin:fir_transpose/sum_r_reg[15][0]/Q} .original_name {sum_r_reg[15][0]/Q}}
@file 847: catch {set_db {pin:fir_transpose/sum_r_reg[15][0]/QN} .original_name {sum_r_reg[15][0]/Q}}
@file 848: catch {set_db {pin:fir_transpose/sum_r_reg[15][1]/Q} .original_name {sum_r_reg[15][1]/Q}}
@file 849: catch {set_db {pin:fir_transpose/sum_r_reg[15][2]/Q} .original_name {sum_r_reg[15][2]/Q}}
@file 850: catch {set_db {pin:fir_transpose/sum_r_reg[15][3]/Q} .original_name {sum_r_reg[15][3]/Q}}
@file 851: catch {set_db {pin:fir_transpose/sum_r_reg[15][4]/Q} .original_name {sum_r_reg[15][4]/Q}}
@file 852: catch {set_db {pin:fir_transpose/sum_r_reg[15][5]/Q} .original_name {sum_r_reg[15][5]/Q}}
@file 853: catch {set_db {pin:fir_transpose/sum_r_reg[15][6]/Q} .original_name {sum_r_reg[15][6]/Q}}
@file 854: catch {set_db {pin:fir_transpose/sum_r_reg[15][7]/Q} .original_name {sum_r_reg[15][7]/Q}}
@file 855: catch {set_db {pin:fir_transpose/sum_r_reg[15][8]/Q} .original_name {sum_r_reg[15][8]/Q}}
@file 856: catch {set_db {pin:fir_transpose/sum_r_reg[15][9]/Q} .original_name {sum_r_reg[15][9]/Q}}
@file 857: catch {set_db {pin:fir_transpose/sum_r_reg[15][10]/Q} .original_name {sum_r_reg[15][10]/Q}}
@file 858: catch {set_db {pin:fir_transpose/sum_r_reg[15][11]/Q} .original_name {sum_r_reg[15][11]/Q}}
@file 859: catch {set_db {pin:fir_transpose/sum_r_reg[15][12]/Q} .original_name {sum_r_reg[15][12]/Q}}
@file 860: catch {set_db {pin:fir_transpose/sum_r_reg[15][13]/Q} .original_name {sum_r_reg[15][13]/Q}}
@file 861: catch {set_db {pin:fir_transpose/sum_r_reg[15][14]/Q} .original_name {sum_r_reg[15][14]/Q}}
@file 862: catch {set_db {pin:fir_transpose/sum_r_reg[15][15]/Q} .original_name {sum_r_reg[15][15]/Q}}
@file 863: catch {set_db {pin:fir_transpose/sum_r_reg[15][16]/Q} .original_name {sum_r_reg[15][16]/Q}}
@file 864: catch {set_db {pin:fir_transpose/sum_r_reg[15][17]/Q} .original_name {sum_r_reg[15][17]/Q}}
@file 865: catch {set_db {pin:fir_transpose/sum_r_reg[15][18]/Q} .original_name {sum_r_reg[15][18]/Q}}
@file 866: catch {set_db {pin:fir_transpose/sum_r_reg[15][19]/Q} .original_name {sum_r_reg[15][19]/Q}}
@file 867: catch {set_db {pin:fir_transpose/sum_r_reg[15][20]/Q} .original_name {sum_r_reg[15][20]/Q}}
@file 868: catch {set_db {pin:fir_transpose/sum_r_reg[15][21]/Q} .original_name {sum_r_reg[15][21]/Q}}
@file 869: catch {set_db {pin:fir_transpose/sum_r_reg[15][22]/Q} .original_name {sum_r_reg[15][22]/QN}}
@file 870: catch {set_db {pin:fir_transpose/sum_r_reg[16][0]/Q} .original_name {sum_r_reg[16][0]/Q}}
@file 871: catch {set_db {pin:fir_transpose/sum_r_reg[16][0]/QN} .original_name {sum_r_reg[16][0]/Q}}
@file 872: catch {set_db {pin:fir_transpose/sum_r_reg[16][1]/Q} .original_name {sum_r_reg[16][1]/Q}}
@file 873: catch {set_db {pin:fir_transpose/sum_r_reg[16][2]/Q} .original_name {sum_r_reg[16][2]/Q}}
@file 874: catch {set_db {pin:fir_transpose/sum_r_reg[16][3]/Q} .original_name {sum_r_reg[16][3]/Q}}
@file 875: catch {set_db {pin:fir_transpose/sum_r_reg[16][4]/Q} .original_name {sum_r_reg[16][4]/Q}}
@file 876: catch {set_db {pin:fir_transpose/sum_r_reg[16][5]/Q} .original_name {sum_r_reg[16][5]/Q}}
@file 877: catch {set_db {pin:fir_transpose/sum_r_reg[16][6]/Q} .original_name {sum_r_reg[16][6]/Q}}
@file 878: catch {set_db {pin:fir_transpose/sum_r_reg[16][7]/Q} .original_name {sum_r_reg[16][7]/Q}}
@file 879: catch {set_db {pin:fir_transpose/sum_r_reg[16][8]/Q} .original_name {sum_r_reg[16][8]/Q}}
@file 880: catch {set_db {pin:fir_transpose/sum_r_reg[16][9]/Q} .original_name {sum_r_reg[16][9]/Q}}
@file 881: catch {set_db {pin:fir_transpose/sum_r_reg[16][10]/Q} .original_name {sum_r_reg[16][10]/Q}}
@file 882: catch {set_db {pin:fir_transpose/sum_r_reg[16][11]/Q} .original_name {sum_r_reg[16][11]/Q}}
@file 883: catch {set_db {pin:fir_transpose/sum_r_reg[16][12]/Q} .original_name {sum_r_reg[16][12]/Q}}
@file 884: catch {set_db {pin:fir_transpose/sum_r_reg[16][13]/Q} .original_name {sum_r_reg[16][13]/Q}}
@file 885: catch {set_db {pin:fir_transpose/sum_r_reg[16][14]/Q} .original_name {sum_r_reg[16][14]/Q}}
@file 886: catch {set_db {pin:fir_transpose/sum_r_reg[16][15]/Q} .original_name {sum_r_reg[16][15]/Q}}
@file 887: catch {set_db {pin:fir_transpose/sum_r_reg[16][16]/Q} .original_name {sum_r_reg[16][16]/Q}}
@file 888: catch {set_db {pin:fir_transpose/sum_r_reg[16][17]/Q} .original_name {sum_r_reg[16][17]/Q}}
@file 889: catch {set_db {pin:fir_transpose/sum_r_reg[16][18]/Q} .original_name {sum_r_reg[16][18]/Q}}
@file 890: catch {set_db {pin:fir_transpose/sum_r_reg[16][19]/Q} .original_name {sum_r_reg[16][19]/Q}}
@file 891: catch {set_db {pin:fir_transpose/sum_r_reg[16][20]/Q} .original_name {sum_r_reg[16][20]/Q}}
@file 892: catch {set_db {pin:fir_transpose/sum_r_reg[16][21]/Q} .original_name {sum_r_reg[16][21]/Q}}
@file 893: catch {set_db {pin:fir_transpose/sum_r_reg[16][22]/Q} .original_name {sum_r_reg[16][22]/QN}}
@file 894: catch {set_db {pin:fir_transpose/sum_r_reg[17][0]/Q} .original_name {sum_r_reg[17][0]/Q}}
@file 895: catch {set_db {pin:fir_transpose/sum_r_reg[17][0]/QN} .original_name {sum_r_reg[17][0]/Q}}
@file 896: catch {set_db {pin:fir_transpose/sum_r_reg[17][1]/Q} .original_name {sum_r_reg[17][1]/Q}}
@file 897: catch {set_db {pin:fir_transpose/sum_r_reg[17][2]/Q} .original_name {sum_r_reg[17][2]/Q}}
@file 898: catch {set_db {pin:fir_transpose/sum_r_reg[17][3]/Q} .original_name {sum_r_reg[17][3]/Q}}
@file 899: catch {set_db {pin:fir_transpose/sum_r_reg[17][4]/Q} .original_name {sum_r_reg[17][4]/Q}}
@file 900: catch {set_db {pin:fir_transpose/sum_r_reg[17][5]/Q} .original_name {sum_r_reg[17][5]/Q}}
@file 901: catch {set_db {pin:fir_transpose/sum_r_reg[17][6]/Q} .original_name {sum_r_reg[17][6]/Q}}
@file 902: catch {set_db {pin:fir_transpose/sum_r_reg[17][7]/Q} .original_name {sum_r_reg[17][7]/Q}}
@file 903: catch {set_db {pin:fir_transpose/sum_r_reg[17][8]/Q} .original_name {sum_r_reg[17][8]/Q}}
@file 904: catch {set_db {pin:fir_transpose/sum_r_reg[17][9]/Q} .original_name {sum_r_reg[17][9]/Q}}
@file 905: catch {set_db {pin:fir_transpose/sum_r_reg[17][10]/Q} .original_name {sum_r_reg[17][10]/Q}}
@file 906: catch {set_db {pin:fir_transpose/sum_r_reg[17][11]/Q} .original_name {sum_r_reg[17][11]/Q}}
@file 907: catch {set_db {pin:fir_transpose/sum_r_reg[17][12]/Q} .original_name {sum_r_reg[17][12]/Q}}
@file 908: catch {set_db {pin:fir_transpose/sum_r_reg[17][13]/Q} .original_name {sum_r_reg[17][13]/Q}}
@file 909: catch {set_db {pin:fir_transpose/sum_r_reg[17][14]/Q} .original_name {sum_r_reg[17][14]/Q}}
@file 910: catch {set_db {pin:fir_transpose/sum_r_reg[17][15]/Q} .original_name {sum_r_reg[17][15]/Q}}
@file 911: catch {set_db {pin:fir_transpose/sum_r_reg[17][16]/Q} .original_name {sum_r_reg[17][16]/Q}}
@file 912: catch {set_db {pin:fir_transpose/sum_r_reg[17][17]/Q} .original_name {sum_r_reg[17][17]/Q}}
@file 913: catch {set_db {pin:fir_transpose/sum_r_reg[17][18]/Q} .original_name {sum_r_reg[17][18]/Q}}
@file 914: catch {set_db {pin:fir_transpose/sum_r_reg[17][19]/Q} .original_name {sum_r_reg[17][19]/Q}}
@file 915: catch {set_db {pin:fir_transpose/sum_r_reg[17][20]/Q} .original_name {sum_r_reg[17][20]/Q}}
@file 916: catch {set_db {pin:fir_transpose/sum_r_reg[17][21]/Q} .original_name {sum_r_reg[17][21]/Q}}
@file 917: catch {set_db {pin:fir_transpose/sum_r_reg[17][22]/Q} .original_name {sum_r_reg[17][22]/QN}}
@file 918: catch {set_db {pin:fir_transpose/sum_r_reg[18][0]/Q} .original_name {sum_r_reg[18][0]/Q}}
@file 919: catch {set_db {pin:fir_transpose/sum_r_reg[18][0]/QN} .original_name {sum_r_reg[18][0]/Q}}
@file 920: catch {set_db {pin:fir_transpose/sum_r_reg[18][1]/Q} .original_name {sum_r_reg[18][1]/Q}}
@file 921: catch {set_db {pin:fir_transpose/sum_r_reg[18][2]/Q} .original_name {sum_r_reg[18][2]/Q}}
@file 922: catch {set_db {pin:fir_transpose/sum_r_reg[18][3]/Q} .original_name {sum_r_reg[18][3]/Q}}
@file 923: catch {set_db {pin:fir_transpose/sum_r_reg[18][4]/Q} .original_name {sum_r_reg[18][4]/Q}}
@file 924: catch {set_db {pin:fir_transpose/sum_r_reg[18][5]/Q} .original_name {sum_r_reg[18][5]/Q}}
@file 925: catch {set_db {pin:fir_transpose/sum_r_reg[18][6]/Q} .original_name {sum_r_reg[18][6]/Q}}
@file 926: catch {set_db {pin:fir_transpose/sum_r_reg[18][7]/Q} .original_name {sum_r_reg[18][7]/Q}}
@file 927: catch {set_db {pin:fir_transpose/sum_r_reg[18][8]/Q} .original_name {sum_r_reg[18][8]/Q}}
@file 928: catch {set_db {pin:fir_transpose/sum_r_reg[18][9]/Q} .original_name {sum_r_reg[18][9]/Q}}
@file 929: catch {set_db {pin:fir_transpose/sum_r_reg[18][10]/Q} .original_name {sum_r_reg[18][10]/Q}}
@file 930: catch {set_db {pin:fir_transpose/sum_r_reg[18][11]/Q} .original_name {sum_r_reg[18][11]/Q}}
@file 931: catch {set_db {pin:fir_transpose/sum_r_reg[18][12]/Q} .original_name {sum_r_reg[18][12]/Q}}
@file 932: catch {set_db {pin:fir_transpose/sum_r_reg[18][13]/Q} .original_name {sum_r_reg[18][13]/Q}}
@file 933: catch {set_db {pin:fir_transpose/sum_r_reg[18][14]/Q} .original_name {sum_r_reg[18][14]/Q}}
@file 934: catch {set_db {pin:fir_transpose/sum_r_reg[18][15]/Q} .original_name {sum_r_reg[18][15]/Q}}
@file 935: catch {set_db {pin:fir_transpose/sum_r_reg[18][16]/Q} .original_name {sum_r_reg[18][16]/Q}}
@file 936: catch {set_db {pin:fir_transpose/sum_r_reg[18][17]/Q} .original_name {sum_r_reg[18][17]/Q}}
@file 937: catch {set_db {pin:fir_transpose/sum_r_reg[18][18]/Q} .original_name {sum_r_reg[18][18]/Q}}
@file 938: catch {set_db {pin:fir_transpose/sum_r_reg[18][19]/Q} .original_name {sum_r_reg[18][19]/Q}}
@file 939: catch {set_db {pin:fir_transpose/sum_r_reg[18][20]/Q} .original_name {sum_r_reg[18][20]/Q}}
@file 940: catch {set_db {pin:fir_transpose/sum_r_reg[18][21]/Q} .original_name {sum_r_reg[18][21]/Q}}
@file 941: catch {set_db {pin:fir_transpose/sum_r_reg[18][22]/Q} .original_name {sum_r_reg[18][22]/QN}}
@file 942: catch {set_db {pin:fir_transpose/sum_r_reg[19][0]/Q} .original_name {sum_r_reg[19][0]/Q}}
@file 943: catch {set_db {pin:fir_transpose/sum_r_reg[19][0]/QN} .original_name {sum_r_reg[19][0]/Q}}
@file 944: catch {set_db {pin:fir_transpose/sum_r_reg[19][1]/Q} .original_name {sum_r_reg[19][1]/Q}}
@file 945: catch {set_db {pin:fir_transpose/sum_r_reg[19][2]/Q} .original_name {sum_r_reg[19][2]/Q}}
@file 946: catch {set_db {pin:fir_transpose/sum_r_reg[19][3]/Q} .original_name {sum_r_reg[19][3]/Q}}
@file 947: catch {set_db {pin:fir_transpose/sum_r_reg[19][4]/Q} .original_name {sum_r_reg[19][4]/Q}}
@file 948: catch {set_db {pin:fir_transpose/sum_r_reg[19][5]/Q} .original_name {sum_r_reg[19][5]/Q}}
@file 949: catch {set_db {pin:fir_transpose/sum_r_reg[19][6]/Q} .original_name {sum_r_reg[19][6]/Q}}
@file 950: catch {set_db {pin:fir_transpose/sum_r_reg[19][7]/Q} .original_name {sum_r_reg[19][7]/Q}}
@file 951: catch {set_db {pin:fir_transpose/sum_r_reg[19][8]/Q} .original_name {sum_r_reg[19][8]/Q}}
@file 952: catch {set_db {pin:fir_transpose/sum_r_reg[19][9]/Q} .original_name {sum_r_reg[19][9]/Q}}
@file 953: catch {set_db {pin:fir_transpose/sum_r_reg[19][10]/Q} .original_name {sum_r_reg[19][10]/Q}}
@file 954: catch {set_db {pin:fir_transpose/sum_r_reg[19][11]/Q} .original_name {sum_r_reg[19][11]/Q}}
@file 955: catch {set_db {pin:fir_transpose/sum_r_reg[19][12]/Q} .original_name {sum_r_reg[19][12]/Q}}
@file 956: catch {set_db {pin:fir_transpose/sum_r_reg[19][13]/Q} .original_name {sum_r_reg[19][13]/Q}}
@file 957: catch {set_db {pin:fir_transpose/sum_r_reg[19][14]/Q} .original_name {sum_r_reg[19][14]/Q}}
@file 958: catch {set_db {pin:fir_transpose/sum_r_reg[19][15]/Q} .original_name {sum_r_reg[19][15]/Q}}
@file 959: catch {set_db {pin:fir_transpose/sum_r_reg[19][16]/Q} .original_name {sum_r_reg[19][16]/Q}}
@file 960: catch {set_db {pin:fir_transpose/sum_r_reg[19][17]/Q} .original_name {sum_r_reg[19][17]/Q}}
@file 961: catch {set_db {pin:fir_transpose/sum_r_reg[19][18]/Q} .original_name {sum_r_reg[19][18]/Q}}
@file 962: catch {set_db {pin:fir_transpose/sum_r_reg[19][19]/Q} .original_name {sum_r_reg[19][19]/Q}}
@file 963: catch {set_db {pin:fir_transpose/sum_r_reg[19][20]/Q} .original_name {sum_r_reg[19][20]/Q}}
@file 964: catch {set_db {pin:fir_transpose/sum_r_reg[19][21]/Q} .original_name {sum_r_reg[19][21]/Q}}
@file 965: catch {set_db {pin:fir_transpose/sum_r_reg[19][22]/Q} .original_name {sum_r_reg[19][22]/QN}}
@file 966: catch {set_db {pin:fir_transpose/sum_r_reg[20][0]/Q} .original_name {sum_r_reg[20][0]/Q}}
@file 967: catch {set_db {pin:fir_transpose/sum_r_reg[20][0]/QN} .original_name {sum_r_reg[20][0]/Q}}
@file 968: catch {set_db {pin:fir_transpose/sum_r_reg[20][1]/Q} .original_name {sum_r_reg[20][1]/Q}}
@file 969: catch {set_db {pin:fir_transpose/sum_r_reg[20][2]/Q} .original_name {sum_r_reg[20][2]/Q}}
@file 970: catch {set_db {pin:fir_transpose/sum_r_reg[20][3]/Q} .original_name {sum_r_reg[20][3]/Q}}
@file 971: catch {set_db {pin:fir_transpose/sum_r_reg[20][4]/Q} .original_name {sum_r_reg[20][4]/Q}}
@file 972: catch {set_db {pin:fir_transpose/sum_r_reg[20][5]/Q} .original_name {sum_r_reg[20][5]/Q}}
@file 973: catch {set_db {pin:fir_transpose/sum_r_reg[20][6]/Q} .original_name {sum_r_reg[20][6]/Q}}
@file 974: catch {set_db {pin:fir_transpose/sum_r_reg[20][7]/Q} .original_name {sum_r_reg[20][7]/Q}}
@file 975: catch {set_db {pin:fir_transpose/sum_r_reg[20][8]/Q} .original_name {sum_r_reg[20][8]/Q}}
@file 976: catch {set_db {pin:fir_transpose/sum_r_reg[20][9]/Q} .original_name {sum_r_reg[20][9]/Q}}
@file 977: catch {set_db {pin:fir_transpose/sum_r_reg[20][10]/Q} .original_name {sum_r_reg[20][10]/Q}}
@file 978: catch {set_db {pin:fir_transpose/sum_r_reg[20][11]/Q} .original_name {sum_r_reg[20][11]/Q}}
@file 979: catch {set_db {pin:fir_transpose/sum_r_reg[20][12]/Q} .original_name {sum_r_reg[20][12]/Q}}
@file 980: catch {set_db {pin:fir_transpose/sum_r_reg[20][13]/Q} .original_name {sum_r_reg[20][13]/Q}}
@file 981: catch {set_db {pin:fir_transpose/sum_r_reg[20][14]/Q} .original_name {sum_r_reg[20][14]/Q}}
@file 982: catch {set_db {pin:fir_transpose/sum_r_reg[20][15]/Q} .original_name {sum_r_reg[20][15]/Q}}
@file 983: catch {set_db {pin:fir_transpose/sum_r_reg[20][16]/Q} .original_name {sum_r_reg[20][16]/Q}}
@file 984: catch {set_db {pin:fir_transpose/sum_r_reg[20][17]/Q} .original_name {sum_r_reg[20][17]/Q}}
@file 985: catch {set_db {pin:fir_transpose/sum_r_reg[20][18]/Q} .original_name {sum_r_reg[20][18]/Q}}
@file 986: catch {set_db {pin:fir_transpose/sum_r_reg[20][19]/Q} .original_name {sum_r_reg[20][19]/Q}}
@file 987: catch {set_db {pin:fir_transpose/sum_r_reg[20][20]/Q} .original_name {sum_r_reg[20][20]/Q}}
@file 988: catch {set_db {pin:fir_transpose/sum_r_reg[20][21]/Q} .original_name {sum_r_reg[20][21]/Q}}
@file 989: catch {set_db {pin:fir_transpose/sum_r_reg[20][22]/Q} .original_name {sum_r_reg[20][22]/QN}}
@file 990: catch {set_db {pin:fir_transpose/sum_r_reg[21][0]/Q} .original_name {sum_r_reg[21][0]/Q}}
@file 991: catch {set_db {pin:fir_transpose/sum_r_reg[21][0]/QN} .original_name {sum_r_reg[21][0]/Q}}
@file 992: catch {set_db {pin:fir_transpose/sum_r_reg[21][1]/Q} .original_name {sum_r_reg[21][1]/Q}}
@file 993: catch {set_db {pin:fir_transpose/sum_r_reg[21][2]/Q} .original_name {sum_r_reg[21][2]/Q}}
@file 994: catch {set_db {pin:fir_transpose/sum_r_reg[21][3]/Q} .original_name {sum_r_reg[21][3]/Q}}
@file 995: catch {set_db {pin:fir_transpose/sum_r_reg[21][4]/Q} .original_name {sum_r_reg[21][4]/Q}}
@file 996: catch {set_db {pin:fir_transpose/sum_r_reg[21][5]/Q} .original_name {sum_r_reg[21][5]/Q}}
@file 997: catch {set_db {pin:fir_transpose/sum_r_reg[21][6]/Q} .original_name {sum_r_reg[21][6]/Q}}
@file 998: catch {set_db {pin:fir_transpose/sum_r_reg[21][7]/Q} .original_name {sum_r_reg[21][7]/Q}}
@file 999: catch {set_db {pin:fir_transpose/sum_r_reg[21][8]/Q} .original_name {sum_r_reg[21][8]/Q}}
@file 1000: catch {set_db {pin:fir_transpose/sum_r_reg[21][9]/Q} .original_name {sum_r_reg[21][9]/Q}}
@file 1001: catch {set_db {pin:fir_transpose/sum_r_reg[21][10]/Q} .original_name {sum_r_reg[21][10]/Q}}
@file 1002: catch {set_db {pin:fir_transpose/sum_r_reg[21][11]/Q} .original_name {sum_r_reg[21][11]/Q}}
@file 1003: catch {set_db {pin:fir_transpose/sum_r_reg[21][12]/Q} .original_name {sum_r_reg[21][12]/Q}}
@file 1004: catch {set_db {pin:fir_transpose/sum_r_reg[21][13]/Q} .original_name {sum_r_reg[21][13]/Q}}
@file 1005: catch {set_db {pin:fir_transpose/sum_r_reg[21][14]/Q} .original_name {sum_r_reg[21][14]/Q}}
@file 1006: catch {set_db {pin:fir_transpose/sum_r_reg[21][15]/Q} .original_name {sum_r_reg[21][15]/Q}}
@file 1007: catch {set_db {pin:fir_transpose/sum_r_reg[21][16]/Q} .original_name {sum_r_reg[21][16]/Q}}
@file 1008: catch {set_db {pin:fir_transpose/sum_r_reg[21][17]/Q} .original_name {sum_r_reg[21][17]/Q}}
@file 1009: catch {set_db {pin:fir_transpose/sum_r_reg[21][18]/Q} .original_name {sum_r_reg[21][18]/Q}}
@file 1010: catch {set_db {pin:fir_transpose/sum_r_reg[21][19]/Q} .original_name {sum_r_reg[21][19]/Q}}
@file 1011: catch {set_db {pin:fir_transpose/sum_r_reg[21][20]/Q} .original_name {sum_r_reg[21][20]/Q}}
@file 1012: catch {set_db {pin:fir_transpose/sum_r_reg[21][21]/Q} .original_name {sum_r_reg[21][21]/Q}}
@file 1013: catch {set_db {pin:fir_transpose/sum_r_reg[21][22]/Q} .original_name {sum_r_reg[21][22]/QN}}
@file 1014: catch {set_db {pin:fir_transpose/sum_r_reg[22][0]/Q} .original_name {sum_r_reg[22][0]/Q}}
@file 1015: catch {set_db {pin:fir_transpose/sum_r_reg[22][0]/QN} .original_name {sum_r_reg[22][0]/Q}}
@file 1016: catch {set_db {pin:fir_transpose/sum_r_reg[22][1]/Q} .original_name {sum_r_reg[22][1]/Q}}
@file 1017: catch {set_db {pin:fir_transpose/sum_r_reg[22][2]/Q} .original_name {sum_r_reg[22][2]/Q}}
@file 1018: catch {set_db {pin:fir_transpose/sum_r_reg[22][3]/Q} .original_name {sum_r_reg[22][3]/Q}}
@file 1019: catch {set_db {pin:fir_transpose/sum_r_reg[22][4]/Q} .original_name {sum_r_reg[22][4]/Q}}
@file 1020: catch {set_db {pin:fir_transpose/sum_r_reg[22][5]/Q} .original_name {sum_r_reg[22][5]/Q}}
@file 1021: catch {set_db {pin:fir_transpose/sum_r_reg[22][6]/Q} .original_name {sum_r_reg[22][6]/Q}}
@file 1022: catch {set_db {pin:fir_transpose/sum_r_reg[22][7]/Q} .original_name {sum_r_reg[22][7]/Q}}
@file 1023: catch {set_db {pin:fir_transpose/sum_r_reg[22][8]/Q} .original_name {sum_r_reg[22][8]/Q}}
@file 1024: catch {set_db {pin:fir_transpose/sum_r_reg[22][9]/Q} .original_name {sum_r_reg[22][9]/Q}}
@file 1025: catch {set_db {pin:fir_transpose/sum_r_reg[22][10]/Q} .original_name {sum_r_reg[22][10]/Q}}
@file 1026: catch {set_db {pin:fir_transpose/sum_r_reg[22][11]/Q} .original_name {sum_r_reg[22][11]/Q}}
@file 1027: catch {set_db {pin:fir_transpose/sum_r_reg[22][12]/Q} .original_name {sum_r_reg[22][12]/Q}}
@file 1028: catch {set_db {pin:fir_transpose/sum_r_reg[22][13]/Q} .original_name {sum_r_reg[22][13]/Q}}
@file 1029: catch {set_db {pin:fir_transpose/sum_r_reg[22][14]/Q} .original_name {sum_r_reg[22][14]/Q}}
@file 1030: catch {set_db {pin:fir_transpose/sum_r_reg[22][15]/Q} .original_name {sum_r_reg[22][15]/Q}}
@file 1031: catch {set_db {pin:fir_transpose/sum_r_reg[22][16]/Q} .original_name {sum_r_reg[22][16]/Q}}
@file 1032: catch {set_db {pin:fir_transpose/sum_r_reg[22][17]/Q} .original_name {sum_r_reg[22][17]/Q}}
@file 1033: catch {set_db {pin:fir_transpose/sum_r_reg[22][18]/Q} .original_name {sum_r_reg[22][18]/Q}}
@file 1034: catch {set_db {pin:fir_transpose/sum_r_reg[22][19]/Q} .original_name {sum_r_reg[22][19]/Q}}
@file 1035: catch {set_db {pin:fir_transpose/sum_r_reg[22][20]/Q} .original_name {sum_r_reg[22][20]/Q}}
@file 1036: catch {set_db {pin:fir_transpose/sum_r_reg[22][21]/Q} .original_name {sum_r_reg[22][21]/Q}}
@file 1037: catch {set_db {pin:fir_transpose/sum_r_reg[22][22]/Q} .original_name {sum_r_reg[22][22]/QN}}
@file 1038: catch {set_db {pin:fir_transpose/sum_r_reg[23][0]/Q} .original_name {sum_r_reg[23][0]/Q}}
@file 1039: catch {set_db {pin:fir_transpose/sum_r_reg[23][0]/QN} .original_name {sum_r_reg[23][0]/Q}}
@file 1040: catch {set_db {pin:fir_transpose/sum_r_reg[23][1]/Q} .original_name {sum_r_reg[23][1]/Q}}
@file 1041: catch {set_db {pin:fir_transpose/sum_r_reg[23][2]/Q} .original_name {sum_r_reg[23][2]/Q}}
@file 1042: catch {set_db {pin:fir_transpose/sum_r_reg[23][3]/Q} .original_name {sum_r_reg[23][3]/Q}}
@file 1043: catch {set_db {pin:fir_transpose/sum_r_reg[23][4]/Q} .original_name {sum_r_reg[23][4]/Q}}
@file 1044: catch {set_db {pin:fir_transpose/sum_r_reg[23][5]/Q} .original_name {sum_r_reg[23][5]/Q}}
@file 1045: catch {set_db {pin:fir_transpose/sum_r_reg[23][6]/Q} .original_name {sum_r_reg[23][6]/Q}}
@file 1046: catch {set_db {pin:fir_transpose/sum_r_reg[23][7]/Q} .original_name {sum_r_reg[23][7]/Q}}
@file 1047: catch {set_db {pin:fir_transpose/sum_r_reg[23][8]/Q} .original_name {sum_r_reg[23][8]/Q}}
@file 1048: catch {set_db {pin:fir_transpose/sum_r_reg[23][9]/Q} .original_name {sum_r_reg[23][9]/Q}}
@file 1049: catch {set_db {pin:fir_transpose/sum_r_reg[23][10]/Q} .original_name {sum_r_reg[23][10]/Q}}
@file 1050: catch {set_db {pin:fir_transpose/sum_r_reg[23][11]/Q} .original_name {sum_r_reg[23][11]/Q}}
@file 1051: catch {set_db {pin:fir_transpose/sum_r_reg[23][12]/Q} .original_name {sum_r_reg[23][12]/Q}}
@file 1052: catch {set_db {pin:fir_transpose/sum_r_reg[23][13]/Q} .original_name {sum_r_reg[23][13]/Q}}
@file 1053: catch {set_db {pin:fir_transpose/sum_r_reg[23][14]/Q} .original_name {sum_r_reg[23][14]/Q}}
@file 1054: catch {set_db {pin:fir_transpose/sum_r_reg[23][15]/Q} .original_name {sum_r_reg[23][15]/Q}}
@file 1055: catch {set_db {pin:fir_transpose/sum_r_reg[23][16]/Q} .original_name {sum_r_reg[23][16]/Q}}
@file 1056: catch {set_db {pin:fir_transpose/sum_r_reg[23][17]/Q} .original_name {sum_r_reg[23][17]/Q}}
@file 1057: catch {set_db {pin:fir_transpose/sum_r_reg[23][18]/Q} .original_name {sum_r_reg[23][18]/Q}}
@file 1058: catch {set_db {pin:fir_transpose/sum_r_reg[23][19]/Q} .original_name {sum_r_reg[23][19]/Q}}
@file 1059: catch {set_db {pin:fir_transpose/sum_r_reg[23][20]/Q} .original_name {sum_r_reg[23][20]/Q}}
@file 1060: catch {set_db {pin:fir_transpose/sum_r_reg[23][21]/Q} .original_name {sum_r_reg[23][21]/Q}}
@file 1061: catch {set_db {pin:fir_transpose/sum_r_reg[23][22]/Q} .original_name {sum_r_reg[23][22]/QN}}
@file 1062: catch {set_db {pin:fir_transpose/sum_r_reg[24][0]/Q} .original_name {sum_r_reg[24][0]/Q}}
@file 1063: catch {set_db {pin:fir_transpose/sum_r_reg[24][0]/QN} .original_name {sum_r_reg[24][0]/Q}}
@file 1064: catch {set_db {pin:fir_transpose/sum_r_reg[24][1]/Q} .original_name {sum_r_reg[24][1]/Q}}
@file 1065: catch {set_db {pin:fir_transpose/sum_r_reg[24][2]/Q} .original_name {sum_r_reg[24][2]/Q}}
@file 1066: catch {set_db {pin:fir_transpose/sum_r_reg[24][3]/Q} .original_name {sum_r_reg[24][3]/Q}}
@file 1067: catch {set_db {pin:fir_transpose/sum_r_reg[24][4]/Q} .original_name {sum_r_reg[24][4]/Q}}
@file 1068: catch {set_db {pin:fir_transpose/sum_r_reg[24][5]/Q} .original_name {sum_r_reg[24][5]/Q}}
@file 1069: catch {set_db {pin:fir_transpose/sum_r_reg[24][6]/Q} .original_name {sum_r_reg[24][6]/Q}}
@file 1070: catch {set_db {pin:fir_transpose/sum_r_reg[24][7]/Q} .original_name {sum_r_reg[24][7]/Q}}
@file 1071: catch {set_db {pin:fir_transpose/sum_r_reg[24][8]/Q} .original_name {sum_r_reg[24][8]/Q}}
@file 1072: catch {set_db {pin:fir_transpose/sum_r_reg[24][9]/Q} .original_name {sum_r_reg[24][9]/Q}}
@file 1073: catch {set_db {pin:fir_transpose/sum_r_reg[24][10]/Q} .original_name {sum_r_reg[24][10]/Q}}
@file 1074: catch {set_db {pin:fir_transpose/sum_r_reg[24][11]/Q} .original_name {sum_r_reg[24][11]/Q}}
@file 1075: catch {set_db {pin:fir_transpose/sum_r_reg[24][12]/Q} .original_name {sum_r_reg[24][12]/Q}}
@file 1076: catch {set_db {pin:fir_transpose/sum_r_reg[24][13]/Q} .original_name {sum_r_reg[24][13]/Q}}
@file 1077: catch {set_db {pin:fir_transpose/sum_r_reg[24][14]/Q} .original_name {sum_r_reg[24][14]/Q}}
@file 1078: catch {set_db {pin:fir_transpose/sum_r_reg[24][15]/Q} .original_name {sum_r_reg[24][15]/Q}}
@file 1079: catch {set_db {pin:fir_transpose/sum_r_reg[24][16]/Q} .original_name {sum_r_reg[24][16]/Q}}
@file 1080: catch {set_db {pin:fir_transpose/sum_r_reg[24][17]/Q} .original_name {sum_r_reg[24][17]/Q}}
@file 1081: catch {set_db {pin:fir_transpose/sum_r_reg[24][18]/Q} .original_name {sum_r_reg[24][18]/Q}}
@file 1082: catch {set_db {pin:fir_transpose/sum_r_reg[24][19]/Q} .original_name {sum_r_reg[24][19]/Q}}
@file 1083: catch {set_db {pin:fir_transpose/sum_r_reg[24][20]/Q} .original_name {sum_r_reg[24][20]/Q}}
@file 1084: catch {set_db {pin:fir_transpose/sum_r_reg[24][21]/Q} .original_name {sum_r_reg[24][21]/Q}}
@file 1085: catch {set_db {pin:fir_transpose/sum_r_reg[24][22]/Q} .original_name {sum_r_reg[24][22]/QN}}
@file 1086: catch {set_db {pin:fir_transpose/sum_r_reg[25][0]/Q} .original_name {sum_r_reg[25][0]/Q}}
@file 1087: catch {set_db {pin:fir_transpose/sum_r_reg[25][0]/QN} .original_name {sum_r_reg[25][0]/Q}}
@file 1088: catch {set_db {pin:fir_transpose/sum_r_reg[25][1]/Q} .original_name {sum_r_reg[25][1]/Q}}
@file 1089: catch {set_db {pin:fir_transpose/sum_r_reg[25][2]/Q} .original_name {sum_r_reg[25][2]/Q}}
@file 1090: catch {set_db {pin:fir_transpose/sum_r_reg[25][3]/Q} .original_name {sum_r_reg[25][3]/Q}}
@file 1091: catch {set_db {pin:fir_transpose/sum_r_reg[25][4]/Q} .original_name {sum_r_reg[25][4]/Q}}
@file 1092: catch {set_db {pin:fir_transpose/sum_r_reg[25][5]/Q} .original_name {sum_r_reg[25][5]/Q}}
@file 1093: catch {set_db {pin:fir_transpose/sum_r_reg[25][6]/Q} .original_name {sum_r_reg[25][6]/Q}}
@file 1094: catch {set_db {pin:fir_transpose/sum_r_reg[25][7]/Q} .original_name {sum_r_reg[25][7]/Q}}
@file 1095: catch {set_db {pin:fir_transpose/sum_r_reg[25][8]/Q} .original_name {sum_r_reg[25][8]/Q}}
@file 1096: catch {set_db {pin:fir_transpose/sum_r_reg[25][9]/Q} .original_name {sum_r_reg[25][9]/Q}}
@file 1097: catch {set_db {pin:fir_transpose/sum_r_reg[25][10]/Q} .original_name {sum_r_reg[25][10]/Q}}
@file 1098: catch {set_db {pin:fir_transpose/sum_r_reg[25][11]/Q} .original_name {sum_r_reg[25][11]/Q}}
@file 1099: catch {set_db {pin:fir_transpose/sum_r_reg[25][12]/Q} .original_name {sum_r_reg[25][12]/Q}}
@file 1100: catch {set_db {pin:fir_transpose/sum_r_reg[25][13]/Q} .original_name {sum_r_reg[25][13]/Q}}
@file 1101: catch {set_db {pin:fir_transpose/sum_r_reg[25][14]/Q} .original_name {sum_r_reg[25][14]/Q}}
@file 1102: catch {set_db {pin:fir_transpose/sum_r_reg[25][15]/Q} .original_name {sum_r_reg[25][15]/Q}}
@file 1103: catch {set_db {pin:fir_transpose/sum_r_reg[25][16]/Q} .original_name {sum_r_reg[25][16]/Q}}
@file 1104: catch {set_db {pin:fir_transpose/sum_r_reg[25][17]/Q} .original_name {sum_r_reg[25][17]/Q}}
@file 1105: catch {set_db {pin:fir_transpose/sum_r_reg[25][18]/Q} .original_name {sum_r_reg[25][18]/Q}}
@file 1106: catch {set_db {pin:fir_transpose/sum_r_reg[25][19]/Q} .original_name {sum_r_reg[25][19]/Q}}
@file 1107: catch {set_db {pin:fir_transpose/sum_r_reg[25][20]/Q} .original_name {sum_r_reg[25][20]/Q}}
@file 1108: catch {set_db {pin:fir_transpose/sum_r_reg[25][21]/Q} .original_name {sum_r_reg[25][21]/Q}}
@file 1109: catch {set_db {pin:fir_transpose/sum_r_reg[25][22]/Q} .original_name {sum_r_reg[25][22]/QN}}
@file 1110: catch {set_db {pin:fir_transpose/sum_r_reg[26][0]/Q} .original_name {sum_r_reg[26][0]/Q}}
@file 1111: catch {set_db {pin:fir_transpose/sum_r_reg[26][0]/QN} .original_name {sum_r_reg[26][0]/Q}}
@file 1112: catch {set_db {pin:fir_transpose/sum_r_reg[26][1]/Q} .original_name {sum_r_reg[26][1]/Q}}
@file 1113: catch {set_db {pin:fir_transpose/sum_r_reg[26][2]/Q} .original_name {sum_r_reg[26][2]/Q}}
@file 1114: catch {set_db {pin:fir_transpose/sum_r_reg[26][3]/Q} .original_name {sum_r_reg[26][3]/Q}}
@file 1115: catch {set_db {pin:fir_transpose/sum_r_reg[26][4]/Q} .original_name {sum_r_reg[26][4]/Q}}
@file 1116: catch {set_db {pin:fir_transpose/sum_r_reg[26][5]/Q} .original_name {sum_r_reg[26][5]/Q}}
@file 1117: catch {set_db {pin:fir_transpose/sum_r_reg[26][6]/Q} .original_name {sum_r_reg[26][6]/Q}}
@file 1118: catch {set_db {pin:fir_transpose/sum_r_reg[26][7]/Q} .original_name {sum_r_reg[26][7]/Q}}
@file 1119: catch {set_db {pin:fir_transpose/sum_r_reg[26][8]/Q} .original_name {sum_r_reg[26][8]/Q}}
@file 1120: catch {set_db {pin:fir_transpose/sum_r_reg[26][9]/Q} .original_name {sum_r_reg[26][9]/Q}}
@file 1121: catch {set_db {pin:fir_transpose/sum_r_reg[26][10]/Q} .original_name {sum_r_reg[26][10]/Q}}
@file 1122: catch {set_db {pin:fir_transpose/sum_r_reg[26][11]/Q} .original_name {sum_r_reg[26][11]/Q}}
@file 1123: catch {set_db {pin:fir_transpose/sum_r_reg[26][12]/Q} .original_name {sum_r_reg[26][12]/Q}}
@file 1124: catch {set_db {pin:fir_transpose/sum_r_reg[26][13]/Q} .original_name {sum_r_reg[26][13]/Q}}
@file 1125: catch {set_db {pin:fir_transpose/sum_r_reg[26][14]/Q} .original_name {sum_r_reg[26][14]/Q}}
@file 1126: catch {set_db {pin:fir_transpose/sum_r_reg[26][15]/Q} .original_name {sum_r_reg[26][15]/Q}}
@file 1127: catch {set_db {pin:fir_transpose/sum_r_reg[26][16]/Q} .original_name {sum_r_reg[26][16]/Q}}
@file 1128: catch {set_db {pin:fir_transpose/sum_r_reg[26][17]/Q} .original_name {sum_r_reg[26][17]/Q}}
@file 1129: catch {set_db {pin:fir_transpose/sum_r_reg[26][18]/Q} .original_name {sum_r_reg[26][18]/Q}}
@file 1130: catch {set_db {pin:fir_transpose/sum_r_reg[26][19]/Q} .original_name {sum_r_reg[26][19]/Q}}
@file 1131: catch {set_db {pin:fir_transpose/sum_r_reg[26][20]/Q} .original_name {sum_r_reg[26][20]/Q}}
@file 1132: catch {set_db {pin:fir_transpose/sum_r_reg[26][21]/Q} .original_name {sum_r_reg[26][21]/Q}}
@file 1133: catch {set_db {pin:fir_transpose/sum_r_reg[26][22]/Q} .original_name {sum_r_reg[26][22]/QN}}
@file 1134: catch {set_db {pin:fir_transpose/sum_r_reg[27][0]/Q} .original_name {sum_r_reg[27][0]/Q}}
@file 1135: catch {set_db {pin:fir_transpose/sum_r_reg[27][0]/QN} .original_name {sum_r_reg[27][0]/Q}}
@file 1136: catch {set_db {pin:fir_transpose/sum_r_reg[27][1]/Q} .original_name {sum_r_reg[27][1]/Q}}
@file 1137: catch {set_db {pin:fir_transpose/sum_r_reg[27][2]/Q} .original_name {sum_r_reg[27][2]/Q}}
@file 1138: catch {set_db {pin:fir_transpose/sum_r_reg[27][3]/Q} .original_name {sum_r_reg[27][3]/Q}}
@file 1139: catch {set_db {pin:fir_transpose/sum_r_reg[27][4]/Q} .original_name {sum_r_reg[27][4]/Q}}
@file 1140: catch {set_db {pin:fir_transpose/sum_r_reg[27][5]/Q} .original_name {sum_r_reg[27][5]/Q}}
@file 1141: catch {set_db {pin:fir_transpose/sum_r_reg[27][6]/Q} .original_name {sum_r_reg[27][6]/Q}}
@file 1142: catch {set_db {pin:fir_transpose/sum_r_reg[27][7]/Q} .original_name {sum_r_reg[27][7]/Q}}
@file 1143: catch {set_db {pin:fir_transpose/sum_r_reg[27][8]/Q} .original_name {sum_r_reg[27][8]/Q}}
@file 1144: catch {set_db {pin:fir_transpose/sum_r_reg[27][9]/Q} .original_name {sum_r_reg[27][9]/Q}}
@file 1145: catch {set_db {pin:fir_transpose/sum_r_reg[27][10]/Q} .original_name {sum_r_reg[27][10]/Q}}
@file 1146: catch {set_db {pin:fir_transpose/sum_r_reg[27][11]/Q} .original_name {sum_r_reg[27][11]/Q}}
@file 1147: catch {set_db {pin:fir_transpose/sum_r_reg[27][12]/Q} .original_name {sum_r_reg[27][12]/Q}}
@file 1148: catch {set_db {pin:fir_transpose/sum_r_reg[27][13]/Q} .original_name {sum_r_reg[27][13]/Q}}
@file 1149: catch {set_db {pin:fir_transpose/sum_r_reg[27][14]/Q} .original_name {sum_r_reg[27][14]/Q}}
@file 1150: catch {set_db {pin:fir_transpose/sum_r_reg[27][15]/Q} .original_name {sum_r_reg[27][15]/Q}}
@file 1151: catch {set_db {pin:fir_transpose/sum_r_reg[27][16]/Q} .original_name {sum_r_reg[27][16]/Q}}
@file 1152: catch {set_db {pin:fir_transpose/sum_r_reg[27][17]/Q} .original_name {sum_r_reg[27][17]/Q}}
@file 1153: catch {set_db {pin:fir_transpose/sum_r_reg[27][18]/Q} .original_name {sum_r_reg[27][18]/Q}}
@file 1154: catch {set_db {pin:fir_transpose/sum_r_reg[27][19]/Q} .original_name {sum_r_reg[27][19]/Q}}
@file 1155: catch {set_db {pin:fir_transpose/sum_r_reg[27][20]/Q} .original_name {sum_r_reg[27][20]/Q}}
@file 1156: catch {set_db {pin:fir_transpose/sum_r_reg[27][21]/Q} .original_name {sum_r_reg[27][21]/Q}}
@file 1157: catch {set_db {pin:fir_transpose/sum_r_reg[27][22]/Q} .original_name {sum_r_reg[27][22]/QN}}
@file 1158: catch {set_db {pin:fir_transpose/sum_r_reg[28][0]/Q} .original_name {sum_r_reg[28][0]/Q}}
@file 1159: catch {set_db {pin:fir_transpose/sum_r_reg[28][0]/QN} .original_name {sum_r_reg[28][0]/Q}}
@file 1160: catch {set_db {pin:fir_transpose/sum_r_reg[28][1]/Q} .original_name {sum_r_reg[28][1]/Q}}
@file 1161: catch {set_db {pin:fir_transpose/sum_r_reg[28][2]/Q} .original_name {sum_r_reg[28][2]/Q}}
@file 1162: catch {set_db {pin:fir_transpose/sum_r_reg[28][3]/Q} .original_name {sum_r_reg[28][3]/Q}}
@file 1163: catch {set_db {pin:fir_transpose/sum_r_reg[28][4]/Q} .original_name {sum_r_reg[28][4]/Q}}
@file 1164: catch {set_db {pin:fir_transpose/sum_r_reg[28][5]/Q} .original_name {sum_r_reg[28][5]/Q}}
@file 1165: catch {set_db {pin:fir_transpose/sum_r_reg[28][6]/Q} .original_name {sum_r_reg[28][6]/Q}}
@file 1166: catch {set_db {pin:fir_transpose/sum_r_reg[28][7]/Q} .original_name {sum_r_reg[28][7]/Q}}
@file 1167: catch {set_db {pin:fir_transpose/sum_r_reg[28][8]/Q} .original_name {sum_r_reg[28][8]/Q}}
@file 1168: catch {set_db {pin:fir_transpose/sum_r_reg[28][9]/Q} .original_name {sum_r_reg[28][9]/Q}}
@file 1169: catch {set_db {pin:fir_transpose/sum_r_reg[28][10]/Q} .original_name {sum_r_reg[28][10]/Q}}
@file 1170: catch {set_db {pin:fir_transpose/sum_r_reg[28][11]/Q} .original_name {sum_r_reg[28][11]/Q}}
@file 1171: catch {set_db {pin:fir_transpose/sum_r_reg[28][12]/Q} .original_name {sum_r_reg[28][12]/Q}}
@file 1172: catch {set_db {pin:fir_transpose/sum_r_reg[28][13]/Q} .original_name {sum_r_reg[28][13]/Q}}
@file 1173: catch {set_db {pin:fir_transpose/sum_r_reg[28][14]/Q} .original_name {sum_r_reg[28][14]/Q}}
@file 1174: catch {set_db {pin:fir_transpose/sum_r_reg[28][15]/Q} .original_name {sum_r_reg[28][15]/Q}}
@file 1175: catch {set_db {pin:fir_transpose/sum_r_reg[28][16]/Q} .original_name {sum_r_reg[28][16]/Q}}
@file 1176: catch {set_db {pin:fir_transpose/sum_r_reg[28][17]/Q} .original_name {sum_r_reg[28][17]/Q}}
@file 1177: catch {set_db {pin:fir_transpose/sum_r_reg[28][18]/Q} .original_name {sum_r_reg[28][18]/Q}}
@file 1178: catch {set_db {pin:fir_transpose/sum_r_reg[28][19]/Q} .original_name {sum_r_reg[28][19]/Q}}
@file 1179: catch {set_db {pin:fir_transpose/sum_r_reg[28][20]/Q} .original_name {sum_r_reg[28][20]/Q}}
@file 1180: catch {set_db {pin:fir_transpose/sum_r_reg[28][21]/Q} .original_name {sum_r_reg[28][21]/Q}}
@file 1181: catch {set_db {pin:fir_transpose/sum_r_reg[28][22]/Q} .original_name {sum_r_reg[28][22]/QN}}
@file 1182: catch {set_db {pin:fir_transpose/sum_r_reg[29][0]/Q} .original_name {sum_r_reg[29][0]/Q}}
@file 1183: catch {set_db {pin:fir_transpose/sum_r_reg[29][0]/QN} .original_name {sum_r_reg[29][0]/Q}}
@file 1184: catch {set_db {pin:fir_transpose/sum_r_reg[29][1]/Q} .original_name {sum_r_reg[29][1]/Q}}
@file 1185: catch {set_db {pin:fir_transpose/sum_r_reg[29][2]/Q} .original_name {sum_r_reg[29][2]/Q}}
@file 1186: catch {set_db {pin:fir_transpose/sum_r_reg[29][3]/Q} .original_name {sum_r_reg[29][3]/Q}}
@file 1187: catch {set_db {pin:fir_transpose/sum_r_reg[29][4]/Q} .original_name {sum_r_reg[29][4]/Q}}
@file 1188: catch {set_db {pin:fir_transpose/sum_r_reg[29][5]/Q} .original_name {sum_r_reg[29][5]/Q}}
@file 1189: catch {set_db {pin:fir_transpose/sum_r_reg[29][6]/Q} .original_name {sum_r_reg[29][6]/Q}}
@file 1190: catch {set_db {pin:fir_transpose/sum_r_reg[29][7]/Q} .original_name {sum_r_reg[29][7]/Q}}
@file 1191: catch {set_db {pin:fir_transpose/sum_r_reg[29][8]/Q} .original_name {sum_r_reg[29][8]/Q}}
@file 1192: catch {set_db {pin:fir_transpose/sum_r_reg[29][9]/Q} .original_name {sum_r_reg[29][9]/Q}}
@file 1193: catch {set_db {pin:fir_transpose/sum_r_reg[29][10]/Q} .original_name {sum_r_reg[29][10]/Q}}
@file 1194: catch {set_db {pin:fir_transpose/sum_r_reg[29][11]/Q} .original_name {sum_r_reg[29][11]/Q}}
@file 1195: catch {set_db {pin:fir_transpose/sum_r_reg[29][12]/Q} .original_name {sum_r_reg[29][12]/Q}}
@file 1196: catch {set_db {pin:fir_transpose/sum_r_reg[29][13]/Q} .original_name {sum_r_reg[29][13]/Q}}
@file 1197: catch {set_db {pin:fir_transpose/sum_r_reg[29][14]/Q} .original_name {sum_r_reg[29][14]/Q}}
@file 1198: catch {set_db {pin:fir_transpose/sum_r_reg[29][15]/Q} .original_name {sum_r_reg[29][15]/Q}}
@file 1199: catch {set_db {pin:fir_transpose/sum_r_reg[29][16]/Q} .original_name {sum_r_reg[29][16]/Q}}
@file 1200: catch {set_db {pin:fir_transpose/sum_r_reg[29][17]/Q} .original_name {sum_r_reg[29][17]/Q}}
@file 1201: catch {set_db {pin:fir_transpose/sum_r_reg[29][18]/Q} .original_name {sum_r_reg[29][18]/Q}}
@file 1202: catch {set_db {pin:fir_transpose/sum_r_reg[29][19]/Q} .original_name {sum_r_reg[29][19]/Q}}
@file 1203: catch {set_db {pin:fir_transpose/sum_r_reg[29][20]/Q} .original_name {sum_r_reg[29][20]/Q}}
@file 1204: catch {set_db {pin:fir_transpose/sum_r_reg[29][21]/Q} .original_name {sum_r_reg[29][21]/Q}}
@file 1205: catch {set_db {pin:fir_transpose/sum_r_reg[29][22]/Q} .original_name {sum_r_reg[29][22]/QN}}
@file 1206: catch {set_db {pin:fir_transpose/sum_r_reg[30][0]/Q} .original_name {sum_r_reg[30][0]/Q}}
@file 1207: catch {set_db {pin:fir_transpose/sum_r_reg[30][1]/Q} .original_name {sum_r_reg[30][1]/Q}}
@file 1208: catch {set_db {pin:fir_transpose/sum_r_reg[30][2]/Q} .original_name {sum_r_reg[30][2]/Q}}
@file 1209: catch {set_db {pin:fir_transpose/sum_r_reg[30][3]/Q} .original_name {sum_r_reg[30][3]/Q}}
@file 1210: catch {set_db {pin:fir_transpose/sum_r_reg[30][4]/Q} .original_name {sum_r_reg[30][4]/Q}}
@file 1211: catch {set_db {pin:fir_transpose/sum_r_reg[30][5]/Q} .original_name {sum_r_reg[30][5]/Q}}
@file 1212: catch {set_db {pin:fir_transpose/sum_r_reg[30][6]/Q} .original_name {sum_r_reg[30][6]/Q}}
@file 1213: catch {set_db {pin:fir_transpose/sum_r_reg[30][7]/Q} .original_name {sum_r_reg[30][7]/Q}}
@file 1214: catch {set_db {pin:fir_transpose/sum_r_reg[30][8]/Q} .original_name {sum_r_reg[30][8]/Q}}
@file 1215: catch {set_db {pin:fir_transpose/sum_r_reg[30][9]/Q} .original_name {sum_r_reg[30][9]/Q}}
@file 1216: catch {set_db {pin:fir_transpose/sum_r_reg[30][10]/Q} .original_name {sum_r_reg[30][10]/Q}}
@file 1217: catch {set_db {pin:fir_transpose/sum_r_reg[30][11]/Q} .original_name {sum_r_reg[30][11]/Q}}
@file 1218: catch {set_db {pin:fir_transpose/sum_r_reg[30][12]/Q} .original_name {sum_r_reg[30][12]/Q}}
@file 1219: catch {set_db {pin:fir_transpose/sum_r_reg[30][13]/Q} .original_name {sum_r_reg[30][13]/Q}}
@file 1220: catch {set_db {pin:fir_transpose/sum_r_reg[30][14]/Q} .original_name {sum_r_reg[30][14]/Q}}
@file 1221: catch {set_db {pin:fir_transpose/sum_r_reg[30][15]/Q} .original_name {sum_r_reg[30][15]/Q}}
@file 1222: catch {set_db {pin:fir_transpose/sum_r_reg[30][16]/Q} .original_name {sum_r_reg[30][16]/Q}}
@file 1223: catch {set_db {pin:fir_transpose/sum_r_reg[30][17]/Q} .original_name {sum_r_reg[30][17]/Q}}
@file 1224: catch {set_db {pin:fir_transpose/sum_r_reg[30][18]/Q} .original_name {sum_r_reg[30][18]/Q}}
@file 1225: catch {set_db {pin:fir_transpose/sum_r_reg[30][19]/Q} .original_name {sum_r_reg[30][19]/Q}}
@file 1226: catch {set_db {pin:fir_transpose/sum_r_reg[30][20]/Q} .original_name {sum_r_reg[30][20]/Q}}
@file 1227: catch {set_db {pin:fir_transpose/sum_r_reg[30][21]/Q} .original_name {sum_r_reg[30][21]/Q}}
@file 1228: catch {set_db {pin:fir_transpose/sum_r_reg[30][22]/Q} .original_name {sum_r_reg[30][22]/QN}}
@file 1229: catch {set_db {pin:fir_transpose/sum_r_reg[31][11]/Q} .original_name {sum_r_reg[31][11]/Q}}
@file 1230: catch {set_db {pin:fir_transpose/sum_r_reg[31][12]/Q} .original_name {sum_r_reg[31][12]/Q}}
@file 1231: catch {set_db {pin:fir_transpose/sum_r_reg[31][13]/Q} .original_name {sum_r_reg[31][13]/Q}}
@file 1232: catch {set_db {pin:fir_transpose/sum_r_reg[31][14]/Q} .original_name {sum_r_reg[31][14]/Q}}
@file 1233: catch {set_db {pin:fir_transpose/sum_r_reg[31][15]/Q} .original_name {sum_r_reg[31][15]/Q}}
@file 1234: catch {set_db {pin:fir_transpose/sum_r_reg[31][16]/Q} .original_name {sum_r_reg[31][16]/Q}}
@file 1235: catch {set_db {pin:fir_transpose/sum_r_reg[31][17]/Q} .original_name {sum_r_reg[31][17]/Q}}
@file 1236: catch {set_db {pin:fir_transpose/sum_r_reg[31][18]/Q} .original_name {sum_r_reg[31][18]/Q}}
@file 1237: catch {set_db {pin:fir_transpose/sum_r_reg[31][19]/Q} .original_name {sum_r_reg[31][19]/Q}}
@file 1238: catch {set_db {pin:fir_transpose/sum_r_reg[31][20]/Q} .original_name {sum_r_reg[31][20]/Q}}
@file 1239: catch {set_db {pin:fir_transpose/sum_r_reg[31][21]/Q} .original_name {sum_r_reg[31][21]/Q}}
@file 1240: catch {set_db {pin:fir_transpose/sum_r_reg[31][22]/Q} .original_name {sum_r_reg[31][22]/Q}}
@file 1241: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][0]} .original_name {{coefficients_r_reg[0][0]}}}
@file 1242: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][1]} .original_name {{coefficients_r_reg[0][1]}}}
@file 1243: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][2]} .original_name {{coefficients_r_reg[0][2]}}}
@file 1244: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][3]} .original_name {{coefficients_r_reg[0][3]}}}
@file 1245: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][4]} .original_name {{coefficients_r_reg[0][4]}}}
@file 1246: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][5]} .original_name {{coefficients_r_reg[0][5]}}}
@file 1247: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][6]} .original_name {{coefficients_r_reg[0][6]}}}
@file 1248: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][7]} .original_name {{coefficients_r_reg[0][7]}}}
@file 1249: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][8]} .original_name {{coefficients_r_reg[0][8]}}}
@file 1250: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][9]} .original_name {{coefficients_r_reg[0][9]}}}
@file 1251: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][10]} .original_name {{coefficients_r_reg[0][10]}}}
@file 1252: catch {set_db {inst:fir_transpose/coefficients_r_reg[0][11]} .original_name {{coefficients_r_reg[0][11]}}}
@file 1253: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][0]} .original_name {{coefficients_r_reg[1][0]}}}
@file 1254: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][1]} .original_name {{coefficients_r_reg[1][1]}}}
@file 1255: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][2]} .original_name {{coefficients_r_reg[1][2]}}}
@file 1256: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][3]} .original_name {{coefficients_r_reg[1][3]}}}
@file 1257: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][4]} .original_name {{coefficients_r_reg[1][4]}}}
@file 1258: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][5]} .original_name {{coefficients_r_reg[1][5]}}}
@file 1259: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][6]} .original_name {{coefficients_r_reg[1][6]}}}
@file 1260: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][7]} .original_name {{coefficients_r_reg[1][7]}}}
@file 1261: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][8]} .original_name {{coefficients_r_reg[1][8]}}}
@file 1262: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][9]} .original_name {{coefficients_r_reg[1][9]}}}
@file 1263: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][10]} .original_name {{coefficients_r_reg[1][10]}}}
@file 1264: catch {set_db {inst:fir_transpose/coefficients_r_reg[1][11]} .original_name {{coefficients_r_reg[1][11]}}}
@file 1265: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][0]} .original_name {{coefficients_r_reg[2][0]}}}
@file 1266: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][1]} .original_name {{coefficients_r_reg[2][1]}}}
@file 1267: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][2]} .original_name {{coefficients_r_reg[2][2]}}}
@file 1268: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][3]} .original_name {{coefficients_r_reg[2][3]}}}
@file 1269: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][4]} .original_name {{coefficients_r_reg[2][4]}}}
@file 1270: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][5]} .original_name {{coefficients_r_reg[2][5]}}}
@file 1271: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][6]} .original_name {{coefficients_r_reg[2][6]}}}
@file 1272: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][7]} .original_name {{coefficients_r_reg[2][7]}}}
@file 1273: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][8]} .original_name {{coefficients_r_reg[2][8]}}}
@file 1274: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][9]} .original_name {{coefficients_r_reg[2][9]}}}
@file 1275: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][10]} .original_name {{coefficients_r_reg[2][10]}}}
@file 1276: catch {set_db {inst:fir_transpose/coefficients_r_reg[2][11]} .original_name {{coefficients_r_reg[2][11]}}}
@file 1277: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][0]} .original_name {{coefficients_r_reg[3][0]}}}
@file 1278: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][1]} .original_name {{coefficients_r_reg[3][1]}}}
@file 1279: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][2]} .original_name {{coefficients_r_reg[3][2]}}}
@file 1280: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][3]} .original_name {{coefficients_r_reg[3][3]}}}
@file 1281: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][4]} .original_name {{coefficients_r_reg[3][4]}}}
@file 1282: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][5]} .original_name {{coefficients_r_reg[3][5]}}}
@file 1283: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][6]} .original_name {{coefficients_r_reg[3][6]}}}
@file 1284: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][7]} .original_name {{coefficients_r_reg[3][7]}}}
@file 1285: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][8]} .original_name {{coefficients_r_reg[3][8]}}}
@file 1286: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][9]} .original_name {{coefficients_r_reg[3][9]}}}
@file 1287: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][10]} .original_name {{coefficients_r_reg[3][10]}}}
@file 1288: catch {set_db {inst:fir_transpose/coefficients_r_reg[3][11]} .original_name {{coefficients_r_reg[3][11]}}}
@file 1289: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][0]} .original_name {{coefficients_r_reg[4][0]}}}
@file 1290: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][1]} .original_name {{coefficients_r_reg[4][1]}}}
@file 1291: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][2]} .original_name {{coefficients_r_reg[4][2]}}}
@file 1292: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][3]} .original_name {{coefficients_r_reg[4][3]}}}
@file 1293: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][4]} .original_name {{coefficients_r_reg[4][4]}}}
@file 1294: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][5]} .original_name {{coefficients_r_reg[4][5]}}}
@file 1295: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][6]} .original_name {{coefficients_r_reg[4][6]}}}
@file 1296: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][7]} .original_name {{coefficients_r_reg[4][7]}}}
@file 1297: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][8]} .original_name {{coefficients_r_reg[4][8]}}}
@file 1298: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][9]} .original_name {{coefficients_r_reg[4][9]}}}
@file 1299: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][10]} .original_name {{coefficients_r_reg[4][10]}}}
@file 1300: catch {set_db {inst:fir_transpose/coefficients_r_reg[4][11]} .original_name {{coefficients_r_reg[4][11]}}}
@file 1301: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][0]} .original_name {{coefficients_r_reg[5][0]}}}
@file 1302: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][1]} .original_name {{coefficients_r_reg[5][1]}}}
@file 1303: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][2]} .original_name {{coefficients_r_reg[5][2]}}}
@file 1304: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][3]} .original_name {{coefficients_r_reg[5][3]}}}
@file 1305: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][4]} .original_name {{coefficients_r_reg[5][4]}}}
@file 1306: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][5]} .original_name {{coefficients_r_reg[5][5]}}}
@file 1307: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][6]} .original_name {{coefficients_r_reg[5][6]}}}
@file 1308: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][7]} .original_name {{coefficients_r_reg[5][7]}}}
@file 1309: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][8]} .original_name {{coefficients_r_reg[5][8]}}}
@file 1310: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][9]} .original_name {{coefficients_r_reg[5][9]}}}
@file 1311: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][10]} .original_name {{coefficients_r_reg[5][10]}}}
@file 1312: catch {set_db {inst:fir_transpose/coefficients_r_reg[5][11]} .original_name {{coefficients_r_reg[5][11]}}}
@file 1313: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][0]} .original_name {{coefficients_r_reg[6][0]}}}
@file 1314: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][1]} .original_name {{coefficients_r_reg[6][1]}}}
@file 1315: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][2]} .original_name {{coefficients_r_reg[6][2]}}}
@file 1316: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][3]} .original_name {{coefficients_r_reg[6][3]}}}
@file 1317: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][4]} .original_name {{coefficients_r_reg[6][4]}}}
@file 1318: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][5]} .original_name {{coefficients_r_reg[6][5]}}}
@file 1319: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][6]} .original_name {{coefficients_r_reg[6][6]}}}
@file 1320: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][7]} .original_name {{coefficients_r_reg[6][7]}}}
@file 1321: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][8]} .original_name {{coefficients_r_reg[6][8]}}}
@file 1322: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][9]} .original_name {{coefficients_r_reg[6][9]}}}
@file 1323: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][10]} .original_name {{coefficients_r_reg[6][10]}}}
@file 1324: catch {set_db {inst:fir_transpose/coefficients_r_reg[6][11]} .original_name {{coefficients_r_reg[6][11]}}}
@file 1325: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][0]} .original_name {{coefficients_r_reg[7][0]}}}
@file 1326: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][1]} .original_name {{coefficients_r_reg[7][1]}}}
@file 1327: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][2]} .original_name {{coefficients_r_reg[7][2]}}}
@file 1328: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][3]} .original_name {{coefficients_r_reg[7][3]}}}
@file 1329: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][4]} .original_name {{coefficients_r_reg[7][4]}}}
@file 1330: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][5]} .original_name {{coefficients_r_reg[7][5]}}}
@file 1331: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][6]} .original_name {{coefficients_r_reg[7][6]}}}
@file 1332: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][7]} .original_name {{coefficients_r_reg[7][7]}}}
@file 1333: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][8]} .original_name {{coefficients_r_reg[7][8]}}}
@file 1334: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][9]} .original_name {{coefficients_r_reg[7][9]}}}
@file 1335: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][10]} .original_name {{coefficients_r_reg[7][10]}}}
@file 1336: catch {set_db {inst:fir_transpose/coefficients_r_reg[7][11]} .original_name {{coefficients_r_reg[7][11]}}}
@file 1337: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][0]} .original_name {{coefficients_r_reg[8][0]}}}
@file 1338: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][1]} .original_name {{coefficients_r_reg[8][1]}}}
@file 1339: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][2]} .original_name {{coefficients_r_reg[8][2]}}}
@file 1340: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][3]} .original_name {{coefficients_r_reg[8][3]}}}
@file 1341: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][4]} .original_name {{coefficients_r_reg[8][4]}}}
@file 1342: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][5]} .original_name {{coefficients_r_reg[8][5]}}}
@file 1343: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][6]} .original_name {{coefficients_r_reg[8][6]}}}
@file 1344: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][7]} .original_name {{coefficients_r_reg[8][7]}}}
@file 1345: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][8]} .original_name {{coefficients_r_reg[8][8]}}}
@file 1346: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][9]} .original_name {{coefficients_r_reg[8][9]}}}
@file 1347: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][10]} .original_name {{coefficients_r_reg[8][10]}}}
@file 1348: catch {set_db {inst:fir_transpose/coefficients_r_reg[8][11]} .original_name {{coefficients_r_reg[8][11]}}}
@file 1349: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][0]} .original_name {{coefficients_r_reg[9][0]}}}
@file 1350: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][1]} .original_name {{coefficients_r_reg[9][1]}}}
@file 1351: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][2]} .original_name {{coefficients_r_reg[9][2]}}}
@file 1352: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][3]} .original_name {{coefficients_r_reg[9][3]}}}
@file 1353: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][4]} .original_name {{coefficients_r_reg[9][4]}}}
@file 1354: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][5]} .original_name {{coefficients_r_reg[9][5]}}}
@file 1355: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][6]} .original_name {{coefficients_r_reg[9][6]}}}
@file 1356: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][7]} .original_name {{coefficients_r_reg[9][7]}}}
@file 1357: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][8]} .original_name {{coefficients_r_reg[9][8]}}}
@file 1358: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][9]} .original_name {{coefficients_r_reg[9][9]}}}
@file 1359: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][10]} .original_name {{coefficients_r_reg[9][10]}}}
@file 1360: catch {set_db {inst:fir_transpose/coefficients_r_reg[9][11]} .original_name {{coefficients_r_reg[9][11]}}}
@file 1361: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][0]} .original_name {{coefficients_r_reg[10][0]}}}
@file 1362: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][1]} .original_name {{coefficients_r_reg[10][1]}}}
@file 1363: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][2]} .original_name {{coefficients_r_reg[10][2]}}}
@file 1364: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][3]} .original_name {{coefficients_r_reg[10][3]}}}
@file 1365: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][4]} .original_name {{coefficients_r_reg[10][4]}}}
@file 1366: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][5]} .original_name {{coefficients_r_reg[10][5]}}}
@file 1367: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][6]} .original_name {{coefficients_r_reg[10][6]}}}
@file 1368: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][7]} .original_name {{coefficients_r_reg[10][7]}}}
@file 1369: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][8]} .original_name {{coefficients_r_reg[10][8]}}}
@file 1370: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][9]} .original_name {{coefficients_r_reg[10][9]}}}
@file 1371: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][10]} .original_name {{coefficients_r_reg[10][10]}}}
@file 1372: catch {set_db {inst:fir_transpose/coefficients_r_reg[10][11]} .original_name {{coefficients_r_reg[10][11]}}}
@file 1373: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][0]} .original_name {{coefficients_r_reg[11][0]}}}
@file 1374: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][1]} .original_name {{coefficients_r_reg[11][1]}}}
@file 1375: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][2]} .original_name {{coefficients_r_reg[11][2]}}}
@file 1376: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][3]} .original_name {{coefficients_r_reg[11][3]}}}
@file 1377: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][4]} .original_name {{coefficients_r_reg[11][4]}}}
@file 1378: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][5]} .original_name {{coefficients_r_reg[11][5]}}}
@file 1379: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][6]} .original_name {{coefficients_r_reg[11][6]}}}
@file 1380: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][7]} .original_name {{coefficients_r_reg[11][7]}}}
@file 1381: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][8]} .original_name {{coefficients_r_reg[11][8]}}}
@file 1382: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][9]} .original_name {{coefficients_r_reg[11][9]}}}
@file 1383: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][10]} .original_name {{coefficients_r_reg[11][10]}}}
@file 1384: catch {set_db {inst:fir_transpose/coefficients_r_reg[11][11]} .original_name {{coefficients_r_reg[11][11]}}}
@file 1385: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][0]} .original_name {{coefficients_r_reg[12][0]}}}
@file 1386: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][1]} .original_name {{coefficients_r_reg[12][1]}}}
@file 1387: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][2]} .original_name {{coefficients_r_reg[12][2]}}}
@file 1388: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][3]} .original_name {{coefficients_r_reg[12][3]}}}
@file 1389: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][4]} .original_name {{coefficients_r_reg[12][4]}}}
@file 1390: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][5]} .original_name {{coefficients_r_reg[12][5]}}}
@file 1391: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][6]} .original_name {{coefficients_r_reg[12][6]}}}
@file 1392: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][7]} .original_name {{coefficients_r_reg[12][7]}}}
@file 1393: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][8]} .original_name {{coefficients_r_reg[12][8]}}}
@file 1394: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][9]} .original_name {{coefficients_r_reg[12][9]}}}
@file 1395: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][10]} .original_name {{coefficients_r_reg[12][10]}}}
@file 1396: catch {set_db {inst:fir_transpose/coefficients_r_reg[12][11]} .original_name {{coefficients_r_reg[12][11]}}}
@file 1397: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][0]} .original_name {{coefficients_r_reg[13][0]}}}
@file 1398: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][1]} .original_name {{coefficients_r_reg[13][1]}}}
@file 1399: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][2]} .original_name {{coefficients_r_reg[13][2]}}}
@file 1400: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][3]} .original_name {{coefficients_r_reg[13][3]}}}
@file 1401: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][4]} .original_name {{coefficients_r_reg[13][4]}}}
@file 1402: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][5]} .original_name {{coefficients_r_reg[13][5]}}}
@file 1403: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][6]} .original_name {{coefficients_r_reg[13][6]}}}
@file 1404: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][7]} .original_name {{coefficients_r_reg[13][7]}}}
@file 1405: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][8]} .original_name {{coefficients_r_reg[13][8]}}}
@file 1406: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][9]} .original_name {{coefficients_r_reg[13][9]}}}
@file 1407: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][10]} .original_name {{coefficients_r_reg[13][10]}}}
@file 1408: catch {set_db {inst:fir_transpose/coefficients_r_reg[13][11]} .original_name {{coefficients_r_reg[13][11]}}}
@file 1409: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][0]} .original_name {{coefficients_r_reg[14][0]}}}
@file 1410: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][1]} .original_name {{coefficients_r_reg[14][1]}}}
@file 1411: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][2]} .original_name {{coefficients_r_reg[14][2]}}}
@file 1412: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][3]} .original_name {{coefficients_r_reg[14][3]}}}
@file 1413: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][4]} .original_name {{coefficients_r_reg[14][4]}}}
@file 1414: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][5]} .original_name {{coefficients_r_reg[14][5]}}}
@file 1415: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][6]} .original_name {{coefficients_r_reg[14][6]}}}
@file 1416: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][7]} .original_name {{coefficients_r_reg[14][7]}}}
@file 1417: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][8]} .original_name {{coefficients_r_reg[14][8]}}}
@file 1418: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][9]} .original_name {{coefficients_r_reg[14][9]}}}
@file 1419: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][10]} .original_name {{coefficients_r_reg[14][10]}}}
@file 1420: catch {set_db {inst:fir_transpose/coefficients_r_reg[14][11]} .original_name {{coefficients_r_reg[14][11]}}}
@file 1421: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][0]} .original_name {{coefficients_r_reg[15][0]}}}
@file 1422: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][1]} .original_name {{coefficients_r_reg[15][1]}}}
@file 1423: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][2]} .original_name {{coefficients_r_reg[15][2]}}}
@file 1424: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][3]} .original_name {{coefficients_r_reg[15][3]}}}
@file 1425: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][4]} .original_name {{coefficients_r_reg[15][4]}}}
@file 1426: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][5]} .original_name {{coefficients_r_reg[15][5]}}}
@file 1427: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][6]} .original_name {{coefficients_r_reg[15][6]}}}
@file 1428: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][7]} .original_name {{coefficients_r_reg[15][7]}}}
@file 1429: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][8]} .original_name {{coefficients_r_reg[15][8]}}}
@file 1430: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][9]} .original_name {{coefficients_r_reg[15][9]}}}
@file 1431: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][10]} .original_name {{coefficients_r_reg[15][10]}}}
@file 1432: catch {set_db {inst:fir_transpose/coefficients_r_reg[15][11]} .original_name {{coefficients_r_reg[15][11]}}}
@file 1433: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][0]} .original_name {{coefficients_r_reg[16][0]}}}
@file 1434: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][1]} .original_name {{coefficients_r_reg[16][1]}}}
@file 1435: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][2]} .original_name {{coefficients_r_reg[16][2]}}}
@file 1436: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][3]} .original_name {{coefficients_r_reg[16][3]}}}
@file 1437: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][4]} .original_name {{coefficients_r_reg[16][4]}}}
@file 1438: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][5]} .original_name {{coefficients_r_reg[16][5]}}}
@file 1439: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][6]} .original_name {{coefficients_r_reg[16][6]}}}
@file 1440: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][7]} .original_name {{coefficients_r_reg[16][7]}}}
@file 1441: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][8]} .original_name {{coefficients_r_reg[16][8]}}}
@file 1442: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][9]} .original_name {{coefficients_r_reg[16][9]}}}
@file 1443: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][10]} .original_name {{coefficients_r_reg[16][10]}}}
@file 1444: catch {set_db {inst:fir_transpose/coefficients_r_reg[16][11]} .original_name {{coefficients_r_reg[16][11]}}}
@file 1445: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][0]} .original_name {{coefficients_r_reg[17][0]}}}
@file 1446: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][1]} .original_name {{coefficients_r_reg[17][1]}}}
@file 1447: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][2]} .original_name {{coefficients_r_reg[17][2]}}}
@file 1448: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][3]} .original_name {{coefficients_r_reg[17][3]}}}
@file 1449: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][4]} .original_name {{coefficients_r_reg[17][4]}}}
@file 1450: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][5]} .original_name {{coefficients_r_reg[17][5]}}}
@file 1451: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][6]} .original_name {{coefficients_r_reg[17][6]}}}
@file 1452: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][7]} .original_name {{coefficients_r_reg[17][7]}}}
@file 1453: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][8]} .original_name {{coefficients_r_reg[17][8]}}}
@file 1454: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][9]} .original_name {{coefficients_r_reg[17][9]}}}
@file 1455: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][10]} .original_name {{coefficients_r_reg[17][10]}}}
@file 1456: catch {set_db {inst:fir_transpose/coefficients_r_reg[17][11]} .original_name {{coefficients_r_reg[17][11]}}}
@file 1457: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][0]} .original_name {{coefficients_r_reg[18][0]}}}
@file 1458: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][1]} .original_name {{coefficients_r_reg[18][1]}}}
@file 1459: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][2]} .original_name {{coefficients_r_reg[18][2]}}}
@file 1460: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][3]} .original_name {{coefficients_r_reg[18][3]}}}
@file 1461: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][4]} .original_name {{coefficients_r_reg[18][4]}}}
@file 1462: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][5]} .original_name {{coefficients_r_reg[18][5]}}}
@file 1463: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][6]} .original_name {{coefficients_r_reg[18][6]}}}
@file 1464: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][7]} .original_name {{coefficients_r_reg[18][7]}}}
@file 1465: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][8]} .original_name {{coefficients_r_reg[18][8]}}}
@file 1466: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][9]} .original_name {{coefficients_r_reg[18][9]}}}
@file 1467: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][10]} .original_name {{coefficients_r_reg[18][10]}}}
@file 1468: catch {set_db {inst:fir_transpose/coefficients_r_reg[18][11]} .original_name {{coefficients_r_reg[18][11]}}}
@file 1469: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][0]} .original_name {{coefficients_r_reg[19][0]}}}
@file 1470: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][1]} .original_name {{coefficients_r_reg[19][1]}}}
@file 1471: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][2]} .original_name {{coefficients_r_reg[19][2]}}}
@file 1472: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][3]} .original_name {{coefficients_r_reg[19][3]}}}
@file 1473: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][4]} .original_name {{coefficients_r_reg[19][4]}}}
@file 1474: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][5]} .original_name {{coefficients_r_reg[19][5]}}}
@file 1475: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][6]} .original_name {{coefficients_r_reg[19][6]}}}
@file 1476: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][7]} .original_name {{coefficients_r_reg[19][7]}}}
@file 1477: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][8]} .original_name {{coefficients_r_reg[19][8]}}}
@file 1478: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][9]} .original_name {{coefficients_r_reg[19][9]}}}
@file 1479: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][10]} .original_name {{coefficients_r_reg[19][10]}}}
@file 1480: catch {set_db {inst:fir_transpose/coefficients_r_reg[19][11]} .original_name {{coefficients_r_reg[19][11]}}}
@file 1481: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][0]} .original_name {{coefficients_r_reg[20][0]}}}
@file 1482: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][1]} .original_name {{coefficients_r_reg[20][1]}}}
@file 1483: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][2]} .original_name {{coefficients_r_reg[20][2]}}}
@file 1484: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][3]} .original_name {{coefficients_r_reg[20][3]}}}
@file 1485: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][4]} .original_name {{coefficients_r_reg[20][4]}}}
@file 1486: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][5]} .original_name {{coefficients_r_reg[20][5]}}}
@file 1487: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][6]} .original_name {{coefficients_r_reg[20][6]}}}
@file 1488: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][7]} .original_name {{coefficients_r_reg[20][7]}}}
@file 1489: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][8]} .original_name {{coefficients_r_reg[20][8]}}}
@file 1490: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][9]} .original_name {{coefficients_r_reg[20][9]}}}
@file 1491: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][10]} .original_name {{coefficients_r_reg[20][10]}}}
@file 1492: catch {set_db {inst:fir_transpose/coefficients_r_reg[20][11]} .original_name {{coefficients_r_reg[20][11]}}}
@file 1493: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][0]} .original_name {{coefficients_r_reg[21][0]}}}
@file 1494: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][1]} .original_name {{coefficients_r_reg[21][1]}}}
@file 1495: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][2]} .original_name {{coefficients_r_reg[21][2]}}}
@file 1496: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][3]} .original_name {{coefficients_r_reg[21][3]}}}
@file 1497: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][4]} .original_name {{coefficients_r_reg[21][4]}}}
@file 1498: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][5]} .original_name {{coefficients_r_reg[21][5]}}}
@file 1499: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][6]} .original_name {{coefficients_r_reg[21][6]}}}
@file 1500: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][7]} .original_name {{coefficients_r_reg[21][7]}}}
@file 1501: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][8]} .original_name {{coefficients_r_reg[21][8]}}}
@file 1502: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][9]} .original_name {{coefficients_r_reg[21][9]}}}
@file 1503: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][10]} .original_name {{coefficients_r_reg[21][10]}}}
@file 1504: catch {set_db {inst:fir_transpose/coefficients_r_reg[21][11]} .original_name {{coefficients_r_reg[21][11]}}}
@file 1505: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][0]} .original_name {{coefficients_r_reg[22][0]}}}
@file 1506: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][1]} .original_name {{coefficients_r_reg[22][1]}}}
@file 1507: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][2]} .original_name {{coefficients_r_reg[22][2]}}}
@file 1508: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][3]} .original_name {{coefficients_r_reg[22][3]}}}
@file 1509: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][4]} .original_name {{coefficients_r_reg[22][4]}}}
@file 1510: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][5]} .original_name {{coefficients_r_reg[22][5]}}}
@file 1511: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][6]} .original_name {{coefficients_r_reg[22][6]}}}
@file 1512: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][7]} .original_name {{coefficients_r_reg[22][7]}}}
@file 1513: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][8]} .original_name {{coefficients_r_reg[22][8]}}}
@file 1514: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][9]} .original_name {{coefficients_r_reg[22][9]}}}
@file 1515: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][10]} .original_name {{coefficients_r_reg[22][10]}}}
@file 1516: catch {set_db {inst:fir_transpose/coefficients_r_reg[22][11]} .original_name {{coefficients_r_reg[22][11]}}}
@file 1517: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][0]} .original_name {{coefficients_r_reg[23][0]}}}
@file 1518: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][1]} .original_name {{coefficients_r_reg[23][1]}}}
@file 1519: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][2]} .original_name {{coefficients_r_reg[23][2]}}}
@file 1520: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][3]} .original_name {{coefficients_r_reg[23][3]}}}
@file 1521: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][4]} .original_name {{coefficients_r_reg[23][4]}}}
@file 1522: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][5]} .original_name {{coefficients_r_reg[23][5]}}}
@file 1523: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][6]} .original_name {{coefficients_r_reg[23][6]}}}
@file 1524: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][7]} .original_name {{coefficients_r_reg[23][7]}}}
@file 1525: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][8]} .original_name {{coefficients_r_reg[23][8]}}}
@file 1526: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][9]} .original_name {{coefficients_r_reg[23][9]}}}
@file 1527: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][10]} .original_name {{coefficients_r_reg[23][10]}}}
@file 1528: catch {set_db {inst:fir_transpose/coefficients_r_reg[23][11]} .original_name {{coefficients_r_reg[23][11]}}}
@file 1529: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][0]} .original_name {{coefficients_r_reg[24][0]}}}
@file 1530: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][1]} .original_name {{coefficients_r_reg[24][1]}}}
@file 1531: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][2]} .original_name {{coefficients_r_reg[24][2]}}}
@file 1532: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][3]} .original_name {{coefficients_r_reg[24][3]}}}
@file 1533: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][4]} .original_name {{coefficients_r_reg[24][4]}}}
@file 1534: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][5]} .original_name {{coefficients_r_reg[24][5]}}}
@file 1535: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][6]} .original_name {{coefficients_r_reg[24][6]}}}
@file 1536: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][7]} .original_name {{coefficients_r_reg[24][7]}}}
@file 1537: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][8]} .original_name {{coefficients_r_reg[24][8]}}}
@file 1538: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][9]} .original_name {{coefficients_r_reg[24][9]}}}
@file 1539: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][10]} .original_name {{coefficients_r_reg[24][10]}}}
@file 1540: catch {set_db {inst:fir_transpose/coefficients_r_reg[24][11]} .original_name {{coefficients_r_reg[24][11]}}}
@file 1541: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][0]} .original_name {{coefficients_r_reg[25][0]}}}
@file 1542: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][1]} .original_name {{coefficients_r_reg[25][1]}}}
@file 1543: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][2]} .original_name {{coefficients_r_reg[25][2]}}}
@file 1544: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][3]} .original_name {{coefficients_r_reg[25][3]}}}
@file 1545: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][4]} .original_name {{coefficients_r_reg[25][4]}}}
@file 1546: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][5]} .original_name {{coefficients_r_reg[25][5]}}}
@file 1547: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][6]} .original_name {{coefficients_r_reg[25][6]}}}
@file 1548: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][7]} .original_name {{coefficients_r_reg[25][7]}}}
@file 1549: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][8]} .original_name {{coefficients_r_reg[25][8]}}}
@file 1550: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][9]} .original_name {{coefficients_r_reg[25][9]}}}
@file 1551: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][10]} .original_name {{coefficients_r_reg[25][10]}}}
@file 1552: catch {set_db {inst:fir_transpose/coefficients_r_reg[25][11]} .original_name {{coefficients_r_reg[25][11]}}}
@file 1553: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][0]} .original_name {{coefficients_r_reg[26][0]}}}
@file 1554: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][1]} .original_name {{coefficients_r_reg[26][1]}}}
@file 1555: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][2]} .original_name {{coefficients_r_reg[26][2]}}}
@file 1556: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][3]} .original_name {{coefficients_r_reg[26][3]}}}
@file 1557: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][4]} .original_name {{coefficients_r_reg[26][4]}}}
@file 1558: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][5]} .original_name {{coefficients_r_reg[26][5]}}}
@file 1559: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][6]} .original_name {{coefficients_r_reg[26][6]}}}
@file 1560: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][7]} .original_name {{coefficients_r_reg[26][7]}}}
@file 1561: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][8]} .original_name {{coefficients_r_reg[26][8]}}}
@file 1562: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][9]} .original_name {{coefficients_r_reg[26][9]}}}
@file 1563: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][10]} .original_name {{coefficients_r_reg[26][10]}}}
@file 1564: catch {set_db {inst:fir_transpose/coefficients_r_reg[26][11]} .original_name {{coefficients_r_reg[26][11]}}}
@file 1565: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][0]} .original_name {{coefficients_r_reg[27][0]}}}
@file 1566: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][1]} .original_name {{coefficients_r_reg[27][1]}}}
@file 1567: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][2]} .original_name {{coefficients_r_reg[27][2]}}}
@file 1568: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][3]} .original_name {{coefficients_r_reg[27][3]}}}
@file 1569: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][4]} .original_name {{coefficients_r_reg[27][4]}}}
@file 1570: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][5]} .original_name {{coefficients_r_reg[27][5]}}}
@file 1571: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][6]} .original_name {{coefficients_r_reg[27][6]}}}
@file 1572: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][7]} .original_name {{coefficients_r_reg[27][7]}}}
@file 1573: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][8]} .original_name {{coefficients_r_reg[27][8]}}}
@file 1574: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][9]} .original_name {{coefficients_r_reg[27][9]}}}
@file 1575: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][10]} .original_name {{coefficients_r_reg[27][10]}}}
@file 1576: catch {set_db {inst:fir_transpose/coefficients_r_reg[27][11]} .original_name {{coefficients_r_reg[27][11]}}}
@file 1577: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][0]} .original_name {{coefficients_r_reg[28][0]}}}
@file 1578: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][1]} .original_name {{coefficients_r_reg[28][1]}}}
@file 1579: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][2]} .original_name {{coefficients_r_reg[28][2]}}}
@file 1580: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][3]} .original_name {{coefficients_r_reg[28][3]}}}
@file 1581: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][4]} .original_name {{coefficients_r_reg[28][4]}}}
@file 1582: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][5]} .original_name {{coefficients_r_reg[28][5]}}}
@file 1583: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][6]} .original_name {{coefficients_r_reg[28][6]}}}
@file 1584: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][7]} .original_name {{coefficients_r_reg[28][7]}}}
@file 1585: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][8]} .original_name {{coefficients_r_reg[28][8]}}}
@file 1586: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][9]} .original_name {{coefficients_r_reg[28][9]}}}
@file 1587: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][10]} .original_name {{coefficients_r_reg[28][10]}}}
@file 1588: catch {set_db {inst:fir_transpose/coefficients_r_reg[28][11]} .original_name {{coefficients_r_reg[28][11]}}}
@file 1589: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][0]} .original_name {{coefficients_r_reg[29][0]}}}
@file 1590: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][1]} .original_name {{coefficients_r_reg[29][1]}}}
@file 1591: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][2]} .original_name {{coefficients_r_reg[29][2]}}}
@file 1592: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][3]} .original_name {{coefficients_r_reg[29][3]}}}
@file 1593: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][4]} .original_name {{coefficients_r_reg[29][4]}}}
@file 1594: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][5]} .original_name {{coefficients_r_reg[29][5]}}}
@file 1595: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][6]} .original_name {{coefficients_r_reg[29][6]}}}
@file 1596: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][7]} .original_name {{coefficients_r_reg[29][7]}}}
@file 1597: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][8]} .original_name {{coefficients_r_reg[29][8]}}}
@file 1598: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][9]} .original_name {{coefficients_r_reg[29][9]}}}
@file 1599: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][10]} .original_name {{coefficients_r_reg[29][10]}}}
@file 1600: catch {set_db {inst:fir_transpose/coefficients_r_reg[29][11]} .original_name {{coefficients_r_reg[29][11]}}}
@file 1601: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][0]} .original_name {{coefficients_r_reg[30][0]}}}
@file 1602: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][1]} .original_name {{coefficients_r_reg[30][1]}}}
@file 1603: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][2]} .original_name {{coefficients_r_reg[30][2]}}}
@file 1604: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][3]} .original_name {{coefficients_r_reg[30][3]}}}
@file 1605: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][4]} .original_name {{coefficients_r_reg[30][4]}}}
@file 1606: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][5]} .original_name {{coefficients_r_reg[30][5]}}}
@file 1607: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][6]} .original_name {{coefficients_r_reg[30][6]}}}
@file 1608: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][7]} .original_name {{coefficients_r_reg[30][7]}}}
@file 1609: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][8]} .original_name {{coefficients_r_reg[30][8]}}}
@file 1610: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][9]} .original_name {{coefficients_r_reg[30][9]}}}
@file 1611: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][10]} .original_name {{coefficients_r_reg[30][10]}}}
@file 1612: catch {set_db {inst:fir_transpose/coefficients_r_reg[30][11]} .original_name {{coefficients_r_reg[30][11]}}}
@file 1613: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][0]} .original_name {{coefficients_r_reg[31][0]}}}
@file 1614: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][1]} .original_name {{coefficients_r_reg[31][1]}}}
@file 1615: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][2]} .original_name {{coefficients_r_reg[31][2]}}}
@file 1616: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][3]} .original_name {{coefficients_r_reg[31][3]}}}
@file 1617: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][4]} .original_name {{coefficients_r_reg[31][4]}}}
@file 1618: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][5]} .original_name {{coefficients_r_reg[31][5]}}}
@file 1619: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][6]} .original_name {{coefficients_r_reg[31][6]}}}
@file 1620: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][7]} .original_name {{coefficients_r_reg[31][7]}}}
@file 1621: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][8]} .original_name {{coefficients_r_reg[31][8]}}}
@file 1622: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][9]} .original_name {{coefficients_r_reg[31][9]}}}
@file 1623: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][10]} .original_name {{coefficients_r_reg[31][10]}}}
@file 1624: catch {set_db {inst:fir_transpose/coefficients_r_reg[31][11]} .original_name {{coefficients_r_reg[31][11]}}}
@file 1625: catch {set_db {inst:fir_transpose/sum_r_reg[0][1]} .original_name {{sum_r_reg[0][1]}}}
@file 1626: catch {set_db {inst:fir_transpose/sum_r_reg[0][2]} .original_name {{sum_r_reg[0][2]}}}
@file 1627: catch {set_db {inst:fir_transpose/sum_r_reg[0][3]} .original_name {{sum_r_reg[0][3]}}}
@file 1628: catch {set_db {inst:fir_transpose/sum_r_reg[0][4]} .original_name {{sum_r_reg[0][4]}}}
@file 1629: catch {set_db {inst:fir_transpose/sum_r_reg[0][5]} .original_name {{sum_r_reg[0][5]}}}
@file 1630: catch {set_db {inst:fir_transpose/sum_r_reg[0][6]} .original_name {{sum_r_reg[0][6]}}}
@file 1631: catch {set_db {inst:fir_transpose/sum_r_reg[0][7]} .original_name {{sum_r_reg[0][7]}}}
@file 1632: catch {set_db {inst:fir_transpose/sum_r_reg[0][8]} .original_name {{sum_r_reg[0][8]}}}
@file 1633: catch {set_db {inst:fir_transpose/sum_r_reg[0][9]} .original_name {{sum_r_reg[0][9]}}}
@file 1634: catch {set_db {inst:fir_transpose/sum_r_reg[0][10]} .original_name {{sum_r_reg[0][10]}}}
@file 1635: catch {set_db {inst:fir_transpose/sum_r_reg[0][11]} .original_name {{sum_r_reg[0][11]}}}
@file 1636: catch {set_db {inst:fir_transpose/sum_r_reg[0][12]} .original_name {{sum_r_reg[0][12]}}}
@file 1637: catch {set_db {inst:fir_transpose/sum_r_reg[0][13]} .original_name {{sum_r_reg[0][13]}}}
@file 1638: catch {set_db {inst:fir_transpose/sum_r_reg[0][14]} .original_name {{sum_r_reg[0][14]}}}
@file 1639: catch {set_db {inst:fir_transpose/sum_r_reg[0][15]} .original_name {{sum_r_reg[0][15]}}}
@file 1640: catch {set_db {inst:fir_transpose/sum_r_reg[0][16]} .original_name {{sum_r_reg[0][16]}}}
@file 1641: catch {set_db {inst:fir_transpose/sum_r_reg[0][17]} .original_name {{sum_r_reg[0][17]}}}
@file 1642: catch {set_db {inst:fir_transpose/sum_r_reg[0][18]} .original_name {{sum_r_reg[0][18]}}}
@file 1643: catch {set_db {inst:fir_transpose/sum_r_reg[0][19]} .original_name {{sum_r_reg[0][19]}}}
@file 1644: catch {set_db {inst:fir_transpose/sum_r_reg[0][20]} .original_name {{sum_r_reg[0][20]}}}
@file 1645: catch {set_db {inst:fir_transpose/sum_r_reg[0][21]} .original_name {{sum_r_reg[0][21]}}}
@file 1646: catch {set_db {inst:fir_transpose/sum_r_reg[0][22]} .original_name {{sum_r_reg[0][22]}}}
@file 1647: catch {set_db {inst:fir_transpose/din_r_reg[0]} .original_name {{din_r_reg[0]}}}
@file 1648: catch {set_db {inst:fir_transpose/din_r_reg[1]} .original_name {{din_r_reg[1]}}}
@file 1649: catch {set_db {inst:fir_transpose/din_r_reg[2]} .original_name {{din_r_reg[2]}}}
@file 1650: catch {set_db {inst:fir_transpose/din_r_reg[3]} .original_name {{din_r_reg[3]}}}
@file 1651: catch {set_db {inst:fir_transpose/din_r_reg[4]} .original_name {{din_r_reg[4]}}}
@file 1652: catch {set_db {inst:fir_transpose/din_r_reg[5]} .original_name {{din_r_reg[5]}}}
@file 1653: catch {set_db {inst:fir_transpose/din_r_reg[6]} .original_name {{din_r_reg[6]}}}
@file 1654: catch {set_db {inst:fir_transpose/din_r_reg[7]} .original_name {{din_r_reg[7]}}}
@file 1655: catch {set_db {inst:fir_transpose/din_r_reg[8]} .original_name {{din_r_reg[8]}}}
@file 1656: catch {set_db {inst:fir_transpose/din_r_reg[9]} .original_name {{din_r_reg[9]}}}
@file 1657: catch {set_db {inst:fir_transpose/din_r_reg[10]} .original_name {{din_r_reg[10]}}}
@file 1658: catch {set_db {inst:fir_transpose/din_r_reg[11]} .original_name {{din_r_reg[11]}}}
@file 1659: catch {set_db {inst:fir_transpose/read_value_reg[0]} .original_name {{read_value_reg[0]}}}
@file 1660: catch {set_db {inst:fir_transpose/read_value_reg[1]} .original_name {{read_value_reg[1]}}}
@file 1661: catch {set_db {inst:fir_transpose/read_value_reg[2]} .original_name {{read_value_reg[2]}}}
@file 1662: catch {set_db {inst:fir_transpose/read_value_reg[3]} .original_name {{read_value_reg[3]}}}
@file 1663: catch {set_db {inst:fir_transpose/read_value_reg[4]} .original_name {{read_value_reg[4]}}}
@file 1664: catch {set_db {inst:fir_transpose/read_value_reg[5]} .original_name {{read_value_reg[5]}}}
@file 1665: catch {set_db {inst:fir_transpose/read_value_reg[6]} .original_name {{read_value_reg[6]}}}
@file 1666: catch {set_db {inst:fir_transpose/read_value_reg[7]} .original_name {{read_value_reg[7]}}}
@file 1667: catch {set_db {inst:fir_transpose/read_value_reg[8]} .original_name {{read_value_reg[8]}}}
@file 1668: catch {set_db {inst:fir_transpose/read_value_reg[9]} .original_name {{read_value_reg[9]}}}
@file 1669: catch {set_db {inst:fir_transpose/read_value_reg[10]} .original_name {{read_value_reg[10]}}}
@file 1670: catch {set_db {inst:fir_transpose/read_value_reg[11]} .original_name {{read_value_reg[11]}}}
@file 1671: catch {set_db {inst:fir_transpose/sum_r_reg[0][0]} .original_name {{sum_r_reg[0][0]}}}
@file 1672: catch {set_db {inst:fir_transpose/sum_r_reg[1][0]} .original_name {{sum_r_reg[1][0]}}}
@file 1673: catch {set_db {inst:fir_transpose/sum_r_reg[1][1]} .original_name {{sum_r_reg[1][1]}}}
@file 1674: catch {set_db {inst:fir_transpose/sum_r_reg[1][2]} .original_name {{sum_r_reg[1][2]}}}
@file 1675: catch {set_db {inst:fir_transpose/sum_r_reg[1][3]} .original_name {{sum_r_reg[1][3]}}}
@file 1676: catch {set_db {inst:fir_transpose/sum_r_reg[1][4]} .original_name {{sum_r_reg[1][4]}}}
@file 1677: catch {set_db {inst:fir_transpose/sum_r_reg[1][5]} .original_name {{sum_r_reg[1][5]}}}
@file 1678: catch {set_db {inst:fir_transpose/sum_r_reg[1][6]} .original_name {{sum_r_reg[1][6]}}}
@file 1679: catch {set_db {inst:fir_transpose/sum_r_reg[1][7]} .original_name {{sum_r_reg[1][7]}}}
@file 1680: catch {set_db {inst:fir_transpose/sum_r_reg[1][8]} .original_name {{sum_r_reg[1][8]}}}
@file 1681: catch {set_db {inst:fir_transpose/sum_r_reg[1][9]} .original_name {{sum_r_reg[1][9]}}}
@file 1682: catch {set_db {inst:fir_transpose/sum_r_reg[1][10]} .original_name {{sum_r_reg[1][10]}}}
@file 1683: catch {set_db {inst:fir_transpose/sum_r_reg[1][11]} .original_name {{sum_r_reg[1][11]}}}
@file 1684: catch {set_db {inst:fir_transpose/sum_r_reg[1][12]} .original_name {{sum_r_reg[1][12]}}}
@file 1685: catch {set_db {inst:fir_transpose/sum_r_reg[1][13]} .original_name {{sum_r_reg[1][13]}}}
@file 1686: catch {set_db {inst:fir_transpose/sum_r_reg[1][14]} .original_name {{sum_r_reg[1][14]}}}
@file 1687: catch {set_db {inst:fir_transpose/sum_r_reg[1][15]} .original_name {{sum_r_reg[1][15]}}}
@file 1688: catch {set_db {inst:fir_transpose/sum_r_reg[1][16]} .original_name {{sum_r_reg[1][16]}}}
@file 1689: catch {set_db {inst:fir_transpose/sum_r_reg[1][17]} .original_name {{sum_r_reg[1][17]}}}
@file 1690: catch {set_db {inst:fir_transpose/sum_r_reg[1][18]} .original_name {{sum_r_reg[1][18]}}}
@file 1691: catch {set_db {inst:fir_transpose/sum_r_reg[1][19]} .original_name {{sum_r_reg[1][19]}}}
@file 1692: catch {set_db {inst:fir_transpose/sum_r_reg[1][20]} .original_name {{sum_r_reg[1][20]}}}
@file 1693: catch {set_db {inst:fir_transpose/sum_r_reg[1][21]} .original_name {{sum_r_reg[1][21]}}}
@file 1694: catch {set_db {inst:fir_transpose/sum_r_reg[1][22]} .original_name {{sum_r_reg[1][22]}}}
@file 1695: catch {set_db {inst:fir_transpose/sum_r_reg[2][0]} .original_name {{sum_r_reg[2][0]}}}
@file 1696: catch {set_db {inst:fir_transpose/sum_r_reg[2][1]} .original_name {{sum_r_reg[2][1]}}}
@file 1697: catch {set_db {inst:fir_transpose/sum_r_reg[2][2]} .original_name {{sum_r_reg[2][2]}}}
@file 1698: catch {set_db {inst:fir_transpose/sum_r_reg[2][3]} .original_name {{sum_r_reg[2][3]}}}
@file 1699: catch {set_db {inst:fir_transpose/sum_r_reg[2][4]} .original_name {{sum_r_reg[2][4]}}}
@file 1700: catch {set_db {inst:fir_transpose/sum_r_reg[2][5]} .original_name {{sum_r_reg[2][5]}}}
@file 1701: catch {set_db {inst:fir_transpose/sum_r_reg[2][6]} .original_name {{sum_r_reg[2][6]}}}
@file 1702: catch {set_db {inst:fir_transpose/sum_r_reg[2][7]} .original_name {{sum_r_reg[2][7]}}}
@file 1703: catch {set_db {inst:fir_transpose/sum_r_reg[2][8]} .original_name {{sum_r_reg[2][8]}}}
@file 1704: catch {set_db {inst:fir_transpose/sum_r_reg[2][9]} .original_name {{sum_r_reg[2][9]}}}
@file 1705: catch {set_db {inst:fir_transpose/sum_r_reg[2][10]} .original_name {{sum_r_reg[2][10]}}}
@file 1706: catch {set_db {inst:fir_transpose/sum_r_reg[2][11]} .original_name {{sum_r_reg[2][11]}}}
@file 1707: catch {set_db {inst:fir_transpose/sum_r_reg[2][12]} .original_name {{sum_r_reg[2][12]}}}
@file 1708: catch {set_db {inst:fir_transpose/sum_r_reg[2][13]} .original_name {{sum_r_reg[2][13]}}}
@file 1709: catch {set_db {inst:fir_transpose/sum_r_reg[2][14]} .original_name {{sum_r_reg[2][14]}}}
@file 1710: catch {set_db {inst:fir_transpose/sum_r_reg[2][15]} .original_name {{sum_r_reg[2][15]}}}
@file 1711: catch {set_db {inst:fir_transpose/sum_r_reg[2][16]} .original_name {{sum_r_reg[2][16]}}}
@file 1712: catch {set_db {inst:fir_transpose/sum_r_reg[2][17]} .original_name {{sum_r_reg[2][17]}}}
@file 1713: catch {set_db {inst:fir_transpose/sum_r_reg[2][18]} .original_name {{sum_r_reg[2][18]}}}
@file 1714: catch {set_db {inst:fir_transpose/sum_r_reg[2][19]} .original_name {{sum_r_reg[2][19]}}}
@file 1715: catch {set_db {inst:fir_transpose/sum_r_reg[2][20]} .original_name {{sum_r_reg[2][20]}}}
@file 1716: catch {set_db {inst:fir_transpose/sum_r_reg[2][21]} .original_name {{sum_r_reg[2][21]}}}
@file 1717: catch {set_db {inst:fir_transpose/sum_r_reg[2][22]} .original_name {{sum_r_reg[2][22]}}}
@file 1718: catch {set_db {inst:fir_transpose/sum_r_reg[3][0]} .original_name {{sum_r_reg[3][0]}}}
@file 1719: catch {set_db {inst:fir_transpose/sum_r_reg[3][1]} .original_name {{sum_r_reg[3][1]}}}
@file 1720: catch {set_db {inst:fir_transpose/sum_r_reg[3][2]} .original_name {{sum_r_reg[3][2]}}}
@file 1721: catch {set_db {inst:fir_transpose/sum_r_reg[3][3]} .original_name {{sum_r_reg[3][3]}}}
@file 1722: catch {set_db {inst:fir_transpose/sum_r_reg[3][4]} .original_name {{sum_r_reg[3][4]}}}
@file 1723: catch {set_db {inst:fir_transpose/sum_r_reg[3][5]} .original_name {{sum_r_reg[3][5]}}}
@file 1724: catch {set_db {inst:fir_transpose/sum_r_reg[3][6]} .original_name {{sum_r_reg[3][6]}}}
@file 1725: catch {set_db {inst:fir_transpose/sum_r_reg[3][7]} .original_name {{sum_r_reg[3][7]}}}
@file 1726: catch {set_db {inst:fir_transpose/sum_r_reg[3][8]} .original_name {{sum_r_reg[3][8]}}}
@file 1727: catch {set_db {inst:fir_transpose/sum_r_reg[3][9]} .original_name {{sum_r_reg[3][9]}}}
@file 1728: catch {set_db {inst:fir_transpose/sum_r_reg[3][10]} .original_name {{sum_r_reg[3][10]}}}
@file 1729: catch {set_db {inst:fir_transpose/sum_r_reg[3][11]} .original_name {{sum_r_reg[3][11]}}}
@file 1730: catch {set_db {inst:fir_transpose/sum_r_reg[3][12]} .original_name {{sum_r_reg[3][12]}}}
@file 1731: catch {set_db {inst:fir_transpose/sum_r_reg[3][13]} .original_name {{sum_r_reg[3][13]}}}
@file 1732: catch {set_db {inst:fir_transpose/sum_r_reg[3][14]} .original_name {{sum_r_reg[3][14]}}}
@file 1733: catch {set_db {inst:fir_transpose/sum_r_reg[3][15]} .original_name {{sum_r_reg[3][15]}}}
@file 1734: catch {set_db {inst:fir_transpose/sum_r_reg[3][16]} .original_name {{sum_r_reg[3][16]}}}
@file 1735: catch {set_db {inst:fir_transpose/sum_r_reg[3][17]} .original_name {{sum_r_reg[3][17]}}}
@file 1736: catch {set_db {inst:fir_transpose/sum_r_reg[3][18]} .original_name {{sum_r_reg[3][18]}}}
@file 1737: catch {set_db {inst:fir_transpose/sum_r_reg[3][19]} .original_name {{sum_r_reg[3][19]}}}
@file 1738: catch {set_db {inst:fir_transpose/sum_r_reg[3][20]} .original_name {{sum_r_reg[3][20]}}}
@file 1739: catch {set_db {inst:fir_transpose/sum_r_reg[3][21]} .original_name {{sum_r_reg[3][21]}}}
@file 1740: catch {set_db {inst:fir_transpose/sum_r_reg[3][22]} .original_name {{sum_r_reg[3][22]}}}
@file 1741: catch {set_db {inst:fir_transpose/sum_r_reg[4][0]} .original_name {{sum_r_reg[4][0]}}}
@file 1742: catch {set_db {inst:fir_transpose/sum_r_reg[4][1]} .original_name {{sum_r_reg[4][1]}}}
@file 1743: catch {set_db {inst:fir_transpose/sum_r_reg[4][2]} .original_name {{sum_r_reg[4][2]}}}
@file 1744: catch {set_db {inst:fir_transpose/sum_r_reg[4][3]} .original_name {{sum_r_reg[4][3]}}}
@file 1745: catch {set_db {inst:fir_transpose/sum_r_reg[4][4]} .original_name {{sum_r_reg[4][4]}}}
@file 1746: catch {set_db {inst:fir_transpose/sum_r_reg[4][5]} .original_name {{sum_r_reg[4][5]}}}
@file 1747: catch {set_db {inst:fir_transpose/sum_r_reg[4][6]} .original_name {{sum_r_reg[4][6]}}}
@file 1748: catch {set_db {inst:fir_transpose/sum_r_reg[4][7]} .original_name {{sum_r_reg[4][7]}}}
@file 1749: catch {set_db {inst:fir_transpose/sum_r_reg[4][8]} .original_name {{sum_r_reg[4][8]}}}
@file 1750: catch {set_db {inst:fir_transpose/sum_r_reg[4][9]} .original_name {{sum_r_reg[4][9]}}}
@file 1751: catch {set_db {inst:fir_transpose/sum_r_reg[4][10]} .original_name {{sum_r_reg[4][10]}}}
@file 1752: catch {set_db {inst:fir_transpose/sum_r_reg[4][11]} .original_name {{sum_r_reg[4][11]}}}
@file 1753: catch {set_db {inst:fir_transpose/sum_r_reg[4][12]} .original_name {{sum_r_reg[4][12]}}}
@file 1754: catch {set_db {inst:fir_transpose/sum_r_reg[4][13]} .original_name {{sum_r_reg[4][13]}}}
@file 1755: catch {set_db {inst:fir_transpose/sum_r_reg[4][14]} .original_name {{sum_r_reg[4][14]}}}
@file 1756: catch {set_db {inst:fir_transpose/sum_r_reg[4][15]} .original_name {{sum_r_reg[4][15]}}}
@file 1757: catch {set_db {inst:fir_transpose/sum_r_reg[4][16]} .original_name {{sum_r_reg[4][16]}}}
@file 1758: catch {set_db {inst:fir_transpose/sum_r_reg[4][17]} .original_name {{sum_r_reg[4][17]}}}
@file 1759: catch {set_db {inst:fir_transpose/sum_r_reg[4][18]} .original_name {{sum_r_reg[4][18]}}}
@file 1760: catch {set_db {inst:fir_transpose/sum_r_reg[4][19]} .original_name {{sum_r_reg[4][19]}}}
@file 1761: catch {set_db {inst:fir_transpose/sum_r_reg[4][20]} .original_name {{sum_r_reg[4][20]}}}
@file 1762: catch {set_db {inst:fir_transpose/sum_r_reg[4][21]} .original_name {{sum_r_reg[4][21]}}}
@file 1763: catch {set_db {inst:fir_transpose/sum_r_reg[4][22]} .original_name {{sum_r_reg[4][22]}}}
@file 1764: catch {set_db {inst:fir_transpose/sum_r_reg[5][0]} .original_name {{sum_r_reg[5][0]}}}
@file 1765: catch {set_db {inst:fir_transpose/sum_r_reg[5][1]} .original_name {{sum_r_reg[5][1]}}}
@file 1766: catch {set_db {inst:fir_transpose/sum_r_reg[5][2]} .original_name {{sum_r_reg[5][2]}}}
@file 1767: catch {set_db {inst:fir_transpose/sum_r_reg[5][3]} .original_name {{sum_r_reg[5][3]}}}
@file 1768: catch {set_db {inst:fir_transpose/sum_r_reg[5][4]} .original_name {{sum_r_reg[5][4]}}}
@file 1769: catch {set_db {inst:fir_transpose/sum_r_reg[5][5]} .original_name {{sum_r_reg[5][5]}}}
@file 1770: catch {set_db {inst:fir_transpose/sum_r_reg[5][6]} .original_name {{sum_r_reg[5][6]}}}
@file 1771: catch {set_db {inst:fir_transpose/sum_r_reg[5][7]} .original_name {{sum_r_reg[5][7]}}}
@file 1772: catch {set_db {inst:fir_transpose/sum_r_reg[5][8]} .original_name {{sum_r_reg[5][8]}}}
@file 1773: catch {set_db {inst:fir_transpose/sum_r_reg[5][9]} .original_name {{sum_r_reg[5][9]}}}
@file 1774: catch {set_db {inst:fir_transpose/sum_r_reg[5][10]} .original_name {{sum_r_reg[5][10]}}}
@file 1775: catch {set_db {inst:fir_transpose/sum_r_reg[5][11]} .original_name {{sum_r_reg[5][11]}}}
@file 1776: catch {set_db {inst:fir_transpose/sum_r_reg[5][12]} .original_name {{sum_r_reg[5][12]}}}
@file 1777: catch {set_db {inst:fir_transpose/sum_r_reg[5][13]} .original_name {{sum_r_reg[5][13]}}}
@file 1778: catch {set_db {inst:fir_transpose/sum_r_reg[5][14]} .original_name {{sum_r_reg[5][14]}}}
@file 1779: catch {set_db {inst:fir_transpose/sum_r_reg[5][15]} .original_name {{sum_r_reg[5][15]}}}
@file 1780: catch {set_db {inst:fir_transpose/sum_r_reg[5][16]} .original_name {{sum_r_reg[5][16]}}}
@file 1781: catch {set_db {inst:fir_transpose/sum_r_reg[5][17]} .original_name {{sum_r_reg[5][17]}}}
@file 1782: catch {set_db {inst:fir_transpose/sum_r_reg[5][18]} .original_name {{sum_r_reg[5][18]}}}
@file 1783: catch {set_db {inst:fir_transpose/sum_r_reg[5][19]} .original_name {{sum_r_reg[5][19]}}}
@file 1784: catch {set_db {inst:fir_transpose/sum_r_reg[5][20]} .original_name {{sum_r_reg[5][20]}}}
@file 1785: catch {set_db {inst:fir_transpose/sum_r_reg[5][21]} .original_name {{sum_r_reg[5][21]}}}
@file 1786: catch {set_db {inst:fir_transpose/sum_r_reg[5][22]} .original_name {{sum_r_reg[5][22]}}}
@file 1787: catch {set_db {inst:fir_transpose/sum_r_reg[6][0]} .original_name {{sum_r_reg[6][0]}}}
@file 1788: catch {set_db {inst:fir_transpose/sum_r_reg[6][1]} .original_name {{sum_r_reg[6][1]}}}
@file 1789: catch {set_db {inst:fir_transpose/sum_r_reg[6][2]} .original_name {{sum_r_reg[6][2]}}}
@file 1790: catch {set_db {inst:fir_transpose/sum_r_reg[6][3]} .original_name {{sum_r_reg[6][3]}}}
@file 1791: catch {set_db {inst:fir_transpose/sum_r_reg[6][4]} .original_name {{sum_r_reg[6][4]}}}
@file 1792: catch {set_db {inst:fir_transpose/sum_r_reg[6][5]} .original_name {{sum_r_reg[6][5]}}}
@file 1793: catch {set_db {inst:fir_transpose/sum_r_reg[6][6]} .original_name {{sum_r_reg[6][6]}}}
@file 1794: catch {set_db {inst:fir_transpose/sum_r_reg[6][7]} .original_name {{sum_r_reg[6][7]}}}
@file 1795: catch {set_db {inst:fir_transpose/sum_r_reg[6][8]} .original_name {{sum_r_reg[6][8]}}}
@file 1796: catch {set_db {inst:fir_transpose/sum_r_reg[6][9]} .original_name {{sum_r_reg[6][9]}}}
@file 1797: catch {set_db {inst:fir_transpose/sum_r_reg[6][10]} .original_name {{sum_r_reg[6][10]}}}
@file 1798: catch {set_db {inst:fir_transpose/sum_r_reg[6][11]} .original_name {{sum_r_reg[6][11]}}}
@file 1799: catch {set_db {inst:fir_transpose/sum_r_reg[6][12]} .original_name {{sum_r_reg[6][12]}}}
@file 1800: catch {set_db {inst:fir_transpose/sum_r_reg[6][13]} .original_name {{sum_r_reg[6][13]}}}
@file 1801: catch {set_db {inst:fir_transpose/sum_r_reg[6][14]} .original_name {{sum_r_reg[6][14]}}}
@file 1802: catch {set_db {inst:fir_transpose/sum_r_reg[6][15]} .original_name {{sum_r_reg[6][15]}}}
@file 1803: catch {set_db {inst:fir_transpose/sum_r_reg[6][16]} .original_name {{sum_r_reg[6][16]}}}
@file 1804: catch {set_db {inst:fir_transpose/sum_r_reg[6][17]} .original_name {{sum_r_reg[6][17]}}}
@file 1805: catch {set_db {inst:fir_transpose/sum_r_reg[6][18]} .original_name {{sum_r_reg[6][18]}}}
@file 1806: catch {set_db {inst:fir_transpose/sum_r_reg[6][19]} .original_name {{sum_r_reg[6][19]}}}
@file 1807: catch {set_db {inst:fir_transpose/sum_r_reg[6][20]} .original_name {{sum_r_reg[6][20]}}}
@file 1808: catch {set_db {inst:fir_transpose/sum_r_reg[6][21]} .original_name {{sum_r_reg[6][21]}}}
@file 1809: catch {set_db {inst:fir_transpose/sum_r_reg[6][22]} .original_name {{sum_r_reg[6][22]}}}
@file 1810: catch {set_db {inst:fir_transpose/sum_r_reg[7][0]} .original_name {{sum_r_reg[7][0]}}}
@file 1811: catch {set_db {inst:fir_transpose/sum_r_reg[7][1]} .original_name {{sum_r_reg[7][1]}}}
@file 1812: catch {set_db {inst:fir_transpose/sum_r_reg[7][2]} .original_name {{sum_r_reg[7][2]}}}
@file 1813: catch {set_db {inst:fir_transpose/sum_r_reg[7][3]} .original_name {{sum_r_reg[7][3]}}}
@file 1814: catch {set_db {inst:fir_transpose/sum_r_reg[7][4]} .original_name {{sum_r_reg[7][4]}}}
@file 1815: catch {set_db {inst:fir_transpose/sum_r_reg[7][5]} .original_name {{sum_r_reg[7][5]}}}
@file 1816: catch {set_db {inst:fir_transpose/sum_r_reg[7][6]} .original_name {{sum_r_reg[7][6]}}}
@file 1817: catch {set_db {inst:fir_transpose/sum_r_reg[7][7]} .original_name {{sum_r_reg[7][7]}}}
@file 1818: catch {set_db {inst:fir_transpose/sum_r_reg[7][8]} .original_name {{sum_r_reg[7][8]}}}
@file 1819: catch {set_db {inst:fir_transpose/sum_r_reg[7][9]} .original_name {{sum_r_reg[7][9]}}}
@file 1820: catch {set_db {inst:fir_transpose/sum_r_reg[7][10]} .original_name {{sum_r_reg[7][10]}}}
@file 1821: catch {set_db {inst:fir_transpose/sum_r_reg[7][11]} .original_name {{sum_r_reg[7][11]}}}
@file 1822: catch {set_db {inst:fir_transpose/sum_r_reg[7][12]} .original_name {{sum_r_reg[7][12]}}}
@file 1823: catch {set_db {inst:fir_transpose/sum_r_reg[7][13]} .original_name {{sum_r_reg[7][13]}}}
@file 1824: catch {set_db {inst:fir_transpose/sum_r_reg[7][14]} .original_name {{sum_r_reg[7][14]}}}
@file 1825: catch {set_db {inst:fir_transpose/sum_r_reg[7][15]} .original_name {{sum_r_reg[7][15]}}}
@file 1826: catch {set_db {inst:fir_transpose/sum_r_reg[7][16]} .original_name {{sum_r_reg[7][16]}}}
@file 1827: catch {set_db {inst:fir_transpose/sum_r_reg[7][17]} .original_name {{sum_r_reg[7][17]}}}
@file 1828: catch {set_db {inst:fir_transpose/sum_r_reg[7][18]} .original_name {{sum_r_reg[7][18]}}}
@file 1829: catch {set_db {inst:fir_transpose/sum_r_reg[7][19]} .original_name {{sum_r_reg[7][19]}}}
@file 1830: catch {set_db {inst:fir_transpose/sum_r_reg[7][20]} .original_name {{sum_r_reg[7][20]}}}
@file 1831: catch {set_db {inst:fir_transpose/sum_r_reg[7][21]} .original_name {{sum_r_reg[7][21]}}}
@file 1832: catch {set_db {inst:fir_transpose/sum_r_reg[7][22]} .original_name {{sum_r_reg[7][22]}}}
@file 1833: catch {set_db {inst:fir_transpose/sum_r_reg[8][0]} .original_name {{sum_r_reg[8][0]}}}
@file 1834: catch {set_db {inst:fir_transpose/sum_r_reg[8][1]} .original_name {{sum_r_reg[8][1]}}}
@file 1835: catch {set_db {inst:fir_transpose/sum_r_reg[8][2]} .original_name {{sum_r_reg[8][2]}}}
@file 1836: catch {set_db {inst:fir_transpose/sum_r_reg[8][3]} .original_name {{sum_r_reg[8][3]}}}
@file 1837: catch {set_db {inst:fir_transpose/sum_r_reg[8][4]} .original_name {{sum_r_reg[8][4]}}}
@file 1838: catch {set_db {inst:fir_transpose/sum_r_reg[8][5]} .original_name {{sum_r_reg[8][5]}}}
@file 1839: catch {set_db {inst:fir_transpose/sum_r_reg[8][6]} .original_name {{sum_r_reg[8][6]}}}
@file 1840: catch {set_db {inst:fir_transpose/sum_r_reg[8][7]} .original_name {{sum_r_reg[8][7]}}}
@file 1841: catch {set_db {inst:fir_transpose/sum_r_reg[8][8]} .original_name {{sum_r_reg[8][8]}}}
@file 1842: catch {set_db {inst:fir_transpose/sum_r_reg[8][9]} .original_name {{sum_r_reg[8][9]}}}
@file 1843: catch {set_db {inst:fir_transpose/sum_r_reg[8][10]} .original_name {{sum_r_reg[8][10]}}}
@file 1844: catch {set_db {inst:fir_transpose/sum_r_reg[8][11]} .original_name {{sum_r_reg[8][11]}}}
@file 1845: catch {set_db {inst:fir_transpose/sum_r_reg[8][12]} .original_name {{sum_r_reg[8][12]}}}
@file 1846: catch {set_db {inst:fir_transpose/sum_r_reg[8][13]} .original_name {{sum_r_reg[8][13]}}}
@file 1847: catch {set_db {inst:fir_transpose/sum_r_reg[8][14]} .original_name {{sum_r_reg[8][14]}}}
@file 1848: catch {set_db {inst:fir_transpose/sum_r_reg[8][15]} .original_name {{sum_r_reg[8][15]}}}
@file 1849: catch {set_db {inst:fir_transpose/sum_r_reg[8][16]} .original_name {{sum_r_reg[8][16]}}}
@file 1850: catch {set_db {inst:fir_transpose/sum_r_reg[8][17]} .original_name {{sum_r_reg[8][17]}}}
@file 1851: catch {set_db {inst:fir_transpose/sum_r_reg[8][18]} .original_name {{sum_r_reg[8][18]}}}
@file 1852: catch {set_db {inst:fir_transpose/sum_r_reg[8][19]} .original_name {{sum_r_reg[8][19]}}}
@file 1853: catch {set_db {inst:fir_transpose/sum_r_reg[8][20]} .original_name {{sum_r_reg[8][20]}}}
@file 1854: catch {set_db {inst:fir_transpose/sum_r_reg[8][21]} .original_name {{sum_r_reg[8][21]}}}
@file 1855: catch {set_db {inst:fir_transpose/sum_r_reg[8][22]} .original_name {{sum_r_reg[8][22]}}}
@file 1856: catch {set_db {inst:fir_transpose/sum_r_reg[9][0]} .original_name {{sum_r_reg[9][0]}}}
@file 1857: catch {set_db {inst:fir_transpose/sum_r_reg[9][1]} .original_name {{sum_r_reg[9][1]}}}
@file 1858: catch {set_db {inst:fir_transpose/sum_r_reg[9][2]} .original_name {{sum_r_reg[9][2]}}}
@file 1859: catch {set_db {inst:fir_transpose/sum_r_reg[9][3]} .original_name {{sum_r_reg[9][3]}}}
@file 1860: catch {set_db {inst:fir_transpose/sum_r_reg[9][4]} .original_name {{sum_r_reg[9][4]}}}
@file 1861: catch {set_db {inst:fir_transpose/sum_r_reg[9][5]} .original_name {{sum_r_reg[9][5]}}}
@file 1862: catch {set_db {inst:fir_transpose/sum_r_reg[9][6]} .original_name {{sum_r_reg[9][6]}}}
@file 1863: catch {set_db {inst:fir_transpose/sum_r_reg[9][7]} .original_name {{sum_r_reg[9][7]}}}
@file 1864: catch {set_db {inst:fir_transpose/sum_r_reg[9][8]} .original_name {{sum_r_reg[9][8]}}}
@file 1865: catch {set_db {inst:fir_transpose/sum_r_reg[9][9]} .original_name {{sum_r_reg[9][9]}}}
@file 1866: catch {set_db {inst:fir_transpose/sum_r_reg[9][10]} .original_name {{sum_r_reg[9][10]}}}
@file 1867: catch {set_db {inst:fir_transpose/sum_r_reg[9][11]} .original_name {{sum_r_reg[9][11]}}}
@file 1868: catch {set_db {inst:fir_transpose/sum_r_reg[9][12]} .original_name {{sum_r_reg[9][12]}}}
@file 1869: catch {set_db {inst:fir_transpose/sum_r_reg[9][13]} .original_name {{sum_r_reg[9][13]}}}
@file 1870: catch {set_db {inst:fir_transpose/sum_r_reg[9][14]} .original_name {{sum_r_reg[9][14]}}}
@file 1871: catch {set_db {inst:fir_transpose/sum_r_reg[9][15]} .original_name {{sum_r_reg[9][15]}}}
@file 1872: catch {set_db {inst:fir_transpose/sum_r_reg[9][16]} .original_name {{sum_r_reg[9][16]}}}
@file 1873: catch {set_db {inst:fir_transpose/sum_r_reg[9][17]} .original_name {{sum_r_reg[9][17]}}}
@file 1874: catch {set_db {inst:fir_transpose/sum_r_reg[9][18]} .original_name {{sum_r_reg[9][18]}}}
@file 1875: catch {set_db {inst:fir_transpose/sum_r_reg[9][19]} .original_name {{sum_r_reg[9][19]}}}
@file 1876: catch {set_db {inst:fir_transpose/sum_r_reg[9][20]} .original_name {{sum_r_reg[9][20]}}}
@file 1877: catch {set_db {inst:fir_transpose/sum_r_reg[9][21]} .original_name {{sum_r_reg[9][21]}}}
@file 1878: catch {set_db {inst:fir_transpose/sum_r_reg[9][22]} .original_name {{sum_r_reg[9][22]}}}
@file 1879: catch {set_db {inst:fir_transpose/sum_r_reg[10][0]} .original_name {{sum_r_reg[10][0]}}}
@file 1880: catch {set_db {inst:fir_transpose/sum_r_reg[10][1]} .original_name {{sum_r_reg[10][1]}}}
@file 1881: catch {set_db {inst:fir_transpose/sum_r_reg[10][2]} .original_name {{sum_r_reg[10][2]}}}
@file 1882: catch {set_db {inst:fir_transpose/sum_r_reg[10][3]} .original_name {{sum_r_reg[10][3]}}}
@file 1883: catch {set_db {inst:fir_transpose/sum_r_reg[10][4]} .original_name {{sum_r_reg[10][4]}}}
@file 1884: catch {set_db {inst:fir_transpose/sum_r_reg[10][5]} .original_name {{sum_r_reg[10][5]}}}
@file 1885: catch {set_db {inst:fir_transpose/sum_r_reg[10][6]} .original_name {{sum_r_reg[10][6]}}}
@file 1886: catch {set_db {inst:fir_transpose/sum_r_reg[10][7]} .original_name {{sum_r_reg[10][7]}}}
@file 1887: catch {set_db {inst:fir_transpose/sum_r_reg[10][8]} .original_name {{sum_r_reg[10][8]}}}
@file 1888: catch {set_db {inst:fir_transpose/sum_r_reg[10][9]} .original_name {{sum_r_reg[10][9]}}}
@file 1889: catch {set_db {inst:fir_transpose/sum_r_reg[10][10]} .original_name {{sum_r_reg[10][10]}}}
@file 1890: catch {set_db {inst:fir_transpose/sum_r_reg[10][11]} .original_name {{sum_r_reg[10][11]}}}
@file 1891: catch {set_db {inst:fir_transpose/sum_r_reg[10][12]} .original_name {{sum_r_reg[10][12]}}}
@file 1892: catch {set_db {inst:fir_transpose/sum_r_reg[10][13]} .original_name {{sum_r_reg[10][13]}}}
@file 1893: catch {set_db {inst:fir_transpose/sum_r_reg[10][14]} .original_name {{sum_r_reg[10][14]}}}
@file 1894: catch {set_db {inst:fir_transpose/sum_r_reg[10][15]} .original_name {{sum_r_reg[10][15]}}}
@file 1895: catch {set_db {inst:fir_transpose/sum_r_reg[10][16]} .original_name {{sum_r_reg[10][16]}}}
@file 1896: catch {set_db {inst:fir_transpose/sum_r_reg[10][17]} .original_name {{sum_r_reg[10][17]}}}
@file 1897: catch {set_db {inst:fir_transpose/sum_r_reg[10][18]} .original_name {{sum_r_reg[10][18]}}}
@file 1898: catch {set_db {inst:fir_transpose/sum_r_reg[10][19]} .original_name {{sum_r_reg[10][19]}}}
@file 1899: catch {set_db {inst:fir_transpose/sum_r_reg[10][20]} .original_name {{sum_r_reg[10][20]}}}
@file 1900: catch {set_db {inst:fir_transpose/sum_r_reg[10][21]} .original_name {{sum_r_reg[10][21]}}}
@file 1901: catch {set_db {inst:fir_transpose/sum_r_reg[10][22]} .original_name {{sum_r_reg[10][22]}}}
@file 1902: catch {set_db {inst:fir_transpose/sum_r_reg[11][0]} .original_name {{sum_r_reg[11][0]}}}
@file 1903: catch {set_db {inst:fir_transpose/sum_r_reg[11][1]} .original_name {{sum_r_reg[11][1]}}}
@file 1904: catch {set_db {inst:fir_transpose/sum_r_reg[11][2]} .original_name {{sum_r_reg[11][2]}}}
@file 1905: catch {set_db {inst:fir_transpose/sum_r_reg[11][3]} .original_name {{sum_r_reg[11][3]}}}
@file 1906: catch {set_db {inst:fir_transpose/sum_r_reg[11][4]} .original_name {{sum_r_reg[11][4]}}}
@file 1907: catch {set_db {inst:fir_transpose/sum_r_reg[11][5]} .original_name {{sum_r_reg[11][5]}}}
@file 1908: catch {set_db {inst:fir_transpose/sum_r_reg[11][6]} .original_name {{sum_r_reg[11][6]}}}
@file 1909: catch {set_db {inst:fir_transpose/sum_r_reg[11][7]} .original_name {{sum_r_reg[11][7]}}}
@file 1910: catch {set_db {inst:fir_transpose/sum_r_reg[11][8]} .original_name {{sum_r_reg[11][8]}}}
@file 1911: catch {set_db {inst:fir_transpose/sum_r_reg[11][9]} .original_name {{sum_r_reg[11][9]}}}
@file 1912: catch {set_db {inst:fir_transpose/sum_r_reg[11][10]} .original_name {{sum_r_reg[11][10]}}}
@file 1913: catch {set_db {inst:fir_transpose/sum_r_reg[11][11]} .original_name {{sum_r_reg[11][11]}}}
@file 1914: catch {set_db {inst:fir_transpose/sum_r_reg[11][12]} .original_name {{sum_r_reg[11][12]}}}
@file 1915: catch {set_db {inst:fir_transpose/sum_r_reg[11][13]} .original_name {{sum_r_reg[11][13]}}}
@file 1916: catch {set_db {inst:fir_transpose/sum_r_reg[11][14]} .original_name {{sum_r_reg[11][14]}}}
@file 1917: catch {set_db {inst:fir_transpose/sum_r_reg[11][15]} .original_name {{sum_r_reg[11][15]}}}
@file 1918: catch {set_db {inst:fir_transpose/sum_r_reg[11][16]} .original_name {{sum_r_reg[11][16]}}}
@file 1919: catch {set_db {inst:fir_transpose/sum_r_reg[11][17]} .original_name {{sum_r_reg[11][17]}}}
@file 1920: catch {set_db {inst:fir_transpose/sum_r_reg[11][18]} .original_name {{sum_r_reg[11][18]}}}
@file 1921: catch {set_db {inst:fir_transpose/sum_r_reg[11][19]} .original_name {{sum_r_reg[11][19]}}}
@file 1922: catch {set_db {inst:fir_transpose/sum_r_reg[11][20]} .original_name {{sum_r_reg[11][20]}}}
@file 1923: catch {set_db {inst:fir_transpose/sum_r_reg[11][21]} .original_name {{sum_r_reg[11][21]}}}
@file 1924: catch {set_db {inst:fir_transpose/sum_r_reg[11][22]} .original_name {{sum_r_reg[11][22]}}}
@file 1925: catch {set_db {inst:fir_transpose/sum_r_reg[12][0]} .original_name {{sum_r_reg[12][0]}}}
@file 1926: catch {set_db {inst:fir_transpose/sum_r_reg[12][1]} .original_name {{sum_r_reg[12][1]}}}
@file 1927: catch {set_db {inst:fir_transpose/sum_r_reg[12][2]} .original_name {{sum_r_reg[12][2]}}}
@file 1928: catch {set_db {inst:fir_transpose/sum_r_reg[12][3]} .original_name {{sum_r_reg[12][3]}}}
@file 1929: catch {set_db {inst:fir_transpose/sum_r_reg[12][4]} .original_name {{sum_r_reg[12][4]}}}
@file 1930: catch {set_db {inst:fir_transpose/sum_r_reg[12][5]} .original_name {{sum_r_reg[12][5]}}}
@file 1931: catch {set_db {inst:fir_transpose/sum_r_reg[12][6]} .original_name {{sum_r_reg[12][6]}}}
@file 1932: catch {set_db {inst:fir_transpose/sum_r_reg[12][7]} .original_name {{sum_r_reg[12][7]}}}
@file 1933: catch {set_db {inst:fir_transpose/sum_r_reg[12][8]} .original_name {{sum_r_reg[12][8]}}}
@file 1934: catch {set_db {inst:fir_transpose/sum_r_reg[12][9]} .original_name {{sum_r_reg[12][9]}}}
@file 1935: catch {set_db {inst:fir_transpose/sum_r_reg[12][10]} .original_name {{sum_r_reg[12][10]}}}
@file 1936: catch {set_db {inst:fir_transpose/sum_r_reg[12][11]} .original_name {{sum_r_reg[12][11]}}}
@file 1937: catch {set_db {inst:fir_transpose/sum_r_reg[12][12]} .original_name {{sum_r_reg[12][12]}}}
@file 1938: catch {set_db {inst:fir_transpose/sum_r_reg[12][13]} .original_name {{sum_r_reg[12][13]}}}
@file 1939: catch {set_db {inst:fir_transpose/sum_r_reg[12][14]} .original_name {{sum_r_reg[12][14]}}}
@file 1940: catch {set_db {inst:fir_transpose/sum_r_reg[12][15]} .original_name {{sum_r_reg[12][15]}}}
@file 1941: catch {set_db {inst:fir_transpose/sum_r_reg[12][16]} .original_name {{sum_r_reg[12][16]}}}
@file 1942: catch {set_db {inst:fir_transpose/sum_r_reg[12][17]} .original_name {{sum_r_reg[12][17]}}}
@file 1943: catch {set_db {inst:fir_transpose/sum_r_reg[12][18]} .original_name {{sum_r_reg[12][18]}}}
@file 1944: catch {set_db {inst:fir_transpose/sum_r_reg[12][19]} .original_name {{sum_r_reg[12][19]}}}
@file 1945: catch {set_db {inst:fir_transpose/sum_r_reg[12][20]} .original_name {{sum_r_reg[12][20]}}}
@file 1946: catch {set_db {inst:fir_transpose/sum_r_reg[12][21]} .original_name {{sum_r_reg[12][21]}}}
@file 1947: catch {set_db {inst:fir_transpose/sum_r_reg[12][22]} .original_name {{sum_r_reg[12][22]}}}
@file 1948: catch {set_db {inst:fir_transpose/sum_r_reg[13][0]} .original_name {{sum_r_reg[13][0]}}}
@file 1949: catch {set_db {inst:fir_transpose/sum_r_reg[13][1]} .original_name {{sum_r_reg[13][1]}}}
@file 1950: catch {set_db {inst:fir_transpose/sum_r_reg[13][2]} .original_name {{sum_r_reg[13][2]}}}
@file 1951: catch {set_db {inst:fir_transpose/sum_r_reg[13][3]} .original_name {{sum_r_reg[13][3]}}}
@file 1952: catch {set_db {inst:fir_transpose/sum_r_reg[13][4]} .original_name {{sum_r_reg[13][4]}}}
@file 1953: catch {set_db {inst:fir_transpose/sum_r_reg[13][5]} .original_name {{sum_r_reg[13][5]}}}
@file 1954: catch {set_db {inst:fir_transpose/sum_r_reg[13][6]} .original_name {{sum_r_reg[13][6]}}}
@file 1955: catch {set_db {inst:fir_transpose/sum_r_reg[13][7]} .original_name {{sum_r_reg[13][7]}}}
@file 1956: catch {set_db {inst:fir_transpose/sum_r_reg[13][8]} .original_name {{sum_r_reg[13][8]}}}
@file 1957: catch {set_db {inst:fir_transpose/sum_r_reg[13][9]} .original_name {{sum_r_reg[13][9]}}}
@file 1958: catch {set_db {inst:fir_transpose/sum_r_reg[13][10]} .original_name {{sum_r_reg[13][10]}}}
@file 1959: catch {set_db {inst:fir_transpose/sum_r_reg[13][11]} .original_name {{sum_r_reg[13][11]}}}
@file 1960: catch {set_db {inst:fir_transpose/sum_r_reg[13][12]} .original_name {{sum_r_reg[13][12]}}}
@file 1961: catch {set_db {inst:fir_transpose/sum_r_reg[13][13]} .original_name {{sum_r_reg[13][13]}}}
@file 1962: catch {set_db {inst:fir_transpose/sum_r_reg[13][14]} .original_name {{sum_r_reg[13][14]}}}
@file 1963: catch {set_db {inst:fir_transpose/sum_r_reg[13][15]} .original_name {{sum_r_reg[13][15]}}}
@file 1964: catch {set_db {inst:fir_transpose/sum_r_reg[13][16]} .original_name {{sum_r_reg[13][16]}}}
@file 1965: catch {set_db {inst:fir_transpose/sum_r_reg[13][17]} .original_name {{sum_r_reg[13][17]}}}
@file 1966: catch {set_db {inst:fir_transpose/sum_r_reg[13][18]} .original_name {{sum_r_reg[13][18]}}}
@file 1967: catch {set_db {inst:fir_transpose/sum_r_reg[13][19]} .original_name {{sum_r_reg[13][19]}}}
@file 1968: catch {set_db {inst:fir_transpose/sum_r_reg[13][20]} .original_name {{sum_r_reg[13][20]}}}
@file 1969: catch {set_db {inst:fir_transpose/sum_r_reg[13][21]} .original_name {{sum_r_reg[13][21]}}}
@file 1970: catch {set_db {inst:fir_transpose/sum_r_reg[13][22]} .original_name {{sum_r_reg[13][22]}}}
@file 1971: catch {set_db {inst:fir_transpose/sum_r_reg[14][0]} .original_name {{sum_r_reg[14][0]}}}
@file 1972: catch {set_db {inst:fir_transpose/sum_r_reg[14][1]} .original_name {{sum_r_reg[14][1]}}}
@file 1973: catch {set_db {inst:fir_transpose/sum_r_reg[14][2]} .original_name {{sum_r_reg[14][2]}}}
@file 1974: catch {set_db {inst:fir_transpose/sum_r_reg[14][3]} .original_name {{sum_r_reg[14][3]}}}
@file 1975: catch {set_db {inst:fir_transpose/sum_r_reg[14][4]} .original_name {{sum_r_reg[14][4]}}}
@file 1976: catch {set_db {inst:fir_transpose/sum_r_reg[14][5]} .original_name {{sum_r_reg[14][5]}}}
@file 1977: catch {set_db {inst:fir_transpose/sum_r_reg[14][6]} .original_name {{sum_r_reg[14][6]}}}
@file 1978: catch {set_db {inst:fir_transpose/sum_r_reg[14][7]} .original_name {{sum_r_reg[14][7]}}}
@file 1979: catch {set_db {inst:fir_transpose/sum_r_reg[14][8]} .original_name {{sum_r_reg[14][8]}}}
@file 1980: catch {set_db {inst:fir_transpose/sum_r_reg[14][9]} .original_name {{sum_r_reg[14][9]}}}
@file 1981: catch {set_db {inst:fir_transpose/sum_r_reg[14][10]} .original_name {{sum_r_reg[14][10]}}}
@file 1982: catch {set_db {inst:fir_transpose/sum_r_reg[14][11]} .original_name {{sum_r_reg[14][11]}}}
@file 1983: catch {set_db {inst:fir_transpose/sum_r_reg[14][12]} .original_name {{sum_r_reg[14][12]}}}
@file 1984: catch {set_db {inst:fir_transpose/sum_r_reg[14][13]} .original_name {{sum_r_reg[14][13]}}}
@file 1985: catch {set_db {inst:fir_transpose/sum_r_reg[14][14]} .original_name {{sum_r_reg[14][14]}}}
@file 1986: catch {set_db {inst:fir_transpose/sum_r_reg[14][15]} .original_name {{sum_r_reg[14][15]}}}
@file 1987: catch {set_db {inst:fir_transpose/sum_r_reg[14][16]} .original_name {{sum_r_reg[14][16]}}}
@file 1988: catch {set_db {inst:fir_transpose/sum_r_reg[14][17]} .original_name {{sum_r_reg[14][17]}}}
@file 1989: catch {set_db {inst:fir_transpose/sum_r_reg[14][18]} .original_name {{sum_r_reg[14][18]}}}
@file 1990: catch {set_db {inst:fir_transpose/sum_r_reg[14][19]} .original_name {{sum_r_reg[14][19]}}}
@file 1991: catch {set_db {inst:fir_transpose/sum_r_reg[14][20]} .original_name {{sum_r_reg[14][20]}}}
@file 1992: catch {set_db {inst:fir_transpose/sum_r_reg[14][21]} .original_name {{sum_r_reg[14][21]}}}
@file 1993: catch {set_db {inst:fir_transpose/sum_r_reg[14][22]} .original_name {{sum_r_reg[14][22]}}}
@file 1994: catch {set_db {inst:fir_transpose/sum_r_reg[15][0]} .original_name {{sum_r_reg[15][0]}}}
@file 1995: catch {set_db {inst:fir_transpose/sum_r_reg[15][1]} .original_name {{sum_r_reg[15][1]}}}
@file 1996: catch {set_db {inst:fir_transpose/sum_r_reg[15][2]} .original_name {{sum_r_reg[15][2]}}}
@file 1997: catch {set_db {inst:fir_transpose/sum_r_reg[15][3]} .original_name {{sum_r_reg[15][3]}}}
@file 1998: catch {set_db {inst:fir_transpose/sum_r_reg[15][4]} .original_name {{sum_r_reg[15][4]}}}
@file 1999: catch {set_db {inst:fir_transpose/sum_r_reg[15][5]} .original_name {{sum_r_reg[15][5]}}}
@file 2000: catch {set_db {inst:fir_transpose/sum_r_reg[15][6]} .original_name {{sum_r_reg[15][6]}}}
@file 2001: catch {set_db {inst:fir_transpose/sum_r_reg[15][7]} .original_name {{sum_r_reg[15][7]}}}
@file 2002: catch {set_db {inst:fir_transpose/sum_r_reg[15][8]} .original_name {{sum_r_reg[15][8]}}}
@file 2003: catch {set_db {inst:fir_transpose/sum_r_reg[15][9]} .original_name {{sum_r_reg[15][9]}}}
@file 2004: catch {set_db {inst:fir_transpose/sum_r_reg[15][10]} .original_name {{sum_r_reg[15][10]}}}
@file 2005: catch {set_db {inst:fir_transpose/sum_r_reg[15][11]} .original_name {{sum_r_reg[15][11]}}}
@file 2006: catch {set_db {inst:fir_transpose/sum_r_reg[15][12]} .original_name {{sum_r_reg[15][12]}}}
@file 2007: catch {set_db {inst:fir_transpose/sum_r_reg[15][13]} .original_name {{sum_r_reg[15][13]}}}
@file 2008: catch {set_db {inst:fir_transpose/sum_r_reg[15][14]} .original_name {{sum_r_reg[15][14]}}}
@file 2009: catch {set_db {inst:fir_transpose/sum_r_reg[15][15]} .original_name {{sum_r_reg[15][15]}}}
@file 2010: catch {set_db {inst:fir_transpose/sum_r_reg[15][16]} .original_name {{sum_r_reg[15][16]}}}
@file 2011: catch {set_db {inst:fir_transpose/sum_r_reg[15][17]} .original_name {{sum_r_reg[15][17]}}}
@file 2012: catch {set_db {inst:fir_transpose/sum_r_reg[15][18]} .original_name {{sum_r_reg[15][18]}}}
@file 2013: catch {set_db {inst:fir_transpose/sum_r_reg[15][19]} .original_name {{sum_r_reg[15][19]}}}
@file 2014: catch {set_db {inst:fir_transpose/sum_r_reg[15][20]} .original_name {{sum_r_reg[15][20]}}}
@file 2015: catch {set_db {inst:fir_transpose/sum_r_reg[15][21]} .original_name {{sum_r_reg[15][21]}}}
@file 2016: catch {set_db {inst:fir_transpose/sum_r_reg[15][22]} .original_name {{sum_r_reg[15][22]}}}
@file 2017: catch {set_db {inst:fir_transpose/sum_r_reg[16][0]} .original_name {{sum_r_reg[16][0]}}}
@file 2018: catch {set_db {inst:fir_transpose/sum_r_reg[16][1]} .original_name {{sum_r_reg[16][1]}}}
@file 2019: catch {set_db {inst:fir_transpose/sum_r_reg[16][2]} .original_name {{sum_r_reg[16][2]}}}
@file 2020: catch {set_db {inst:fir_transpose/sum_r_reg[16][3]} .original_name {{sum_r_reg[16][3]}}}
@file 2021: catch {set_db {inst:fir_transpose/sum_r_reg[16][4]} .original_name {{sum_r_reg[16][4]}}}
@file 2022: catch {set_db {inst:fir_transpose/sum_r_reg[16][5]} .original_name {{sum_r_reg[16][5]}}}
@file 2023: catch {set_db {inst:fir_transpose/sum_r_reg[16][6]} .original_name {{sum_r_reg[16][6]}}}
@file 2024: catch {set_db {inst:fir_transpose/sum_r_reg[16][7]} .original_name {{sum_r_reg[16][7]}}}
@file 2025: catch {set_db {inst:fir_transpose/sum_r_reg[16][8]} .original_name {{sum_r_reg[16][8]}}}
@file 2026: catch {set_db {inst:fir_transpose/sum_r_reg[16][9]} .original_name {{sum_r_reg[16][9]}}}
@file 2027: catch {set_db {inst:fir_transpose/sum_r_reg[16][10]} .original_name {{sum_r_reg[16][10]}}}
@file 2028: catch {set_db {inst:fir_transpose/sum_r_reg[16][11]} .original_name {{sum_r_reg[16][11]}}}
@file 2029: catch {set_db {inst:fir_transpose/sum_r_reg[16][12]} .original_name {{sum_r_reg[16][12]}}}
@file 2030: catch {set_db {inst:fir_transpose/sum_r_reg[16][13]} .original_name {{sum_r_reg[16][13]}}}
@file 2031: catch {set_db {inst:fir_transpose/sum_r_reg[16][14]} .original_name {{sum_r_reg[16][14]}}}
@file 2032: catch {set_db {inst:fir_transpose/sum_r_reg[16][15]} .original_name {{sum_r_reg[16][15]}}}
@file 2033: catch {set_db {inst:fir_transpose/sum_r_reg[16][16]} .original_name {{sum_r_reg[16][16]}}}
@file 2034: catch {set_db {inst:fir_transpose/sum_r_reg[16][17]} .original_name {{sum_r_reg[16][17]}}}
@file 2035: catch {set_db {inst:fir_transpose/sum_r_reg[16][18]} .original_name {{sum_r_reg[16][18]}}}
@file 2036: catch {set_db {inst:fir_transpose/sum_r_reg[16][19]} .original_name {{sum_r_reg[16][19]}}}
@file 2037: catch {set_db {inst:fir_transpose/sum_r_reg[16][20]} .original_name {{sum_r_reg[16][20]}}}
@file 2038: catch {set_db {inst:fir_transpose/sum_r_reg[16][21]} .original_name {{sum_r_reg[16][21]}}}
@file 2039: catch {set_db {inst:fir_transpose/sum_r_reg[16][22]} .original_name {{sum_r_reg[16][22]}}}
@file 2040: catch {set_db {inst:fir_transpose/sum_r_reg[17][0]} .original_name {{sum_r_reg[17][0]}}}
@file 2041: catch {set_db {inst:fir_transpose/sum_r_reg[17][1]} .original_name {{sum_r_reg[17][1]}}}
@file 2042: catch {set_db {inst:fir_transpose/sum_r_reg[17][2]} .original_name {{sum_r_reg[17][2]}}}
@file 2043: catch {set_db {inst:fir_transpose/sum_r_reg[17][3]} .original_name {{sum_r_reg[17][3]}}}
@file 2044: catch {set_db {inst:fir_transpose/sum_r_reg[17][4]} .original_name {{sum_r_reg[17][4]}}}
@file 2045: catch {set_db {inst:fir_transpose/sum_r_reg[17][5]} .original_name {{sum_r_reg[17][5]}}}
@file 2046: catch {set_db {inst:fir_transpose/sum_r_reg[17][6]} .original_name {{sum_r_reg[17][6]}}}
@file 2047: catch {set_db {inst:fir_transpose/sum_r_reg[17][7]} .original_name {{sum_r_reg[17][7]}}}
@file 2048: catch {set_db {inst:fir_transpose/sum_r_reg[17][8]} .original_name {{sum_r_reg[17][8]}}}
@file 2049: catch {set_db {inst:fir_transpose/sum_r_reg[17][9]} .original_name {{sum_r_reg[17][9]}}}
@file 2050: catch {set_db {inst:fir_transpose/sum_r_reg[17][10]} .original_name {{sum_r_reg[17][10]}}}
@file 2051: catch {set_db {inst:fir_transpose/sum_r_reg[17][11]} .original_name {{sum_r_reg[17][11]}}}
@file 2052: catch {set_db {inst:fir_transpose/sum_r_reg[17][12]} .original_name {{sum_r_reg[17][12]}}}
@file 2053: catch {set_db {inst:fir_transpose/sum_r_reg[17][13]} .original_name {{sum_r_reg[17][13]}}}
@file 2054: catch {set_db {inst:fir_transpose/sum_r_reg[17][14]} .original_name {{sum_r_reg[17][14]}}}
@file 2055: catch {set_db {inst:fir_transpose/sum_r_reg[17][15]} .original_name {{sum_r_reg[17][15]}}}
@file 2056: catch {set_db {inst:fir_transpose/sum_r_reg[17][16]} .original_name {{sum_r_reg[17][16]}}}
@file 2057: catch {set_db {inst:fir_transpose/sum_r_reg[17][17]} .original_name {{sum_r_reg[17][17]}}}
@file 2058: catch {set_db {inst:fir_transpose/sum_r_reg[17][18]} .original_name {{sum_r_reg[17][18]}}}
@file 2059: catch {set_db {inst:fir_transpose/sum_r_reg[17][19]} .original_name {{sum_r_reg[17][19]}}}
@file 2060: catch {set_db {inst:fir_transpose/sum_r_reg[17][20]} .original_name {{sum_r_reg[17][20]}}}
@file 2061: catch {set_db {inst:fir_transpose/sum_r_reg[17][21]} .original_name {{sum_r_reg[17][21]}}}
@file 2062: catch {set_db {inst:fir_transpose/sum_r_reg[17][22]} .original_name {{sum_r_reg[17][22]}}}
@file 2063: catch {set_db {inst:fir_transpose/sum_r_reg[18][0]} .original_name {{sum_r_reg[18][0]}}}
@file 2064: catch {set_db {inst:fir_transpose/sum_r_reg[18][1]} .original_name {{sum_r_reg[18][1]}}}
@file 2065: catch {set_db {inst:fir_transpose/sum_r_reg[18][2]} .original_name {{sum_r_reg[18][2]}}}
@file 2066: catch {set_db {inst:fir_transpose/sum_r_reg[18][3]} .original_name {{sum_r_reg[18][3]}}}
@file 2067: catch {set_db {inst:fir_transpose/sum_r_reg[18][4]} .original_name {{sum_r_reg[18][4]}}}
@file 2068: catch {set_db {inst:fir_transpose/sum_r_reg[18][5]} .original_name {{sum_r_reg[18][5]}}}
@file 2069: catch {set_db {inst:fir_transpose/sum_r_reg[18][6]} .original_name {{sum_r_reg[18][6]}}}
@file 2070: catch {set_db {inst:fir_transpose/sum_r_reg[18][7]} .original_name {{sum_r_reg[18][7]}}}
@file 2071: catch {set_db {inst:fir_transpose/sum_r_reg[18][8]} .original_name {{sum_r_reg[18][8]}}}
@file 2072: catch {set_db {inst:fir_transpose/sum_r_reg[18][9]} .original_name {{sum_r_reg[18][9]}}}
@file 2073: catch {set_db {inst:fir_transpose/sum_r_reg[18][10]} .original_name {{sum_r_reg[18][10]}}}
@file 2074: catch {set_db {inst:fir_transpose/sum_r_reg[18][11]} .original_name {{sum_r_reg[18][11]}}}
@file 2075: catch {set_db {inst:fir_transpose/sum_r_reg[18][12]} .original_name {{sum_r_reg[18][12]}}}
@file 2076: catch {set_db {inst:fir_transpose/sum_r_reg[18][13]} .original_name {{sum_r_reg[18][13]}}}
@file 2077: catch {set_db {inst:fir_transpose/sum_r_reg[18][14]} .original_name {{sum_r_reg[18][14]}}}
@file 2078: catch {set_db {inst:fir_transpose/sum_r_reg[18][15]} .original_name {{sum_r_reg[18][15]}}}
@file 2079: catch {set_db {inst:fir_transpose/sum_r_reg[18][16]} .original_name {{sum_r_reg[18][16]}}}
@file 2080: catch {set_db {inst:fir_transpose/sum_r_reg[18][17]} .original_name {{sum_r_reg[18][17]}}}
@file 2081: catch {set_db {inst:fir_transpose/sum_r_reg[18][18]} .original_name {{sum_r_reg[18][18]}}}
@file 2082: catch {set_db {inst:fir_transpose/sum_r_reg[18][19]} .original_name {{sum_r_reg[18][19]}}}
@file 2083: catch {set_db {inst:fir_transpose/sum_r_reg[18][20]} .original_name {{sum_r_reg[18][20]}}}
@file 2084: catch {set_db {inst:fir_transpose/sum_r_reg[18][21]} .original_name {{sum_r_reg[18][21]}}}
@file 2085: catch {set_db {inst:fir_transpose/sum_r_reg[18][22]} .original_name {{sum_r_reg[18][22]}}}
@file 2086: catch {set_db {inst:fir_transpose/sum_r_reg[19][0]} .original_name {{sum_r_reg[19][0]}}}
@file 2087: catch {set_db {inst:fir_transpose/sum_r_reg[19][1]} .original_name {{sum_r_reg[19][1]}}}
@file 2088: catch {set_db {inst:fir_transpose/sum_r_reg[19][2]} .original_name {{sum_r_reg[19][2]}}}
@file 2089: catch {set_db {inst:fir_transpose/sum_r_reg[19][3]} .original_name {{sum_r_reg[19][3]}}}
@file 2090: catch {set_db {inst:fir_transpose/sum_r_reg[19][4]} .original_name {{sum_r_reg[19][4]}}}
@file 2091: catch {set_db {inst:fir_transpose/sum_r_reg[19][5]} .original_name {{sum_r_reg[19][5]}}}
@file 2092: catch {set_db {inst:fir_transpose/sum_r_reg[19][6]} .original_name {{sum_r_reg[19][6]}}}
@file 2093: catch {set_db {inst:fir_transpose/sum_r_reg[19][7]} .original_name {{sum_r_reg[19][7]}}}
@file 2094: catch {set_db {inst:fir_transpose/sum_r_reg[19][8]} .original_name {{sum_r_reg[19][8]}}}
@file 2095: catch {set_db {inst:fir_transpose/sum_r_reg[19][9]} .original_name {{sum_r_reg[19][9]}}}
@file 2096: catch {set_db {inst:fir_transpose/sum_r_reg[19][10]} .original_name {{sum_r_reg[19][10]}}}
@file 2097: catch {set_db {inst:fir_transpose/sum_r_reg[19][11]} .original_name {{sum_r_reg[19][11]}}}
@file 2098: catch {set_db {inst:fir_transpose/sum_r_reg[19][12]} .original_name {{sum_r_reg[19][12]}}}
@file 2099: catch {set_db {inst:fir_transpose/sum_r_reg[19][13]} .original_name {{sum_r_reg[19][13]}}}
@file 2100: catch {set_db {inst:fir_transpose/sum_r_reg[19][14]} .original_name {{sum_r_reg[19][14]}}}
@file 2101: catch {set_db {inst:fir_transpose/sum_r_reg[19][15]} .original_name {{sum_r_reg[19][15]}}}
@file 2102: catch {set_db {inst:fir_transpose/sum_r_reg[19][16]} .original_name {{sum_r_reg[19][16]}}}
@file 2103: catch {set_db {inst:fir_transpose/sum_r_reg[19][17]} .original_name {{sum_r_reg[19][17]}}}
@file 2104: catch {set_db {inst:fir_transpose/sum_r_reg[19][18]} .original_name {{sum_r_reg[19][18]}}}
@file 2105: catch {set_db {inst:fir_transpose/sum_r_reg[19][19]} .original_name {{sum_r_reg[19][19]}}}
@file 2106: catch {set_db {inst:fir_transpose/sum_r_reg[19][20]} .original_name {{sum_r_reg[19][20]}}}
@file 2107: catch {set_db {inst:fir_transpose/sum_r_reg[19][21]} .original_name {{sum_r_reg[19][21]}}}
@file 2108: catch {set_db {inst:fir_transpose/sum_r_reg[19][22]} .original_name {{sum_r_reg[19][22]}}}
@file 2109: catch {set_db {inst:fir_transpose/sum_r_reg[20][0]} .original_name {{sum_r_reg[20][0]}}}
@file 2110: catch {set_db {inst:fir_transpose/sum_r_reg[20][1]} .original_name {{sum_r_reg[20][1]}}}
@file 2111: catch {set_db {inst:fir_transpose/sum_r_reg[20][2]} .original_name {{sum_r_reg[20][2]}}}
@file 2112: catch {set_db {inst:fir_transpose/sum_r_reg[20][3]} .original_name {{sum_r_reg[20][3]}}}
@file 2113: catch {set_db {inst:fir_transpose/sum_r_reg[20][4]} .original_name {{sum_r_reg[20][4]}}}
@file 2114: catch {set_db {inst:fir_transpose/sum_r_reg[20][5]} .original_name {{sum_r_reg[20][5]}}}
@file 2115: catch {set_db {inst:fir_transpose/sum_r_reg[20][6]} .original_name {{sum_r_reg[20][6]}}}
@file 2116: catch {set_db {inst:fir_transpose/sum_r_reg[20][7]} .original_name {{sum_r_reg[20][7]}}}
@file 2117: catch {set_db {inst:fir_transpose/sum_r_reg[20][8]} .original_name {{sum_r_reg[20][8]}}}
@file 2118: catch {set_db {inst:fir_transpose/sum_r_reg[20][9]} .original_name {{sum_r_reg[20][9]}}}
@file 2119: catch {set_db {inst:fir_transpose/sum_r_reg[20][10]} .original_name {{sum_r_reg[20][10]}}}
@file 2120: catch {set_db {inst:fir_transpose/sum_r_reg[20][11]} .original_name {{sum_r_reg[20][11]}}}
@file 2121: catch {set_db {inst:fir_transpose/sum_r_reg[20][12]} .original_name {{sum_r_reg[20][12]}}}
@file 2122: catch {set_db {inst:fir_transpose/sum_r_reg[20][13]} .original_name {{sum_r_reg[20][13]}}}
@file 2123: catch {set_db {inst:fir_transpose/sum_r_reg[20][14]} .original_name {{sum_r_reg[20][14]}}}
@file 2124: catch {set_db {inst:fir_transpose/sum_r_reg[20][15]} .original_name {{sum_r_reg[20][15]}}}
@file 2125: catch {set_db {inst:fir_transpose/sum_r_reg[20][16]} .original_name {{sum_r_reg[20][16]}}}
@file 2126: catch {set_db {inst:fir_transpose/sum_r_reg[20][17]} .original_name {{sum_r_reg[20][17]}}}
@file 2127: catch {set_db {inst:fir_transpose/sum_r_reg[20][18]} .original_name {{sum_r_reg[20][18]}}}
@file 2128: catch {set_db {inst:fir_transpose/sum_r_reg[20][19]} .original_name {{sum_r_reg[20][19]}}}
@file 2129: catch {set_db {inst:fir_transpose/sum_r_reg[20][20]} .original_name {{sum_r_reg[20][20]}}}
@file 2130: catch {set_db {inst:fir_transpose/sum_r_reg[20][21]} .original_name {{sum_r_reg[20][21]}}}
@file 2131: catch {set_db {inst:fir_transpose/sum_r_reg[20][22]} .original_name {{sum_r_reg[20][22]}}}
@file 2132: catch {set_db {inst:fir_transpose/sum_r_reg[21][0]} .original_name {{sum_r_reg[21][0]}}}
@file 2133: catch {set_db {inst:fir_transpose/sum_r_reg[21][1]} .original_name {{sum_r_reg[21][1]}}}
@file 2134: catch {set_db {inst:fir_transpose/sum_r_reg[21][2]} .original_name {{sum_r_reg[21][2]}}}
@file 2135: catch {set_db {inst:fir_transpose/sum_r_reg[21][3]} .original_name {{sum_r_reg[21][3]}}}
@file 2136: catch {set_db {inst:fir_transpose/sum_r_reg[21][4]} .original_name {{sum_r_reg[21][4]}}}
@file 2137: catch {set_db {inst:fir_transpose/sum_r_reg[21][5]} .original_name {{sum_r_reg[21][5]}}}
@file 2138: catch {set_db {inst:fir_transpose/sum_r_reg[21][6]} .original_name {{sum_r_reg[21][6]}}}
@file 2139: catch {set_db {inst:fir_transpose/sum_r_reg[21][7]} .original_name {{sum_r_reg[21][7]}}}
@file 2140: catch {set_db {inst:fir_transpose/sum_r_reg[21][8]} .original_name {{sum_r_reg[21][8]}}}
@file 2141: catch {set_db {inst:fir_transpose/sum_r_reg[21][9]} .original_name {{sum_r_reg[21][9]}}}
@file 2142: catch {set_db {inst:fir_transpose/sum_r_reg[21][10]} .original_name {{sum_r_reg[21][10]}}}
@file 2143: catch {set_db {inst:fir_transpose/sum_r_reg[21][11]} .original_name {{sum_r_reg[21][11]}}}
@file 2144: catch {set_db {inst:fir_transpose/sum_r_reg[21][12]} .original_name {{sum_r_reg[21][12]}}}
@file 2145: catch {set_db {inst:fir_transpose/sum_r_reg[21][13]} .original_name {{sum_r_reg[21][13]}}}
@file 2146: catch {set_db {inst:fir_transpose/sum_r_reg[21][14]} .original_name {{sum_r_reg[21][14]}}}
@file 2147: catch {set_db {inst:fir_transpose/sum_r_reg[21][15]} .original_name {{sum_r_reg[21][15]}}}
@file 2148: catch {set_db {inst:fir_transpose/sum_r_reg[21][16]} .original_name {{sum_r_reg[21][16]}}}
@file 2149: catch {set_db {inst:fir_transpose/sum_r_reg[21][17]} .original_name {{sum_r_reg[21][17]}}}
@file 2150: catch {set_db {inst:fir_transpose/sum_r_reg[21][18]} .original_name {{sum_r_reg[21][18]}}}
@file 2151: catch {set_db {inst:fir_transpose/sum_r_reg[21][19]} .original_name {{sum_r_reg[21][19]}}}
@file 2152: catch {set_db {inst:fir_transpose/sum_r_reg[21][20]} .original_name {{sum_r_reg[21][20]}}}
@file 2153: catch {set_db {inst:fir_transpose/sum_r_reg[21][21]} .original_name {{sum_r_reg[21][21]}}}
@file 2154: catch {set_db {inst:fir_transpose/sum_r_reg[21][22]} .original_name {{sum_r_reg[21][22]}}}
@file 2155: catch {set_db {inst:fir_transpose/sum_r_reg[22][0]} .original_name {{sum_r_reg[22][0]}}}
@file 2156: catch {set_db {inst:fir_transpose/sum_r_reg[22][1]} .original_name {{sum_r_reg[22][1]}}}
@file 2157: catch {set_db {inst:fir_transpose/sum_r_reg[22][2]} .original_name {{sum_r_reg[22][2]}}}
@file 2158: catch {set_db {inst:fir_transpose/sum_r_reg[22][3]} .original_name {{sum_r_reg[22][3]}}}
@file 2159: catch {set_db {inst:fir_transpose/sum_r_reg[22][4]} .original_name {{sum_r_reg[22][4]}}}
@file 2160: catch {set_db {inst:fir_transpose/sum_r_reg[22][5]} .original_name {{sum_r_reg[22][5]}}}
@file 2161: catch {set_db {inst:fir_transpose/sum_r_reg[22][6]} .original_name {{sum_r_reg[22][6]}}}
@file 2162: catch {set_db {inst:fir_transpose/sum_r_reg[22][7]} .original_name {{sum_r_reg[22][7]}}}
@file 2163: catch {set_db {inst:fir_transpose/sum_r_reg[22][8]} .original_name {{sum_r_reg[22][8]}}}
@file 2164: catch {set_db {inst:fir_transpose/sum_r_reg[22][9]} .original_name {{sum_r_reg[22][9]}}}
@file 2165: catch {set_db {inst:fir_transpose/sum_r_reg[22][10]} .original_name {{sum_r_reg[22][10]}}}
@file 2166: catch {set_db {inst:fir_transpose/sum_r_reg[22][11]} .original_name {{sum_r_reg[22][11]}}}
@file 2167: catch {set_db {inst:fir_transpose/sum_r_reg[22][12]} .original_name {{sum_r_reg[22][12]}}}
@file 2168: catch {set_db {inst:fir_transpose/sum_r_reg[22][13]} .original_name {{sum_r_reg[22][13]}}}
@file 2169: catch {set_db {inst:fir_transpose/sum_r_reg[22][14]} .original_name {{sum_r_reg[22][14]}}}
@file 2170: catch {set_db {inst:fir_transpose/sum_r_reg[22][15]} .original_name {{sum_r_reg[22][15]}}}
@file 2171: catch {set_db {inst:fir_transpose/sum_r_reg[22][16]} .original_name {{sum_r_reg[22][16]}}}
@file 2172: catch {set_db {inst:fir_transpose/sum_r_reg[22][17]} .original_name {{sum_r_reg[22][17]}}}
@file 2173: catch {set_db {inst:fir_transpose/sum_r_reg[22][18]} .original_name {{sum_r_reg[22][18]}}}
@file 2174: catch {set_db {inst:fir_transpose/sum_r_reg[22][19]} .original_name {{sum_r_reg[22][19]}}}
@file 2175: catch {set_db {inst:fir_transpose/sum_r_reg[22][20]} .original_name {{sum_r_reg[22][20]}}}
@file 2176: catch {set_db {inst:fir_transpose/sum_r_reg[22][21]} .original_name {{sum_r_reg[22][21]}}}
@file 2177: catch {set_db {inst:fir_transpose/sum_r_reg[22][22]} .original_name {{sum_r_reg[22][22]}}}
@file 2178: catch {set_db {inst:fir_transpose/sum_r_reg[23][0]} .original_name {{sum_r_reg[23][0]}}}
@file 2179: catch {set_db {inst:fir_transpose/sum_r_reg[23][1]} .original_name {{sum_r_reg[23][1]}}}
@file 2180: catch {set_db {inst:fir_transpose/sum_r_reg[23][2]} .original_name {{sum_r_reg[23][2]}}}
@file 2181: catch {set_db {inst:fir_transpose/sum_r_reg[23][3]} .original_name {{sum_r_reg[23][3]}}}
@file 2182: catch {set_db {inst:fir_transpose/sum_r_reg[23][4]} .original_name {{sum_r_reg[23][4]}}}
@file 2183: catch {set_db {inst:fir_transpose/sum_r_reg[23][5]} .original_name {{sum_r_reg[23][5]}}}
@file 2184: catch {set_db {inst:fir_transpose/sum_r_reg[23][6]} .original_name {{sum_r_reg[23][6]}}}
@file 2185: catch {set_db {inst:fir_transpose/sum_r_reg[23][7]} .original_name {{sum_r_reg[23][7]}}}
@file 2186: catch {set_db {inst:fir_transpose/sum_r_reg[23][8]} .original_name {{sum_r_reg[23][8]}}}
@file 2187: catch {set_db {inst:fir_transpose/sum_r_reg[23][9]} .original_name {{sum_r_reg[23][9]}}}
@file 2188: catch {set_db {inst:fir_transpose/sum_r_reg[23][10]} .original_name {{sum_r_reg[23][10]}}}
@file 2189: catch {set_db {inst:fir_transpose/sum_r_reg[23][11]} .original_name {{sum_r_reg[23][11]}}}
@file 2190: catch {set_db {inst:fir_transpose/sum_r_reg[23][12]} .original_name {{sum_r_reg[23][12]}}}
@file 2191: catch {set_db {inst:fir_transpose/sum_r_reg[23][13]} .original_name {{sum_r_reg[23][13]}}}
@file 2192: catch {set_db {inst:fir_transpose/sum_r_reg[23][14]} .original_name {{sum_r_reg[23][14]}}}
@file 2193: catch {set_db {inst:fir_transpose/sum_r_reg[23][15]} .original_name {{sum_r_reg[23][15]}}}
@file 2194: catch {set_db {inst:fir_transpose/sum_r_reg[23][16]} .original_name {{sum_r_reg[23][16]}}}
@file 2195: catch {set_db {inst:fir_transpose/sum_r_reg[23][17]} .original_name {{sum_r_reg[23][17]}}}
@file 2196: catch {set_db {inst:fir_transpose/sum_r_reg[23][18]} .original_name {{sum_r_reg[23][18]}}}
@file 2197: catch {set_db {inst:fir_transpose/sum_r_reg[23][19]} .original_name {{sum_r_reg[23][19]}}}
@file 2198: catch {set_db {inst:fir_transpose/sum_r_reg[23][20]} .original_name {{sum_r_reg[23][20]}}}
@file 2199: catch {set_db {inst:fir_transpose/sum_r_reg[23][21]} .original_name {{sum_r_reg[23][21]}}}
@file 2200: catch {set_db {inst:fir_transpose/sum_r_reg[23][22]} .original_name {{sum_r_reg[23][22]}}}
@file 2201: catch {set_db {inst:fir_transpose/sum_r_reg[24][0]} .original_name {{sum_r_reg[24][0]}}}
@file 2202: catch {set_db {inst:fir_transpose/sum_r_reg[24][1]} .original_name {{sum_r_reg[24][1]}}}
@file 2203: catch {set_db {inst:fir_transpose/sum_r_reg[24][2]} .original_name {{sum_r_reg[24][2]}}}
@file 2204: catch {set_db {inst:fir_transpose/sum_r_reg[24][3]} .original_name {{sum_r_reg[24][3]}}}
@file 2205: catch {set_db {inst:fir_transpose/sum_r_reg[24][4]} .original_name {{sum_r_reg[24][4]}}}
@file 2206: catch {set_db {inst:fir_transpose/sum_r_reg[24][5]} .original_name {{sum_r_reg[24][5]}}}
@file 2207: catch {set_db {inst:fir_transpose/sum_r_reg[24][6]} .original_name {{sum_r_reg[24][6]}}}
@file 2208: catch {set_db {inst:fir_transpose/sum_r_reg[24][7]} .original_name {{sum_r_reg[24][7]}}}
@file 2209: catch {set_db {inst:fir_transpose/sum_r_reg[24][8]} .original_name {{sum_r_reg[24][8]}}}
@file 2210: catch {set_db {inst:fir_transpose/sum_r_reg[24][9]} .original_name {{sum_r_reg[24][9]}}}
@file 2211: catch {set_db {inst:fir_transpose/sum_r_reg[24][10]} .original_name {{sum_r_reg[24][10]}}}
@file 2212: catch {set_db {inst:fir_transpose/sum_r_reg[24][11]} .original_name {{sum_r_reg[24][11]}}}
@file 2213: catch {set_db {inst:fir_transpose/sum_r_reg[24][12]} .original_name {{sum_r_reg[24][12]}}}
@file 2214: catch {set_db {inst:fir_transpose/sum_r_reg[24][13]} .original_name {{sum_r_reg[24][13]}}}
@file 2215: catch {set_db {inst:fir_transpose/sum_r_reg[24][14]} .original_name {{sum_r_reg[24][14]}}}
@file 2216: catch {set_db {inst:fir_transpose/sum_r_reg[24][15]} .original_name {{sum_r_reg[24][15]}}}
@file 2217: catch {set_db {inst:fir_transpose/sum_r_reg[24][16]} .original_name {{sum_r_reg[24][16]}}}
@file 2218: catch {set_db {inst:fir_transpose/sum_r_reg[24][17]} .original_name {{sum_r_reg[24][17]}}}
@file 2219: catch {set_db {inst:fir_transpose/sum_r_reg[24][18]} .original_name {{sum_r_reg[24][18]}}}
@file 2220: catch {set_db {inst:fir_transpose/sum_r_reg[24][19]} .original_name {{sum_r_reg[24][19]}}}
@file 2221: catch {set_db {inst:fir_transpose/sum_r_reg[24][20]} .original_name {{sum_r_reg[24][20]}}}
@file 2222: catch {set_db {inst:fir_transpose/sum_r_reg[24][21]} .original_name {{sum_r_reg[24][21]}}}
@file 2223: catch {set_db {inst:fir_transpose/sum_r_reg[24][22]} .original_name {{sum_r_reg[24][22]}}}
@file 2224: catch {set_db {inst:fir_transpose/sum_r_reg[25][0]} .original_name {{sum_r_reg[25][0]}}}
@file 2225: catch {set_db {inst:fir_transpose/sum_r_reg[25][1]} .original_name {{sum_r_reg[25][1]}}}
@file 2226: catch {set_db {inst:fir_transpose/sum_r_reg[25][2]} .original_name {{sum_r_reg[25][2]}}}
@file 2227: catch {set_db {inst:fir_transpose/sum_r_reg[25][3]} .original_name {{sum_r_reg[25][3]}}}
@file 2228: catch {set_db {inst:fir_transpose/sum_r_reg[25][4]} .original_name {{sum_r_reg[25][4]}}}
@file 2229: catch {set_db {inst:fir_transpose/sum_r_reg[25][5]} .original_name {{sum_r_reg[25][5]}}}
@file 2230: catch {set_db {inst:fir_transpose/sum_r_reg[25][6]} .original_name {{sum_r_reg[25][6]}}}
@file 2231: catch {set_db {inst:fir_transpose/sum_r_reg[25][7]} .original_name {{sum_r_reg[25][7]}}}
@file 2232: catch {set_db {inst:fir_transpose/sum_r_reg[25][8]} .original_name {{sum_r_reg[25][8]}}}
@file 2233: catch {set_db {inst:fir_transpose/sum_r_reg[25][9]} .original_name {{sum_r_reg[25][9]}}}
@file 2234: catch {set_db {inst:fir_transpose/sum_r_reg[25][10]} .original_name {{sum_r_reg[25][10]}}}
@file 2235: catch {set_db {inst:fir_transpose/sum_r_reg[25][11]} .original_name {{sum_r_reg[25][11]}}}
@file 2236: catch {set_db {inst:fir_transpose/sum_r_reg[25][12]} .original_name {{sum_r_reg[25][12]}}}
@file 2237: catch {set_db {inst:fir_transpose/sum_r_reg[25][13]} .original_name {{sum_r_reg[25][13]}}}
@file 2238: catch {set_db {inst:fir_transpose/sum_r_reg[25][14]} .original_name {{sum_r_reg[25][14]}}}
@file 2239: catch {set_db {inst:fir_transpose/sum_r_reg[25][15]} .original_name {{sum_r_reg[25][15]}}}
@file 2240: catch {set_db {inst:fir_transpose/sum_r_reg[25][16]} .original_name {{sum_r_reg[25][16]}}}
@file 2241: catch {set_db {inst:fir_transpose/sum_r_reg[25][17]} .original_name {{sum_r_reg[25][17]}}}
@file 2242: catch {set_db {inst:fir_transpose/sum_r_reg[25][18]} .original_name {{sum_r_reg[25][18]}}}
@file 2243: catch {set_db {inst:fir_transpose/sum_r_reg[25][19]} .original_name {{sum_r_reg[25][19]}}}
@file 2244: catch {set_db {inst:fir_transpose/sum_r_reg[25][20]} .original_name {{sum_r_reg[25][20]}}}
@file 2245: catch {set_db {inst:fir_transpose/sum_r_reg[25][21]} .original_name {{sum_r_reg[25][21]}}}
@file 2246: catch {set_db {inst:fir_transpose/sum_r_reg[25][22]} .original_name {{sum_r_reg[25][22]}}}
@file 2247: catch {set_db {inst:fir_transpose/sum_r_reg[26][0]} .original_name {{sum_r_reg[26][0]}}}
@file 2248: catch {set_db {inst:fir_transpose/sum_r_reg[26][1]} .original_name {{sum_r_reg[26][1]}}}
@file 2249: catch {set_db {inst:fir_transpose/sum_r_reg[26][2]} .original_name {{sum_r_reg[26][2]}}}
@file 2250: catch {set_db {inst:fir_transpose/sum_r_reg[26][3]} .original_name {{sum_r_reg[26][3]}}}
@file 2251: catch {set_db {inst:fir_transpose/sum_r_reg[26][4]} .original_name {{sum_r_reg[26][4]}}}
@file 2252: catch {set_db {inst:fir_transpose/sum_r_reg[26][5]} .original_name {{sum_r_reg[26][5]}}}
@file 2253: catch {set_db {inst:fir_transpose/sum_r_reg[26][6]} .original_name {{sum_r_reg[26][6]}}}
@file 2254: catch {set_db {inst:fir_transpose/sum_r_reg[26][7]} .original_name {{sum_r_reg[26][7]}}}
@file 2255: catch {set_db {inst:fir_transpose/sum_r_reg[26][8]} .original_name {{sum_r_reg[26][8]}}}
@file 2256: catch {set_db {inst:fir_transpose/sum_r_reg[26][9]} .original_name {{sum_r_reg[26][9]}}}
@file 2257: catch {set_db {inst:fir_transpose/sum_r_reg[26][10]} .original_name {{sum_r_reg[26][10]}}}
@file 2258: catch {set_db {inst:fir_transpose/sum_r_reg[26][11]} .original_name {{sum_r_reg[26][11]}}}
@file 2259: catch {set_db {inst:fir_transpose/sum_r_reg[26][12]} .original_name {{sum_r_reg[26][12]}}}
@file 2260: catch {set_db {inst:fir_transpose/sum_r_reg[26][13]} .original_name {{sum_r_reg[26][13]}}}
@file 2261: catch {set_db {inst:fir_transpose/sum_r_reg[26][14]} .original_name {{sum_r_reg[26][14]}}}
@file 2262: catch {set_db {inst:fir_transpose/sum_r_reg[26][15]} .original_name {{sum_r_reg[26][15]}}}
@file 2263: catch {set_db {inst:fir_transpose/sum_r_reg[26][16]} .original_name {{sum_r_reg[26][16]}}}
@file 2264: catch {set_db {inst:fir_transpose/sum_r_reg[26][17]} .original_name {{sum_r_reg[26][17]}}}
@file 2265: catch {set_db {inst:fir_transpose/sum_r_reg[26][18]} .original_name {{sum_r_reg[26][18]}}}
@file 2266: catch {set_db {inst:fir_transpose/sum_r_reg[26][19]} .original_name {{sum_r_reg[26][19]}}}
@file 2267: catch {set_db {inst:fir_transpose/sum_r_reg[26][20]} .original_name {{sum_r_reg[26][20]}}}
@file 2268: catch {set_db {inst:fir_transpose/sum_r_reg[26][21]} .original_name {{sum_r_reg[26][21]}}}
@file 2269: catch {set_db {inst:fir_transpose/sum_r_reg[26][22]} .original_name {{sum_r_reg[26][22]}}}
@file 2270: catch {set_db {inst:fir_transpose/sum_r_reg[27][0]} .original_name {{sum_r_reg[27][0]}}}
@file 2271: catch {set_db {inst:fir_transpose/sum_r_reg[27][1]} .original_name {{sum_r_reg[27][1]}}}
@file 2272: catch {set_db {inst:fir_transpose/sum_r_reg[27][2]} .original_name {{sum_r_reg[27][2]}}}
@file 2273: catch {set_db {inst:fir_transpose/sum_r_reg[27][3]} .original_name {{sum_r_reg[27][3]}}}
@file 2274: catch {set_db {inst:fir_transpose/sum_r_reg[27][4]} .original_name {{sum_r_reg[27][4]}}}
@file 2275: catch {set_db {inst:fir_transpose/sum_r_reg[27][5]} .original_name {{sum_r_reg[27][5]}}}
@file 2276: catch {set_db {inst:fir_transpose/sum_r_reg[27][6]} .original_name {{sum_r_reg[27][6]}}}
@file 2277: catch {set_db {inst:fir_transpose/sum_r_reg[27][7]} .original_name {{sum_r_reg[27][7]}}}
@file 2278: catch {set_db {inst:fir_transpose/sum_r_reg[27][8]} .original_name {{sum_r_reg[27][8]}}}
@file 2279: catch {set_db {inst:fir_transpose/sum_r_reg[27][9]} .original_name {{sum_r_reg[27][9]}}}
@file 2280: catch {set_db {inst:fir_transpose/sum_r_reg[27][10]} .original_name {{sum_r_reg[27][10]}}}
@file 2281: catch {set_db {inst:fir_transpose/sum_r_reg[27][11]} .original_name {{sum_r_reg[27][11]}}}
@file 2282: catch {set_db {inst:fir_transpose/sum_r_reg[27][12]} .original_name {{sum_r_reg[27][12]}}}
@file 2283: catch {set_db {inst:fir_transpose/sum_r_reg[27][13]} .original_name {{sum_r_reg[27][13]}}}
@file 2284: catch {set_db {inst:fir_transpose/sum_r_reg[27][14]} .original_name {{sum_r_reg[27][14]}}}
@file 2285: catch {set_db {inst:fir_transpose/sum_r_reg[27][15]} .original_name {{sum_r_reg[27][15]}}}
@file 2286: catch {set_db {inst:fir_transpose/sum_r_reg[27][16]} .original_name {{sum_r_reg[27][16]}}}
@file 2287: catch {set_db {inst:fir_transpose/sum_r_reg[27][17]} .original_name {{sum_r_reg[27][17]}}}
@file 2288: catch {set_db {inst:fir_transpose/sum_r_reg[27][18]} .original_name {{sum_r_reg[27][18]}}}
@file 2289: catch {set_db {inst:fir_transpose/sum_r_reg[27][19]} .original_name {{sum_r_reg[27][19]}}}
@file 2290: catch {set_db {inst:fir_transpose/sum_r_reg[27][20]} .original_name {{sum_r_reg[27][20]}}}
@file 2291: catch {set_db {inst:fir_transpose/sum_r_reg[27][21]} .original_name {{sum_r_reg[27][21]}}}
@file 2292: catch {set_db {inst:fir_transpose/sum_r_reg[27][22]} .original_name {{sum_r_reg[27][22]}}}
@file 2293: catch {set_db {inst:fir_transpose/sum_r_reg[28][0]} .original_name {{sum_r_reg[28][0]}}}
@file 2294: catch {set_db {inst:fir_transpose/sum_r_reg[28][1]} .original_name {{sum_r_reg[28][1]}}}
@file 2295: catch {set_db {inst:fir_transpose/sum_r_reg[28][2]} .original_name {{sum_r_reg[28][2]}}}
@file 2296: catch {set_db {inst:fir_transpose/sum_r_reg[28][3]} .original_name {{sum_r_reg[28][3]}}}
@file 2297: catch {set_db {inst:fir_transpose/sum_r_reg[28][4]} .original_name {{sum_r_reg[28][4]}}}
@file 2298: catch {set_db {inst:fir_transpose/sum_r_reg[28][5]} .original_name {{sum_r_reg[28][5]}}}
@file 2299: catch {set_db {inst:fir_transpose/sum_r_reg[28][6]} .original_name {{sum_r_reg[28][6]}}}
@file 2300: catch {set_db {inst:fir_transpose/sum_r_reg[28][7]} .original_name {{sum_r_reg[28][7]}}}
@file 2301: catch {set_db {inst:fir_transpose/sum_r_reg[28][8]} .original_name {{sum_r_reg[28][8]}}}
@file 2302: catch {set_db {inst:fir_transpose/sum_r_reg[28][9]} .original_name {{sum_r_reg[28][9]}}}
@file 2303: catch {set_db {inst:fir_transpose/sum_r_reg[28][10]} .original_name {{sum_r_reg[28][10]}}}
@file 2304: catch {set_db {inst:fir_transpose/sum_r_reg[28][11]} .original_name {{sum_r_reg[28][11]}}}
@file 2305: catch {set_db {inst:fir_transpose/sum_r_reg[28][12]} .original_name {{sum_r_reg[28][12]}}}
@file 2306: catch {set_db {inst:fir_transpose/sum_r_reg[28][13]} .original_name {{sum_r_reg[28][13]}}}
@file 2307: catch {set_db {inst:fir_transpose/sum_r_reg[28][14]} .original_name {{sum_r_reg[28][14]}}}
@file 2308: catch {set_db {inst:fir_transpose/sum_r_reg[28][15]} .original_name {{sum_r_reg[28][15]}}}
@file 2309: catch {set_db {inst:fir_transpose/sum_r_reg[28][16]} .original_name {{sum_r_reg[28][16]}}}
@file 2310: catch {set_db {inst:fir_transpose/sum_r_reg[28][17]} .original_name {{sum_r_reg[28][17]}}}
@file 2311: catch {set_db {inst:fir_transpose/sum_r_reg[28][18]} .original_name {{sum_r_reg[28][18]}}}
@file 2312: catch {set_db {inst:fir_transpose/sum_r_reg[28][19]} .original_name {{sum_r_reg[28][19]}}}
@file 2313: catch {set_db {inst:fir_transpose/sum_r_reg[28][20]} .original_name {{sum_r_reg[28][20]}}}
@file 2314: catch {set_db {inst:fir_transpose/sum_r_reg[28][21]} .original_name {{sum_r_reg[28][21]}}}
@file 2315: catch {set_db {inst:fir_transpose/sum_r_reg[28][22]} .original_name {{sum_r_reg[28][22]}}}
@file 2316: catch {set_db {inst:fir_transpose/sum_r_reg[29][0]} .original_name {{sum_r_reg[29][0]}}}
@file 2317: catch {set_db {inst:fir_transpose/sum_r_reg[29][1]} .original_name {{sum_r_reg[29][1]}}}
@file 2318: catch {set_db {inst:fir_transpose/sum_r_reg[29][2]} .original_name {{sum_r_reg[29][2]}}}
@file 2319: catch {set_db {inst:fir_transpose/sum_r_reg[29][3]} .original_name {{sum_r_reg[29][3]}}}
@file 2320: catch {set_db {inst:fir_transpose/sum_r_reg[29][4]} .original_name {{sum_r_reg[29][4]}}}
@file 2321: catch {set_db {inst:fir_transpose/sum_r_reg[29][5]} .original_name {{sum_r_reg[29][5]}}}
@file 2322: catch {set_db {inst:fir_transpose/sum_r_reg[29][6]} .original_name {{sum_r_reg[29][6]}}}
@file 2323: catch {set_db {inst:fir_transpose/sum_r_reg[29][7]} .original_name {{sum_r_reg[29][7]}}}
@file 2324: catch {set_db {inst:fir_transpose/sum_r_reg[29][8]} .original_name {{sum_r_reg[29][8]}}}
@file 2325: catch {set_db {inst:fir_transpose/sum_r_reg[29][9]} .original_name {{sum_r_reg[29][9]}}}
@file 2326: catch {set_db {inst:fir_transpose/sum_r_reg[29][10]} .original_name {{sum_r_reg[29][10]}}}
@file 2327: catch {set_db {inst:fir_transpose/sum_r_reg[29][11]} .original_name {{sum_r_reg[29][11]}}}
@file 2328: catch {set_db {inst:fir_transpose/sum_r_reg[29][12]} .original_name {{sum_r_reg[29][12]}}}
@file 2329: catch {set_db {inst:fir_transpose/sum_r_reg[29][13]} .original_name {{sum_r_reg[29][13]}}}
@file 2330: catch {set_db {inst:fir_transpose/sum_r_reg[29][14]} .original_name {{sum_r_reg[29][14]}}}
@file 2331: catch {set_db {inst:fir_transpose/sum_r_reg[29][15]} .original_name {{sum_r_reg[29][15]}}}
@file 2332: catch {set_db {inst:fir_transpose/sum_r_reg[29][16]} .original_name {{sum_r_reg[29][16]}}}
@file 2333: catch {set_db {inst:fir_transpose/sum_r_reg[29][17]} .original_name {{sum_r_reg[29][17]}}}
@file 2334: catch {set_db {inst:fir_transpose/sum_r_reg[29][18]} .original_name {{sum_r_reg[29][18]}}}
@file 2335: catch {set_db {inst:fir_transpose/sum_r_reg[29][19]} .original_name {{sum_r_reg[29][19]}}}
@file 2336: catch {set_db {inst:fir_transpose/sum_r_reg[29][20]} .original_name {{sum_r_reg[29][20]}}}
@file 2337: catch {set_db {inst:fir_transpose/sum_r_reg[29][21]} .original_name {{sum_r_reg[29][21]}}}
@file 2338: catch {set_db {inst:fir_transpose/sum_r_reg[29][22]} .original_name {{sum_r_reg[29][22]}}}
@file 2339: catch {set_db {inst:fir_transpose/sum_r_reg[30][0]} .original_name {{sum_r_reg[30][0]}}}
@file 2340: catch {set_db {inst:fir_transpose/sum_r_reg[30][1]} .original_name {{sum_r_reg[30][1]}}}
@file 2341: catch {set_db {inst:fir_transpose/sum_r_reg[30][2]} .original_name {{sum_r_reg[30][2]}}}
@file 2342: catch {set_db {inst:fir_transpose/sum_r_reg[30][3]} .original_name {{sum_r_reg[30][3]}}}
@file 2343: catch {set_db {inst:fir_transpose/sum_r_reg[30][4]} .original_name {{sum_r_reg[30][4]}}}
@file 2344: catch {set_db {inst:fir_transpose/sum_r_reg[30][5]} .original_name {{sum_r_reg[30][5]}}}
@file 2345: catch {set_db {inst:fir_transpose/sum_r_reg[30][6]} .original_name {{sum_r_reg[30][6]}}}
@file 2346: catch {set_db {inst:fir_transpose/sum_r_reg[30][7]} .original_name {{sum_r_reg[30][7]}}}
@file 2347: catch {set_db {inst:fir_transpose/sum_r_reg[30][8]} .original_name {{sum_r_reg[30][8]}}}
@file 2348: catch {set_db {inst:fir_transpose/sum_r_reg[30][9]} .original_name {{sum_r_reg[30][9]}}}
@file 2349: catch {set_db {inst:fir_transpose/sum_r_reg[30][10]} .original_name {{sum_r_reg[30][10]}}}
@file 2350: catch {set_db {inst:fir_transpose/sum_r_reg[30][11]} .original_name {{sum_r_reg[30][11]}}}
@file 2351: catch {set_db {inst:fir_transpose/sum_r_reg[30][12]} .original_name {{sum_r_reg[30][12]}}}
@file 2352: catch {set_db {inst:fir_transpose/sum_r_reg[30][13]} .original_name {{sum_r_reg[30][13]}}}
@file 2353: catch {set_db {inst:fir_transpose/sum_r_reg[30][14]} .original_name {{sum_r_reg[30][14]}}}
@file 2354: catch {set_db {inst:fir_transpose/sum_r_reg[30][15]} .original_name {{sum_r_reg[30][15]}}}
@file 2355: catch {set_db {inst:fir_transpose/sum_r_reg[30][16]} .original_name {{sum_r_reg[30][16]}}}
@file 2356: catch {set_db {inst:fir_transpose/sum_r_reg[30][17]} .original_name {{sum_r_reg[30][17]}}}
@file 2357: catch {set_db {inst:fir_transpose/sum_r_reg[30][18]} .original_name {{sum_r_reg[30][18]}}}
@file 2358: catch {set_db {inst:fir_transpose/sum_r_reg[30][19]} .original_name {{sum_r_reg[30][19]}}}
@file 2359: catch {set_db {inst:fir_transpose/sum_r_reg[30][20]} .original_name {{sum_r_reg[30][20]}}}
@file 2360: catch {set_db {inst:fir_transpose/sum_r_reg[30][21]} .original_name {{sum_r_reg[30][21]}}}
@file 2361: catch {set_db {inst:fir_transpose/sum_r_reg[30][22]} .original_name {{sum_r_reg[30][22]}}}
@file 2362: catch {set_db {inst:fir_transpose/sum_r_reg[31][11]} .original_name {{sum_r_reg[31][11]}}}
@file 2363: catch {set_db {inst:fir_transpose/sum_r_reg[31][12]} .original_name {{sum_r_reg[31][12]}}}
@file 2364: catch {set_db {inst:fir_transpose/sum_r_reg[31][13]} .original_name {{sum_r_reg[31][13]}}}
@file 2365: catch {set_db {inst:fir_transpose/sum_r_reg[31][14]} .original_name {{sum_r_reg[31][14]}}}
@file 2366: catch {set_db {inst:fir_transpose/sum_r_reg[31][15]} .original_name {{sum_r_reg[31][15]}}}
@file 2367: catch {set_db {inst:fir_transpose/sum_r_reg[31][16]} .original_name {{sum_r_reg[31][16]}}}
@file 2368: catch {set_db {inst:fir_transpose/sum_r_reg[31][17]} .original_name {{sum_r_reg[31][17]}}}
@file 2369: catch {set_db {inst:fir_transpose/sum_r_reg[31][18]} .original_name {{sum_r_reg[31][18]}}}
@file 2370: catch {set_db {inst:fir_transpose/sum_r_reg[31][19]} .original_name {{sum_r_reg[31][19]}}}
@file 2371: catch {set_db {inst:fir_transpose/sum_r_reg[31][20]} .original_name {{sum_r_reg[31][20]}}}
@file 2372: catch {set_db {inst:fir_transpose/sum_r_reg[31][21]} .original_name {{sum_r_reg[31][21]}}}
@file 2373: catch {set_db {inst:fir_transpose/sum_r_reg[31][22]} .original_name {{sum_r_reg[31][22]}}}
#@ End verbose source ./syndb/final.wnm_attrs.tcl
@file 77: }
@file 78:
@file 79:
@file 80: # Reading NDR file
@file 81: source ./syndb/final.ndr.tcl
#@ Begin verbose source ./syndb/final.ndr.tcl (pre)
@file 1: # NDR attributes on nets
@@file 2: eval_legacy {
}
#@ End verbose source ./syndb/final.ndr.tcl
@file 82:
@file 83: # Reading Instance Attributes file
@file 84: pqos_eval { rcp::read_taf ./syndb/final.inst_attributes.taf.gz}
[final.inst_attributes.taf.gz]: empty.
@file 85:
@file 86: # Reading subdesign attributes file
@file 87: pqos_eval { rcp::read_taf ./syndb/final.subdesign_attributes.taf.gz}
[final.subdesign_attributes.taf.gz]: empty.
@file 88:
@file 89: # Reading minimum routing layer data file
@file 90: ################################################################################
@file 91: pqos_eval {rcp::load_min_layer_file ./syndb/final.min_layer {Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11} {1 2 3 4 5 6 7 8 9 10 11}}
%# Begin rcp::load_min_layer_file (12/06 23:19:20, mem=1464.39M)
Read 0 nets
%# End rcp::load_min_layer_file (12/06 23:19:20, total cpu=03:00:00, real=03:00:00, peak res=1156.45M, current mem=1464.39M)
@@file 92: eval_legacy {set edi_pe::pegConsiderMacroLayersUnblocked 1}
@@file 93: eval_legacy {set edi_pe::pegPreRouteWireWidthBasedDensityCalModel 1}
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
@file 94:
@file 95: set _t1 [clock seconds]
@file 96: puts [format  {%%%s End Genus to Innovus Setup (%s, real=%s)} \# [clock format $_t1 -format {%m/%d %H:%M:%S}] [clock format [expr {28800 + $_t1 - $_t0}] -format {%H:%M:%S}]]
%# End Genus to Innovus Setup (12/06 23:19:20, real=03:00:08)
@file 97:
#@ End verbose source ./syndb/final.invs_setup.tcl
@file 5:
@@file 6: set_db design_process_node 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
@file 7:
@@file 8: connect_global_net VSS -type tie_lo
@@file 9: connect_global_net VSS -type pg_pin -pin_base_name VSS -all 
@file 10:
@@file 11: connect_global_net VDD -type tie_hi
@@file 12: connect_global_net VDD -type pg_pin -pin_base_name VDD -all
@file 13:
@@file 14: read_io_file {../chip/chip.io}
Reading IO assignment file "../chip/chip.io" ...
**WARN: (IMPFP-669):	IO pin "Hlt" not found.
**WARN: (IMPFP-669):	IO pin "SCK" not found.
**WARN: (IMPFP-669):	IO pin "CS" not found.
**WARN: (IMPFP-669):	IO pin "MOSI" not found.
**WARN: (IMPFP-669):	IO pin "MISO" not found.
@file 15:
@@file 16: create_floorplan -stdcell_density_size  1 0.70 20 20 20 20
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.14
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.14
Adjusting core size to PlacementGrid : width :311.8 height : 311.22
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
@file 17:
@@file 18: add_rings -around user_defined \
    -type core_rings \
    -nets {VSS VDD} \
    -center 1 \
    -offset 0 \
    -width 4 \
    -spacing 2 \
    -layer {bottom Metal9 top Metal9 right Metal8 left Metal8}
#% Begin add_rings (date=12/06 23:19:20, mem=1156.9M)


viaInitial starts at Wed Dec  6 23:19:20 2023
viaInitial ends at Wed Dec  6 23:19:20 2023
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1464.4M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=12/06 23:19:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1159.1M, current mem=1159.1M)
@file 26:
@@file 27: add_stripes \
  -layer Metal9 \
  -direction horizontal \
  -width 2 \
  -spacing 1 \
  -start_offset 10 \
  -set_to_set_distance 20 \
  -nets {VSS VDD}
#% Begin add_stripes (date=12/06 23:19:20, mem=1159.1M)

Initialize fgc environment(mem: 1465.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Stripe generation is complete.
vias are now being generated.
add_stripes created 30 wires.
ViaGen created 60 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via8  |       60       |        0       |
| Metal9 |       30       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=12/06 23:19:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1160.0M, current mem=1160.0M)
@file 35:
@@file 36: add_stripes \
  -layer Metal8 \
  -direction vertical \
  -width 2 \
  -spacing 1 \
  -start_offset 10 \
  -set_to_set_distance 20 \
  -nets {VSS VDD}
#% Begin add_stripes (date=12/06 23:19:20, mem=1160.0M)

Initialize fgc environment(mem: 1465.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.4M)
Stripe generation is complete.
vias are now being generated.
add_stripes created 30 wires.
ViaGen created 510 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |       30       |       NA       |
|  Via8  |       510      |        0       |
+--------+----------------+----------------+
#% End add_stripes (date=12/06 23:19:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1160.0M, current mem=1160.0M)
@file 44:
@@file 45: route_special \
    -connect {core_pin pad_pin} \
    -core_pin_target {first_after_row_end} \
     -pad_pin_target {nearest_target} \
    -nets {VDD VSS} \
    -allow_layer_change 1 \
    -pad_pin_layer_range {Metal1(1) Metal9(9)} 
#% Begin route_special (date=12/06 23:19:20, mem=1160.0M)
*** Begin SPECIAL ROUTE on Wed Dec  6 23:19:20 2023 ***
SPECIAL ROUTE ran on directory: /home/ebapinis/ECE_574_Proj/layout
SPECIAL ROUTE ran on machine: arc-schaumont-class-vm (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.39Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectStripe set to false
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteMaxPadPinLayer set to 9
srouteMinPadPinLayer set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2847.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 585 macros, 60 used
Read in 60 components
  60 core components: 60 unplaced, 0 placed, 0 fixed
Read in 25 physical pins
  25 physical pins: 0 unplaced, 0 placed, 25 fixed
Read in 42 logical pins
Read in 67 nets
Read in 2 special nets, 2 routed
Read in 145 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Core ports routed: 366
  Number of Followpin connections: 183
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2852.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 25 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 549 wires.
ViaGen created 21777 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       549      |       NA       |
|  Via1  |      3111      |        0       |
|  Via2  |      3111      |        0       |
|  Via3  |      3111      |        0       |
|  Via4  |      3111      |        0       |
|  Via5  |      3111      |        0       |
|  Via6  |      3111      |        0       |
|  Via7  |      3111      |        0       |
+--------+----------------+----------------+
#% End route_special (date=12/06 23:19:21, total cpu=0:00:01.1, real=0:00:01.0, peak res=1186.9M, current mem=1171.6M)
@file 52:
@file 53:
@file 54: #-----------------------------------------------------------------------
@file 55: # Pre-placement timing check
@file 56: #-----------------------------------------------------------------------
@file 57:
@@file 58: check_timing
###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Wed Dec  6 23:19:21 2023
#  Design:            fir_transpose
#  Command:           check_timing
###############################################################
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1498.59 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1570.46)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 31714
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1708.05 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1671.44 CPU=0:00:03.3 REAL=0:00:04.0)
    -------------------------------------------------------------------------------  
                                 TIMING CHECK SUMMARY                                
    -------------------------------------------------------------------------------  
     Warning                            Warning Description              Number of   
                                                                         Warnings    
    -------------------------------------------------------------------------------  
    ideal_clock_waveform     Clock waveform is ideal                    1
    no_drive                 No drive assertion                         43
    uncons_endpoint          Unconstrained signal arriving at end point 1133
    -------------------------------------------------------------------------------
@@file 59: time_design -pre_place -report_prefix preplace -report_dir reports/STA
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
*** time_design #1 [begin] : totSession cpu/real = 0:00:32.4/0:00:38.1 (0.9), mem = 1661.9M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-7319):	set_db delaycal_ignore_net_load true detected, reverting to false for non PrePlace flow
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1763.84 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1763.84)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 31714
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1867.68 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1831.06 CPU=0:00:03.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:37.3 mem=1831.1M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.942  |  0.942  |  1.652  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

Density: 69.955%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir reports/STA
Total CPU time: 5.51 sec
Total Real time: 6.0 sec
Total Memory Usage: 1776.566406 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:05.4/0:00:05.3 (1.0), totSession cpu/real = 0:00:37.7/0:00:43.4 (0.9), mem = 1776.6M
@file 60:
@file 61: #-----------------------------------------------------------------------
@file 62: ## Placement and Pre CTS optimization
@file 63: #-----------------------------------------------------------------------
@file 64:
@@file 65: place_opt_design -report_dir reports/STA
**INFO: User settings:
delaycal_default_net_delay                     1000ps
delaycal_default_net_load                      0.5pf
delaycal_enable_high_fanout                    true
delaycal_ignore_net_load                       false
delaycal_input_transition_delay                0.1ps
delaycal_socv_accuracy_mode                    low
delaycal_use_default_delay_limit               1000
setAnalysisMode -cts                           preCTS
setDelayCalMode -engine                        aae
design_bottom_routing_layer                    Metal2
design_process_node                            45
extract_rc_coupling_cap_threshold              0.1
extract_rc_layer_independent                   1
extract_rc_relative_cap_threshold              1.0
extract_rc_total_cap_threshold                 0.0
place_global_reorder_scan                      false
getAnalysisMode -cts                           preCTS
getDelayCalMode -engine                        aae
get_power_analysis_mode -report_power_quiet    false
getAnalysisMode -cts                           preCTS
*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:46.7/0:00:52.4 (0.9), mem = 1776.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.8/0:00:52.5 (0.9), mem = 1792.6M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 15.71% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 62 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:01.0) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 26951 (85.2%) nets
3		: 2143 (6.8%) nets
4     -	14	: 2226 (7.0%) nets
15    -	39	: 285 (0.9%) nets
40    -	79	: 2 (0.0%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 2 (0.0%) nets
640   -	1279	: 12 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=23360 (0 fixed + 23360 movable) #buf cell=0 #inv cell=684 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=31623 #term=90962 #term/net=2.88, #fixedIo=25, #floatIo=0, #fixedPin=25, #floatPin=42
stdCell: 23360 single + 0 double + 0 multi
Total standard cell length = 39.6174 (mm), area = 0.0677 (mm^2)
Average module density = 0.698.
Density for the design = 0.698.
       = stdcell_area 198087 sites (67746 um^2) / alloc_area 283738 sites (97038 um^2).
Pin Density = 0.3206.
            = total # of pins 90962 / total area 283738.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.741e+04 (6.23e+03 1.12e+04)
              Est.  stn bbox = 2.070e+04 (7.86e+03 1.28e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1881.6M
Iteration  2: Total net bbox = 1.741e+04 (6.23e+03 1.12e+04)
              Est.  stn bbox = 2.070e+04 (7.86e+03 1.28e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1881.6M
*** Finished SKP initialization (cpu=0:00:03.6, real=0:00:03.0)***
Iteration  3: Total net bbox = 1.604e+04 (7.84e+03 8.20e+03)
              Est.  stn bbox = 2.590e+04 (1.29e+04 1.30e+04)
              cpu = 0:00:05.5 real = 0:00:05.0 mem = 2091.4M
Iteration  4: Total net bbox = 1.550e+05 (7.80e+04 7.70e+04)
              Est.  stn bbox = 2.110e+05 (1.06e+05 1.05e+05)
              cpu = 0:00:07.8 real = 0:00:08.0 mem = 2147.1M
Iteration  5: Total net bbox = 1.550e+05 (7.80e+04 7.70e+04)
              Est.  stn bbox = 2.110e+05 (1.06e+05 1.05e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2147.1M
Iteration  6: Total net bbox = 2.179e+05 (1.05e+05 1.13e+05)
              Est.  stn bbox = 2.850e+05 (1.38e+05 1.47e+05)
              cpu = 0:00:06.3 real = 0:00:07.0 mem = 2096.1M

Iteration  7: Total net bbox = 2.412e+05 (1.20e+05 1.21e+05)
              Est.  stn bbox = 3.120e+05 (1.55e+05 1.57e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 2096.2M
Iteration  8: Total net bbox = 2.412e+05 (1.20e+05 1.21e+05)
              Est.  stn bbox = 3.120e+05 (1.55e+05 1.57e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2096.2M
Iteration  9: Total net bbox = 2.630e+05 (1.31e+05 1.32e+05)
              Est.  stn bbox = 3.382e+05 (1.69e+05 1.70e+05)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 2091.8M
Iteration 10: Total net bbox = 2.630e+05 (1.31e+05 1.32e+05)
              Est.  stn bbox = 3.382e+05 (1.69e+05 1.70e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2091.8M
Iteration 11: Total net bbox = 2.688e+05 (1.35e+05 1.34e+05)
              Est.  stn bbox = 3.441e+05 (1.72e+05 1.72e+05)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 2097.4M
Iteration 12: Total net bbox = 2.688e+05 (1.35e+05 1.34e+05)
              Est.  stn bbox = 3.441e+05 (1.72e+05 1.72e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2097.4M
Iteration 13: Total net bbox = 2.768e+05 (1.39e+05 1.38e+05)
              Est.  stn bbox = 3.490e+05 (1.75e+05 1.74e+05)
              cpu = 0:00:10.5 real = 0:00:10.0 mem = 2105.4M
Iteration 14: Total net bbox = 2.768e+05 (1.39e+05 1.38e+05)
              Est.  stn bbox = 3.490e+05 (1.75e+05 1.74e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2105.4M
Finished Global Placement (cpu=0:00:41.6, real=0:00:42.0, mem=2105.4M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
*** Starting place_detail (0:01:30 mem=2105.4M) ***
Total net bbox length = 2.768e+05 (1.387e+05 1.381e+05) (ext = 1.432e+04)
Move report: Detail placement moves 23360 insts, mean move: 0.86 um, max move: 38.70 um 
	Max move on inst (g883023): (188.74, 172.33) --> (177.40, 144.97)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2084.5MB
Summary Report:
Instances move: 23360 (out of 23360 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 38.70 um (Instance: g883023) (188.744, 172.327) -> (177.4, 144.97)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 2.749e+05 (1.373e+05 1.375e+05) (ext = 1.411e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2084.5MB
*** Finished place_detail (0:01:33 mem=2084.5M) ***
*** Finished Initial Placement (cpu=0:00:44.9, real=0:00:46.0, mem=2030.5M) ***
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_default
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 31605 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 31605
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31605 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.327472e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        18( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        19( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.87 seconds, mem = 2069.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   90877 
[NR-eGR]  Metal2   (2V)        134420  129300 
[NR-eGR]  Metal3   (3H)        157493    9625 
[NR-eGR]  Metal4   (4V)         46225    1911 
[NR-eGR]  Metal5   (5H)         17148      56 
[NR-eGR]  Metal6   (6V)           605       2 
[NR-eGR]  Metal7   (7H)            88       0 
[NR-eGR]  Metal8   (8V)             0       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       355979  231771 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 274878um
[NR-eGR] Total length: 355979um, number of vias: 231771
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4527um, number of vias: 3206
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.50 seconds, mem = 2090.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.0, real=0:00:01.0)***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 15.71% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:0:48
***** Total real time  0:0:49
Tdgp not successfully inited but do clear! skip clearing
**place_design ... cpu = 0: 0:48, real = 0: 0:49, mem = 2005.1M **
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1133
Multi-Bit FF Count           :            0
Total Bit Count              :         1133
Total FF Count               :         1133
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      333.106
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1133                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          95.42            113                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:48.7/0:00:50.3 (1.0), totSession cpu/real = 0:01:35.5/0:01:42.7 (0.9), mem = 2005.1M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1430.4M, totSessionCpu=0:01:35 **
**WARN: (IMPOPT-576):	42 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.5/0:01:42.8 (0.9), mem = 2005.1M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	Reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_value[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_value[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_value[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1438.7M, totSessionCpu=0:01:36 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2013.12 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 31605 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 31605
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31605 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383987e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        16( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        16( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   90877 
[NR-eGR]  Metal2   (2V)        135698  129240 
[NR-eGR]  Metal3   (3H)        158670    9757 
[NR-eGR]  Metal4   (4V)         48492    2026 
[NR-eGR]  Metal5   (5H)         17867      74 
[NR-eGR]  Metal6   (6V)           962       5 
[NR-eGR]  Metal7   (7H)            74       0 
[NR-eGR]  Metal8   (8V)             0       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       361764  231979 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 274878um
[NR-eGR] Total length: 361764um, number of vias: 231979
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4996um, number of vias: 3201
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.04 sec, Real: 1.49 sec, Curr Mem: 2028.72 MB )
Extraction called for design 'fir_transpose' of instances=23360 and nets=31719 using extraction engine 'pre_route' .
pre_route RC Extraction called for design fir_transpose.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2014.719M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2021.75)
Total number of fetched objects 31656
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2048.95 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2048.95 CPU=0:00:04.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:06.0 totSessionCpu=0:01:44 mem=2049.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.185  |
|           TNS (ns):|-961.797 |
|    Violating Paths:|   550   |
|          All Paths:|  1969   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -1.069   |     13 (13)      |
|   max_tran     |   3304 (13107)   |   -3.760   |   3304 (15103)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.813%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 1480.2M, totSessionCpu=0:01:44 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.5/0:00:09.4 (0.9), totSession cpu/real = 0:01:44.0/0:01:52.2 (0.9), mem = 2021.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2021.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2021.0M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:44.3/0:01:52.5 (0.9), mem = 2021.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:44.5/0:01:52.7 (0.9), mem = 2217.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:45.1/0:01:53.2 (0.9), mem = 2217.8M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:46.6/0:01:54.9 (0.9), mem = 2138.9M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:46.9/0:01:55.1 (0.9), mem = 2138.9M
Info: 1 clock net  excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.81%|        -|  -2.185|-961.797|   0:00:00.0| 2196.1M|
|   70.38%|      198|  -0.061|  -0.966|   0:00:03.0| 2237.8M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=2237.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.0/0:00:05.1 (1.0), totSession cpu/real = 0:01:52.0/0:02:00.2 (0.9), mem = 2150.7M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:52.0/0:02:00.2 (0.9), mem = 2150.7M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   491|  2539|    -1.14|     1|     1|    -0.24|     0|     0|     0|     0|    -0.06|    -0.97|       0|       0|       0| 70.38%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.58|     0.00|      22|       0|       6| 70.43%| 0:00:01.0|  2258.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.58|     0.00|       0|       0|       0| 70.43%| 0:00:00.0|  2258.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2258.6M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:54.6/0:02:02.8 (0.9), mem = 2164.5M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:19, real = 0:00:20, mem = 1606.5M, totSessionCpu=0:01:55 **

Active setup views:
 func_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:54.9/0:02:03.1 (0.9), mem = 2202.7M
*info: 1 clock net excluded
*info: 61 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+--------+---------+------------+--------+------------+---------+-------------------------------+
|   0.000|   0.000|   70.43%|   0:00:00.0| 2221.8M|func_default|       NA| NA                            |
+--------+--------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2221.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2221.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:56.4/0:02:04.6 (0.9), mem = 2162.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:56.6/0:02:04.9 (0.9), mem = 2219.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.43
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.43%|        -|   0.000|   0.000|   0:00:00.0| 2221.9M|
|   70.43%|        0|   0.000|   0.000|   0:00:01.0| 2222.9M|
|   70.43%|        0|   0.000|   0.000|   0:00:00.0| 2222.9M|
|   70.42%|        1|   0.000|   0.000|   0:00:00.0| 2243.0M|
|   70.18%|      188|   0.000|   0.000|   0:00:04.0| 2253.5M|
|   70.18%|        6|   0.000|   0.000|   0:00:00.0| 2253.5M|
|   70.18%|        0|   0.000|   0.000|   0:00:00.0| 2253.5M|
|   70.18%|        0|   0.000|   0.000|   0:00:00.0| 2253.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:02:02.8/0:02:11.0 (0.9), mem = 2253.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2168.46M, totSessionCpu=0:02:03).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:03.2/0:02:11.4 (0.9), mem = 2168.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  func_default
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 31824 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 31824
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31824 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.485031e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        17( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        18( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.81 seconds, mem = 2199.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
Iteration  7: Total net bbox = 2.572e+05 (1.26e+05 1.31e+05)
              Est.  stn bbox = 3.426e+05 (1.68e+05 1.75e+05)
              cpu = 0:00:05.4 real = 0:00:05.0 mem = 2339.2M
Iteration  8: Total net bbox = 2.691e+05 (1.32e+05 1.37e+05)
              Est.  stn bbox = 3.545e+05 (1.74e+05 1.80e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 2310.2M
Iteration  9: Total net bbox = 2.678e+05 (1.32e+05 1.36e+05)
              Est.  stn bbox = 3.517e+05 (1.73e+05 1.79e+05)
              cpu = 0:00:06.2 real = 0:00:06.0 mem = 2311.8M
Iteration 10: Total net bbox = 2.898e+05 (1.44e+05 1.46e+05)
              Est.  stn bbox = 3.731e+05 (1.85e+05 1.88e+05)
              cpu = 0:00:26.7 real = 0:00:26.0 mem = 2343.5M
Iteration 11: Total net bbox = 2.851e+05 (1.42e+05 1.43e+05)
              Est.  stn bbox = 3.677e+05 (1.83e+05 1.85e+05)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 2341.5M
Move report: Timing Driven Placement moves 23579 insts, mean move: 5.99 um, max move: 223.86 um 
	Max move on inst (FE_OFC134_n_10): (300.20, 30.40) --> (269.55, 223.61)

Finished Incremental Placement (cpu=0:00:52.6, real=0:00:53.0, mem=2325.5M)
*** Starting place_detail (0:02:57 mem=2325.5M) ***
Total net bbox length = 3.070e+05 (1.546e+05 1.524e+05) (ext = 1.526e+04)
Move report: Detail placement moves 23579 insts, mean move: 0.56 um, max move: 45.05 um 
	Max move on inst (g879601): (191.14, 208.14) --> (146.20, 208.24)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2293.5MB
Summary Report:
Instances move: 23579 (out of 23579 movable)
Instances flipped: 0
Mean displacement: 0.56 um
Max displacement: 45.05 um (Instance: g879601) (191.143, 208.138) -> (146.2, 208.24)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: NOR3BX1
Total net bbox length = 3.046e+05 (1.527e+05 1.519e+05) (ext = 1.504e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2293.5MB
*** Finished place_detail (0:02:59 mem=2293.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 31824 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 31824
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31824 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.493359e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.14 seconds, mem = 2278.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91315 
[NR-eGR]  Metal2   (2V)        137283  130557 
[NR-eGR]  Metal3   (3H)        163742    9247 
[NR-eGR]  Metal4   (4V)         51234    2016 
[NR-eGR]  Metal5   (5H)         20026      52 
[NR-eGR]  Metal6   (6V)           740       0 
[NR-eGR]  Metal7   (7H)             0       0 
[NR-eGR]  Metal8   (8V)             0       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       373026  233187 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 304603um
[NR-eGR] Total length: 373026um, number of vias: 233187
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4576um, number of vias: 3170
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.50 seconds, mem = 2287.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:57.0, real=0:00:58.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2199.4M)
Extraction called for design 'fir_transpose' of instances=23579 and nets=31938 using extraction engine 'pre_route' .
pre_route RC Extraction called for design fir_transpose.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2199.352M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:01:26, real = 0:01:28, mem = 1619.8M, totSessionCpu=0:03:01 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2193.45)
Total number of fetched objects 31875
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2228.65 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2228.65 CPU=0:00:04.2 REAL=0:00:05.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:03.2/0:01:04.4 (1.0), totSession cpu/real = 0:03:06.4/0:03:15.8 (1.0), mem = 2228.6M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:07.5/0:03:16.9 (1.0), mem = 2279.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.18%|        -|   0.000|   0.000|   0:00:00.0| 2279.7M|
|   70.06%|       28|   0.000|   0.000|   0:00:20.0| 2612.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.06
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:21.1) (real = 0:00:21.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:21.1/0:00:21.1 (1.0), totSession cpu/real = 0:03:28.7/0:03:38.0 (1.0), mem = 2612.1M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=2281.98M, totSessionCpu=0:03:29).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:29.1/0:03:38.4 (1.0), mem = 2339.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.06
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.06%|        -|   0.000|   0.000|   0:00:00.0| 2339.2M|
|   70.06%|        0|   0.000|   0.000|   0:00:00.0| 2339.2M|
|   70.06%|        0|   0.000|   0.000|   0:00:01.0| 2339.2M|
|   70.05%|       11|   0.000|   0.000|   0:00:01.0| 2362.8M|
|   70.05%|        0|   0.000|   0.000|   0:00:00.0| 2362.8M|
|   70.05%|        0|   0.000|   0.000|   0:00:00.0| 2362.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.05
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 12 skipped = 0, called in commitmove = 11, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** Starting place_detail (0:03:31 mem=2362.8M) ***
Total net bbox length = 3.071e+05 (1.544e+05 1.527e+05) (ext = 1.504e+04)
Move report: Detail placement moves 170 insts, mean move: 0.92 um, max move: 4.62 um 
	Max move on inst (FE_OFC412_din_r_2): (261.20, 121.03) --> (262.40, 124.45)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2349.9MB
Summary Report:
Instances move: 170 (out of 23573 movable)
Instances flipped: 0
Mean displacement: 0.92 um
Max displacement: 4.62 um (Instance: FE_OFC412_din_r_2) (261.2, 121.03) -> (262.4, 124.45)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 3.072e+05 (1.544e+05 1.528e+05) (ext = 1.504e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2349.9MB
*** Finished place_detail (0:03:32 mem=2349.9M) ***
*** maximum move = 4.62 um ***
*** Finished re-routing un-routed nets (2346.9M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2362.9M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:03:32.2/0:03:41.6 (1.0), mem = 2362.9M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2282.80M, totSessionCpu=0:03:32).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:32.5/0:03:41.8 (1.0), mem = 2282.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|   145|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.40|     0.00|       0|       0|       0| 70.05%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.40|     0.00|       3|       0|       4| 70.06%| 0:00:01.0|  2459.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.40|     0.00|       0|       0|       0| 70.06%| 0:00:00.0|  2459.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2459.0M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.9 (1.0), totSession cpu/real = 0:03:34.3/0:03:43.7 (1.0), mem = 2281.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:03:34 mem=2281.9M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2281.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 4 insts, mean move: 1.10 um, max move: 2.00 um 
	Max move on inst (FE_OFC442_din_r_10): (229.60, 52.63) --> (227.60, 52.63)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2254.8MB
Summary Report:
Instances move: 4 (out of 23576 movable)
Instances flipped: 0
Mean displacement: 1.10 um
Max displacement: 2.00 um (Instance: FE_OFC442_din_r_10) (229.6, 52.63) -> (227.6, 52.63)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2254.8MB
*** Finished place_detail (0:03:35 mem=2254.8M) ***
Register exp ratio and priority group on 0 nets on 31872 nets : 

Active setup views:
 func_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fir_transpose' of instances=23576 and nets=31935 using extraction engine 'pre_route' .
pre_route RC Extraction called for design fir_transpose.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2267.453M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2261.47)
Total number of fetched objects 31872
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2288.67 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2288.67 CPU=0:00:04.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:03:41 mem=2288.7M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 31821 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 31821
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31821 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.483219e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.84 sec, Curr Mem: 2296.68 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir reports/STA
**opt_design ... cpu = 0:02:06, real = 0:02:09, mem = 1682.2M, totSessionCpu=0:03:42 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.399  |  0.399  |  1.128  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.057%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:02:07, real = 0:02:10, mem = 1682.5M, totSessionCpu=0:03:43 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.399 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1133
Multi-Bit FF Count           :            0
Total Bit Count              :         1133
Total FF Count               :         1133
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      333.106
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1133                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         128.18            131          0.000 ns          0.399 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:02:57, real = 0:03:01, mem = 2158.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          42  %s : Net has unplaced terms or is connec...
*** Message Summary: 43 warning(s), 2 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:02:57.0/0:03:01.7 (1.0), totSession cpu/real = 0:03:43.7/0:03:54.0 (1.0), mem = 2158.9M
@file 66: #place_opt_design -incremental_timing -report_dir reports/STA
@file 67:
@@file 68: set_db add_tieoffs_cells { TIEHI TIELO }
@@file 69: add_tieoffs
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (TIEHI) placed: 0  
INFO: Total Number of Tie Cells (TIELO) placed: 0  
@file 70:
@file 71: #-----------------------------------------------------------------------
@file 72: ## Pre Clock tree timing analysis
@file 73: #-----------------------------------------------------------------------
@file 74:
@@file 75: time_design -pre_cts -report_dir reports/STA
*** time_design #2 [begin] : totSession cpu/real = 0:03:43.9/0:03:54.3 (1.0), mem = 2158.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2158.9M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.399  |  0.399  |  1.128  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.057%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir reports/STA
Total CPU time: 1.75 sec
Total Real time: 2.0 sec
Total Memory Usage: 2159.054688 Mbytes
*** time_design #2 [finish] : cpu/real = 0:00:01.8/0:00:02.3 (0.7), totSession cpu/real = 0:03:45.7/0:03:56.6 (1.0), mem = 2159.1M
@file 76:
@file 77: #-----------------------------------------------------------------------
@file 78: ## Clock Tree Synthesis
@file 79: #-----------------------------------------------------------------------
@@file 80: set_db cts_inverter_cells {CLKINVX12 CLKINVX16 CLKINVX4}
@@file 81: set_db cts_buffer_cells {CLKBUFX16 CLKBUFX12 CLKBUFX4}
@@file 82: set_db cts_update_io_latency false
**WARN: (IMPDBTCL-299):	The attribute 'cts_update_io_latency' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors. It should be changed to the new name of 'cts_update_clock_latency'.
@file 83:
@@file 84: clock_design
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:03:45.8/0:03:56.7 (1.0), mem = 2149.5M
Runtime...
**INFO: User's settings:
delaycal_default_net_delay                                     1000ps
delaycal_default_net_load                                      0.5pf
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_input_transition_delay                                0.1ps
delaycal_socv_accuracy_mode                                    low
delaycal_use_default_delay_limit                               1000
setAnalysisMode -cts                                           preCTS
setDelayCalMode -engine                                        aae
design_bottom_routing_layer                                    Metal2
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_layer_independent                                   1
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { func_default }
opt_view_pruning_setup_views_active_list                       { func_default }
opt_view_pruning_setup_views_persistent_list                   { func_default}
opt_view_pruning_tdgr_setup_views_persistent_list              { func_default}
place_global_reorder_scan                                      false
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                9.9
getAnalysisMode -cts                                           preCTS
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           preCTS
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_const
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for Clk...
  clock_tree Clk contains 1133 sinks and 0 clock gates.
Extracting original clock gating for Clk done.
The skew group Clk/default_const was created. It contains 1133 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2149.5M, init mem=2149.5M)
*info: Placed = 23576         
*info: Unplaced = 0           
Placement Density:70.06%(67982/97038)
Placement Density (including fixed std cells):70.06%(67982/97038)
Finished check_place (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2149.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property cts_update_clock_latency is false

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:55.5/0:04:06.4 (1.0), mem = 2149.5M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1133 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1133 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2143.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 31821 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 31821
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31821 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.483219e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91309 
[NR-eGR]  Metal2   (2V)        137231  130448 
[NR-eGR]  Metal3   (3H)        163175    9267 
[NR-eGR]  Metal4   (4V)         50916    2039 
[NR-eGR]  Metal5   (5H)         19866      57 
[NR-eGR]  Metal6   (6V)           705       0 
[NR-eGR]  Metal7   (7H)             0       0 
[NR-eGR]  Metal8   (8V)             0       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       371892  233120 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307415um
[NR-eGR] Total length: 371892um, number of vias: 233120
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4563um, number of vias: 3179
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.00 sec, Real: 1.46 sec, Curr Mem: 2157.19 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.1 real=0:00:01.5)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_route_type is set for at least one object
    cts_update_clock_latency: false (default: true)
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree Clk:
Non-default attributes:
  Public non-default attributes:
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     CLKBUFX16 CLKBUFX12 CLKBUFX4 
  Inverters:   CLKINVX16 CLKINVX12 CLKINVX4 
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 97024.716um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner default_dc:both, late and power domain auto-default:
  Slew time target (leaf):    0.030ns
  Slew time target (trunk):   0.030ns
  Slew time target (top):     0.031ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.020ns
  Buffer max distance: 421.333um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=421.333um, saturatedSlew=0.026ns, speed=12392.147um per ns, cellArea=16.234um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=358.667um, saturatedSlew=0.026ns, speed=16011.919um per ns, cellArea=15.256um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=430.400um, saturatedSlew=0.026ns, speed=6274.052um per ns, cellArea=30.195um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=430.400um, saturatedSlew=0.026ns, speed=6283.212um per ns, cellArea=28.606um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group Clk/default_const:
  Sources:                     pin Clk
  Total number of sinks:       1133
  Delay constrained sinks:     1133
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_dc:both.late:
  Skew target:                 0.020ns
Primary reporting skew groups are:
skew_group Clk/default_const with 1133 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.5 real=0:00:02.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree Clk...
          Clock tree timing engine global stage delay update for default_dc:both.late...
          Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree Clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      hp wire lengths  : top=0.000um, trunk=483.590um, leaf=2139.560um, total=2623.150um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX16: 15 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:03:59 mem=2152.5M) ***
Total net bbox length = 3.097e+05 (1.557e+05 1.540e+05) (ext = 1.517e+04)
Move report: Detail placement moves 98 insts, mean move: 1.63 um, max move: 4.02 um 
	Max move on inst (g859156__1881): (287.60, 79.99) --> (288.20, 83.41)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2134.8MB
Summary Report:
Instances move: 98 (out of 23591 movable)
Instances flipped: 0
Mean displacement: 1.63 um
Max displacement: 4.02 um (Instance: g859156__1881) (287.6, 79.99) -> (288.2, 83.41)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: XNOR2X1
Total net bbox length = 3.098e+05 (1.557e+05 1.540e+05) (ext = 1.517e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2134.8MB
*** Finished place_detail (0:04:00 mem=2134.8M) ***
    ClockRefiner summary
    All clock instances: Moved 22, flipped 9 and cell swapped 0 (out of a total of 1148).
    The largest move was 3.8 um for sum_r_reg[23][8].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for default_dc:both.late...
    Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.2,1.94)              1
    [1.94,2.68)             0
    [2.68,3.42)             2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (107.800,76.570)     (107.800,73.150)     CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX16) at (107.800,73.150), in power domain auto-default
        3.4          (90.600,196.270)     (94.000,196.270)     CTS_ccl_a_buf_00006 (a lib_cell CLKBUFX16) at (94.000,196.270), in power domain auto-default
        1.2          (111.600,76.570)     (112.800,76.570)     CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX16) at (112.800,76.570), in power domain auto-default
        0            (162.482,234.708)    (162.482,234.708)    CTS_ccl_a_buf_00008 (a lib_cell CLKBUFX16) at (161.000,233.890), in power domain auto-default
        0            (90.082,279.167)     (90.082,279.167)     CTS_ccl_a_buf_00007 (a lib_cell CLKBUFX16) at (88.600,278.350), in power domain auto-default
        0            (262.082,282.587)    (262.082,282.587)    CTS_ccl_a_buf_00013 (a lib_cell CLKBUFX16) at (260.600,281.770), in power domain auto-default
        0            (220.683,197.088)    (220.683,197.088)    CTS_ccl_a_buf_00011 (a lib_cell CLKBUFX16) at (219.200,196.270), in power domain auto-default
        0            (276.283,214.188)    (276.283,214.188)    CTS_ccl_a_buf_00012 (a lib_cell CLKBUFX16) at (274.800,213.370), in power domain auto-default
        0            (218.482,239.912)    (218.482,239.912)    CTS_ccl_a_buf_00009 (a lib_cell CLKBUFX16) at (217.000,239.020), in power domain auto-default
        0            (90.082,197.088)     (90.082,197.088)     CTS_ccl_a_buf_00015 (a lib_cell CLKBUFX16) at (88.600,196.270), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.2 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.372pF, total=0.433pF
      wire lengths     : top=0.000um, trunk=931.495um, leaf=4814.485um, total=5745.980um
      hp wire lengths  : top=0.000um, trunk=487.010um, leaf=2141.960um, total=2628.970um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.032ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 5 <= 0.030ns} {1 <= 0.032ns, 1 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX16: 15 
    Primary reporting skew groups after 'Clustering':
      skew_group Clk/default_const: insertion delay [min=0.055, max=0.071, avg=0.064, sd=0.004], skew [0.017 vs 0.020], 100% {0.055, 0.071} (wid=0.015 ws=0.011) (gid=0.057 gs=0.006)
    Skew group summary after 'Clustering':
      skew_group Clk/default_const: insertion delay [min=0.055, max=0.071, avg=0.064, sd=0.004], skew [0.017 vs 0.020], 100% {0.055, 0.071} (wid=0.015 ws=0.011) (gid=0.057 gs=0.006)
    Legalizer API calls during this step: 172 succeeded with high effort: 172 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.9 real=0:00:02.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        16 (unrouted=16, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 31934 (unrouted=114, trialRouted=31820, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=96, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 16 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 16 nets for routing of which 16 have one or more fixed wires.
(ccopt eGR): Start to route 16 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 42836 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 42836
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 31836 nets ( ignored 31820 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 16 clock nets ( 16 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 16 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.625900e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.343090e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.034550e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.229661e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.266255e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.322856e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91339 
[NR-eGR]  Metal2   (2V)        135727  129788 
[NR-eGR]  Metal3   (3H)        163555    9882 
[NR-eGR]  Metal4   (4V)         52782    2094 
[NR-eGR]  Metal5   (5H)         20158      93 
[NR-eGR]  Metal6   (6V)           708      34 
[NR-eGR]  Metal7   (7H)             0      34 
[NR-eGR]  Metal8   (8V)             2      34 
[NR-eGR]  Metal9   (9H)            52      35 
[NR-eGR]  Metal10  (10V)           93       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       373077  233333 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 309773um
[NR-eGR] Total length: 373077um, number of vias: 233333
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5748um, number of vias: 3392
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1163 
[NR-eGR]  Metal2   (2V)           922  1364 
[NR-eGR]  Metal3   (3H)          2503   637 
[NR-eGR]  Metal4   (4V)          1881    55 
[NR-eGR]  Metal5   (5H)           292    36 
[NR-eGR]  Metal6   (6V)             3    34 
[NR-eGR]  Metal7   (7H)             0    34 
[NR-eGR]  Metal8   (8V)             2    34 
[NR-eGR]  Metal9   (9H)            52    35 
[NR-eGR]  Metal10  (10V)           93     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         5748  3392 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2939um
[NR-eGR] Total length: 5748um, number of vias: 3392
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5748um, number of vias: 3392
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.90 sec, Curr Mem: 2143.82 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:        16 (unrouted=0, trialRouted=0, noStatus=0, routed=16, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 31934 (unrouted=114, trialRouted=31820, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=96, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:04:00.9/0:04:12.8 (1.0), mem = 2143.8M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 16  Num Prerouted Wires = 3391
[NR-eGR] Read 31836 nets ( ignored 16 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 31820
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31820 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.441495e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.86 seconds, mem = 2170.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91339 
[NR-eGR]  Metal2   (2V)        134988  129607 
[NR-eGR]  Metal3   (3H)        160569   10359 
[NR-eGR]  Metal4   (4V)         52843    2575 
[NR-eGR]  Metal5   (5H)         23173     146 
[NR-eGR]  Metal6   (6V)          1440      36 
[NR-eGR]  Metal7   (7H)            19      34 
[NR-eGR]  Metal8   (8V)             2      34 
[NR-eGR]  Metal9   (9H)            52      35 
[NR-eGR]  Metal10  (10V)           93       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       373180  234165 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 309773um
[NR-eGR] Total length: 373180um, number of vias: 234165
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.55 seconds, mem = 2157.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.4 (0.7), totSession cpu/real = 0:04:01.9/0:04:14.2 (1.0), mem = 2157.5M
    Congestion Repair done. (took cpu=0:00:01.1 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.9 real=0:00:02.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'fir_transpose' of instances=23591 and nets=31950 using extraction engine 'pre_route' .
pre_route RC Extraction called for design fir_transpose.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2157.469M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_dc:both.late...
  Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
    sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
    misc counts      : r=1, pp=0
    cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
    cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
    sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.372pF, total=0.433pF
    wire lengths     : top=0.000um, trunk=931.495um, leaf=4814.485um, total=5745.980um
    hp wire lengths  : top=0.000um, trunk=487.010um, leaf=2141.960um, total=2628.970um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
    Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.032ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 6 <= 0.030ns} {0 <= 0.032ns, 1 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX16: 15 
  Primary reporting skew groups after clustering cong repair call:
    skew_group Clk/default_const: insertion delay [min=0.054, max=0.071, avg=0.064, sd=0.004], skew [0.017 vs 0.020], 100% {0.054, 0.071} (wid=0.015 ws=0.011) (gid=0.057 gs=0.006)
  Skew group summary after clustering cong repair call:
    skew_group Clk/default_const: insertion delay [min=0.054, max=0.071, avg=0.064, sd=0.004], skew [0.017 vs 0.020], 100% {0.054, 0.071} (wid=0.015 ws=0.011) (gid=0.057 gs=0.006)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.2 real=0:00:03.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:04.2 real=0:00:05.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.371pF, total=0.434pF
      wire lengths     : top=0.000um, trunk=955.705um, leaf=4816.146um, total=5771.851um
      hp wire lengths  : top=0.000um, trunk=487.010um, leaf=2146.235um, total=2633.245um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX16: 15 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.371pF, total=0.434pF
      wire lengths     : top=0.000um, trunk=955.705um, leaf=4816.146um, total=5771.851um
      hp wire lengths  : top=0.000um, trunk=487.010um, leaf=2146.235um, total=2633.245um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX16: 15 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071, avg=0.064, sd=0.004], skew [0.017 vs 0.020], 100% {0.054, 0.071} (wid=0.015 ws=0.011) (gid=0.057 gs=0.006)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071, avg=0.064, sd=0.004], skew [0.017 vs 0.020], 100% {0.054, 0.071} (wid=0.015 ws=0.011) (gid=0.057 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.371pF, total=0.434pF
      wire lengths     : top=0.000um, trunk=955.705um, leaf=4816.146um, total=5771.851um
      hp wire lengths  : top=0.000um, trunk=487.010um, leaf=2146.235um, total=2633.245um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX16: 15 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.371pF, total=0.434pF
      wire lengths     : top=0.000um, trunk=955.705um, leaf=4816.146um, total=5771.851um
      hp wire lengths  : top=0.000um, trunk=487.010um, leaf=2146.235um, total=2633.245um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX16: 15 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.371pF, total=0.434pF
      wire lengths     : top=0.000um, trunk=955.705um, leaf=4816.146um, total=5771.851um
      hp wire lengths  : top=0.000um, trunk=487.010um, leaf=2146.235um, total=2633.245um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX16: 15 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.371pF, total=0.434pF
      wire lengths     : top=0.000um, trunk=955.705um, leaf=4816.146um, total=5771.851um
      hp wire lengths  : top=0.000um, trunk=487.010um, leaf=2146.235um, total=2633.245um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX16: 15 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Skew group summary after 'Removing longest path buffering':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.071], skew [0.017 vs 0.020]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=886.450um, leaf=4827.080um, total=5713.530um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.021ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX16: 15 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.063, sd=0.003], skew [0.013 vs 0.020], 100% {0.054, 0.067} (wid=0.011 ws=0.008) (gid=0.058 gs=0.007)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.063, sd=0.003], skew [0.013 vs 0.020], 100% {0.054, 0.067} (wid=0.011 ws=0.008) (gid=0.058 gs=0.007)
    Legalizer API calls during this step: 164 succeeded with high effort: 164 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.2 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:05.7 real=0:00:06.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=102.600um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=102.600um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=886.450um, leaf=4827.080um, total=5713.530um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.021ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX16: 15 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067], skew [0.013 vs 0.020]
    Skew group summary after 'Improving clock tree routing':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067], skew [0.013 vs 0.020]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069, avg=0.064, sd=0.004], skew [0.014 vs 0.020], 100% {0.054, 0.069} (wid=0.011 ws=0.008) (gid=0.060 gs=0.009)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069, avg=0.064, sd=0.004], skew [0.014 vs 0.020], 100% {0.054, 0.069} (wid=0.011 ws=0.008) (gid=0.060 gs=0.009)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 17 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
          sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
          misc counts      : r=1, pp=0
          cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
          wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
          hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
          Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
          sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
          misc counts      : r=1, pp=0
          cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
          wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
          hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
          Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
          sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
          misc counts      : r=1, pp=0
          cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
          wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
          hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
          Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
    sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
    misc counts      : r=1, pp=0
    cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
    wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
    hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
    Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
  Skew group summary after Approximately balancing fragments:
    skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Skew group summary after 'Improving fragments clock skew':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
          sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
          misc counts      : r=1, pp=0
          cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
          wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
          hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
          Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Skew group summary after 'Approximately balancing step':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Skew group summary after 'Fixing clock tree overload':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069, avg=0.064, sd=0.004], skew [0.014 vs 0.020], 100% {0.054, 0.069} (wid=0.011 ws=0.008) (gid=0.060 gs=0.009)
    Skew group summary after 'Approximately balancing paths':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069, avg=0.064, sd=0.004], skew [0.014 vs 0.020], 100% {0.054, 0.069} (wid=0.011 ws=0.008) (gid=0.060 gs=0.009)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_dc:both.late...
  Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
    sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
    misc counts      : r=1, pp=0
    cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
    wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
    hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
  Clock DAG net violations before polishing:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
    Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.031ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 6 <= 0.030ns} {1 <= 0.032ns, 0 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
  Primary reporting skew groups before polishing:
    skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
  Skew group summary before polishing:
    skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
  Merging balancing drivers for power...
    Tried: 17 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.031ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 6 <= 0.030ns} {1 <= 0.032ns, 0 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069], skew [0.014 vs 0.020]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.372pF, total=0.430pF
      wire lengths     : top=0.000um, trunk=885.670um, leaf=4827.080um, total=5712.750um
      hp wire lengths  : top=0.000um, trunk=470.960um, leaf=2175.130um, total=2646.090um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.030ns count=3 avg=0.016ns sd=0.010ns min=0.006ns max=0.025ns {2 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.002ns min=0.025ns max=0.031ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 4 <= 0.029ns, 6 <= 0.030ns} {1 <= 0.032ns, 0 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069, avg=0.064, sd=0.003], skew [0.014 vs 0.020], 100% {0.054, 0.069} (wid=0.011 ws=0.008) (gid=0.060 gs=0.009)
    Skew group summary after 'Improving clock skew':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.069, avg=0.064, sd=0.003], skew [0.014 vs 0.020], 100% {0.054, 0.069} (wid=0.011 ws=0.008) (gid=0.060 gs=0.009)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 210 succeeded with high effort: 210 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.6)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 83 succeeded with high effort: 83 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 210 succeeded with high effort: 210 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.5 real=0:00:00.5)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=100.890um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=100.890um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.368pF, total=0.413pF
      wire lengths     : top=0.000um, trunk=698.815um, leaf=4790.538um, total=5489.353um
      hp wire lengths  : top=0.000um, trunk=352.900um, leaf=2185.530um, total=2538.430um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.030ns count=3 avg=0.014ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 6 <= 0.029ns, 6 <= 0.030ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX16: 14 CLKBUFX12: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.013 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.008)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.013 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.008)
    Legalizer API calls during this step: 599 succeeded with high effort: 599 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.7 real=0:00:01.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.379pF fall=0.338pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.378pF fall=0.338pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.368pF, total=0.413pF
      wire lengths     : top=0.000um, trunk=698.910um, leaf=4790.538um, total=5489.448um
      hp wire lengths  : top=0.000um, trunk=352.900um, leaf=2185.530um, total=2538.430um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 6 <= 0.029ns, 6 <= 0.030ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.007)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.007)
    Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.368pF, total=0.413pF
      wire lengths     : top=0.000um, trunk=698.910um, leaf=4790.538um, total=5489.448um
      hp wire lengths  : top=0.000um, trunk=352.900um, leaf=2185.530um, total=2538.430um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 6 <= 0.029ns, 6 <= 0.030ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.007)
    Skew group summary after 'Improving insertion delay':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=1, computed=14, moveTooSmall=16, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=43, accepted=3
        Max accepted move=23.510um, total accepted move=45.660um, average move=15.220um
        Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=1, computed=14, moveTooSmall=22, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=44, accepted=1
        Max accepted move=17.300um, total accepted move=17.300um, average move=17.300um
        Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=1, computed=14, moveTooSmall=21, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=43, accepted=1
        Max accepted move=10.460um, total accepted move=10.460um, average move=10.460um
        Legalizer API calls during this step: 164 succeeded with high effort: 164 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.4 real=0:00:00.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=13, computed=2, moveTooSmall=19, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=0, computed=15, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=14, accepted=2
        Max accepted move=0.600um, total accepted move=1.200um, average move=0.600um
        Move for wirelength. considered=16, filtered=16, permitted=15, cannotCompute=13, computed=2, moveTooSmall=0, resolved=0, predictFail=17, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
        sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
        misc counts      : r=1, pp=0
        cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
        cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
        sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.366pF, total=0.410pF
        wire lengths     : top=0.000um, trunk=685.270um, leaf=4774.134um, total=5459.404um
        hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
        Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 5 <= 0.029ns, 7 <= 0.030ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.008)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.008)
      Legalizer API calls during this step: 267 succeeded with high effort: 267 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.6 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 17 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 15 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.366pF, total=0.410pF
      wire lengths     : top=0.000um, trunk=685.270um, leaf=4774.134um, total=5459.404um
      hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 1 <= 0.027ns, 5 <= 0.029ns, 7 <= 0.030ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.008)
    Skew group summary after 'Wire Opt OverFix':
      skew_group Clk/default_const: insertion delay [min=0.054, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.054, 0.067} (wid=0.013 ws=0.009) (gid=0.057 gs=0.008)
    Legalizer API calls during this step: 267 succeeded with high effort: 267 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.8 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=0.789pF fall=0.748pF), of which (rise=0.410pF fall=0.410pF) is wire, and (rise=0.378pF fall=0.338pF) is gate.
  Stage::Polishing done. (took cpu=0:00:03.0 real=0:00:03.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 15 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:04:08 mem=2143.6M) ***
Total net bbox length = 3.097e+05 (1.556e+05 1.540e+05) (ext = 1.519e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2143.6MB
Summary Report:
Instances move: 0 (out of 23591 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.097e+05 (1.556e+05 1.540e+05) (ext = 1.519e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2143.6MB
*** Finished place_detail (0:04:08 mem=2143.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1148).
  Restoring place_status_cts on 15 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:04.6 real=0:00:04.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        16 (unrouted=16, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 31934 (unrouted=114, trialRouted=31820, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=96, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 16 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 16 nets for routing of which 16 have one or more fixed wires.
(ccopt eGR): Start to route 16 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 42836 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 42836
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 31836 nets ( ignored 31820 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 16 clock nets ( 16 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 16 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.367690e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.428240e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.131400e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.079352e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.142451e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.269333e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91339 
[NR-eGR]  Metal2   (2V)        134903  129582 
[NR-eGR]  Metal3   (3H)        160576   10404 
[NR-eGR]  Metal4   (4V)         52899    2562 
[NR-eGR]  Metal5   (5H)         22987     138 
[NR-eGR]  Metal6   (6V)          1442      28 
[NR-eGR]  Metal7   (7H)            21      26 
[NR-eGR]  Metal8   (8V)             0      26 
[NR-eGR]  Metal9   (9H)            13      24 
[NR-eGR]  Metal10  (10V)           71       2 
[NR-eGR]  Metal11  (11H)            1       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       372913  234131 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 309671um
[NR-eGR] Total length: 372913um, number of vias: 234131
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5481um, number of vias: 3358
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1163 
[NR-eGR]  Metal2   (2V)           837  1339 
[NR-eGR]  Metal3   (3H)          2509   682 
[NR-eGR]  Metal4   (4V)          1937    42 
[NR-eGR]  Metal5   (5H)           106    28 
[NR-eGR]  Metal6   (6V)             6    26 
[NR-eGR]  Metal7   (7H)             2    26 
[NR-eGR]  Metal8   (8V)             0    26 
[NR-eGR]  Metal9   (9H)            13    24 
[NR-eGR]  Metal10  (10V)           71     2 
[NR-eGR]  Metal11  (11H)            1     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         5481  3358 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2837um
[NR-eGR] Total length: 5481um, number of vias: 3358
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5481um, number of vias: 3358
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.88 sec, Curr Mem: 2144.50 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:        16 (unrouted=0, trialRouted=0, noStatus=0, routed=16, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 31934 (unrouted=114, trialRouted=31820, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=96, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:01.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'fir_transpose' of instances=23591 and nets=31950 using extraction engine 'pre_route' .
pre_route RC Extraction called for design fir_transpose.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2144.500M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_dc:both.late...
        Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
          sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
          misc counts      : r=1, pp=0
          cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.376pF, total=0.421pF
          wire lengths     : top=0.000um, trunk=690.355um, leaf=4790.880um, total=5481.235um
          hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.002ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
          Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.032ns {0 <= 0.018ns, 0 <= 0.024ns, 3 <= 0.027ns, 3 <= 0.029ns, 5 <= 0.030ns} {2 <= 0.032ns, 0 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group Clk/default_const: insertion delay [min=0.055, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.055, 0.067} (wid=0.012 ws=0.009) (gid=0.057 gs=0.008)
        Skew group summary eGRPC initial state:
          skew_group Clk/default_const: insertion delay [min=0.055, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.055, 0.067} (wid=0.012 ws=0.009) (gid=0.057 gs=0.008)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
            sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
            misc counts      : r=1, pp=0
            cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
            cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
            sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.376pF, total=0.421pF
            wire lengths     : top=0.000um, trunk=690.355um, leaf=4790.880um, total=5481.235um
            hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.002ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
            Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.032ns {0 <= 0.018ns, 0 <= 0.024ns, 3 <= 0.027ns, 3 <= 0.029ns, 5 <= 0.030ns} {2 <= 0.032ns, 0 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group Clk/default_const: insertion delay [min=0.055, max=0.067], skew [0.012 vs 0.020]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group Clk/default_const: insertion delay [min=0.055, max=0.067], skew [0.012 vs 0.020]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 13, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
            sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
            misc counts      : r=1, pp=0
            cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
            cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
            sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.376pF, total=0.421pF
            wire lengths     : top=0.000um, trunk=690.355um, leaf=4790.880um, total=5481.235um
            hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.002ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
            Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.032ns {0 <= 0.018ns, 0 <= 0.024ns, 3 <= 0.027ns, 3 <= 0.029ns, 5 <= 0.030ns} {2 <= 0.032ns, 0 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group Clk/default_const: insertion delay [min=0.055, max=0.067], skew [0.012 vs 0.020]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group Clk/default_const: insertion delay [min=0.055, max=0.067], skew [0.012 vs 0.020]
          Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 16, tested: 16, violation detected: 2, violation ignored (due to small violation): 2, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
            sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
            misc counts      : r=1, pp=0
            cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
            cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
            sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.376pF, total=0.421pF
            wire lengths     : top=0.000um, trunk=690.355um, leaf=4790.880um, total=5481.235um
            hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.002ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
            Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.032ns {0 <= 0.018ns, 0 <= 0.024ns, 3 <= 0.027ns, 3 <= 0.029ns, 5 <= 0.030ns} {2 <= 0.032ns, 0 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group Clk/default_const: insertion delay [min=0.055, max=0.067], skew [0.012 vs 0.020]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group Clk/default_const: insertion delay [min=0.055, max=0.067], skew [0.012 vs 0.020]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Moving clock insts towards fanout...
        Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving clock insts towards fanout
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
          sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
          misc counts      : r=1, pp=0
          cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
          cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
          sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.376pF, total=0.421pF
          wire lengths     : top=0.000um, trunk=690.355um, leaf=4790.880um, total=5481.235um
          hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.002ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
          Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.032ns {0 <= 0.018ns, 0 <= 0.024ns, 3 <= 0.027ns, 3 <= 0.029ns, 5 <= 0.030ns} {2 <= 0.032ns, 0 <= 0.034ns, 0 <= 0.037ns, 0 <= 0.046ns, 0 > 0.046ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group Clk/default_const: insertion delay [min=0.055, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.055, 0.067} (wid=0.012 ws=0.009) (gid=0.057 gs=0.008)
        Skew group summary before routing clock trees:
          skew_group Clk/default_const: insertion delay [min=0.055, max=0.067, avg=0.062, sd=0.003], skew [0.012 vs 0.020], 100% {0.055, 0.067} (wid=0.012 ws=0.009) (gid=0.057 gs=0.008)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 15 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:04:10 mem=2182.7M) ***
Total net bbox length = 3.097e+05 (1.556e+05 1.540e+05) (ext = 1.519e+04)
Move report: Detail placement moves 49 insts, mean move: 1.69 um, max move: 3.91 um 
	Max move on inst (g873202): (162.60, 204.82) --> (164.80, 203.11)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2166.7MB
Summary Report:
Instances move: 49 (out of 23591 movable)
Instances flipped: 0
Mean displacement: 1.69 um
Max displacement: 3.91 um (Instance: g873202) (162.6, 204.82) -> (164.8, 203.11)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: AOI221X1
Total net bbox length = 3.098e+05 (1.557e+05 1.541e+05) (ext = 1.519e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2166.7MB
*** Finished place_detail (0:04:11 mem=2166.7M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1148).
  Restoring place_status_cts on 15 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.3 real=0:00:02.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        16 (unrouted=0, trialRouted=0, noStatus=0, routed=16, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 31934 (unrouted=114, trialRouted=31820, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=96, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 16 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 16 nets for routing of which 16 have one or more fixed wires.
(ccopt eGR): Start to route 16 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 42836 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 42836
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 31836 nets ( ignored 31820 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 16 clock nets ( 16 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 16 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.367690e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.428240e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.131400e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.079352e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.142451e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.269333e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91339 
[NR-eGR]  Metal2   (2V)        134903  129582 
[NR-eGR]  Metal3   (3H)        160576   10404 
[NR-eGR]  Metal4   (4V)         52899    2562 
[NR-eGR]  Metal5   (5H)         22987     138 
[NR-eGR]  Metal6   (6V)          1442      28 
[NR-eGR]  Metal7   (7H)            21      26 
[NR-eGR]  Metal8   (8V)             0      26 
[NR-eGR]  Metal9   (9H)            13      24 
[NR-eGR]  Metal10  (10V)           71       2 
[NR-eGR]  Metal11  (11H)            1       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       372913  234131 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 309769um
[NR-eGR] Total length: 372913um, number of vias: 234131
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5481um, number of vias: 3358
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  1163 
[NR-eGR]  Metal2   (2V)           837  1339 
[NR-eGR]  Metal3   (3H)          2509   682 
[NR-eGR]  Metal4   (4V)          1937    42 
[NR-eGR]  Metal5   (5H)           106    28 
[NR-eGR]  Metal6   (6V)             6    26 
[NR-eGR]  Metal7   (7H)             2    26 
[NR-eGR]  Metal8   (8V)             0    26 
[NR-eGR]  Metal9   (9H)            13    24 
[NR-eGR]  Metal10  (10V)           71     2 
[NR-eGR]  Metal11  (11H)            1     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         5481  3358 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2837um
[NR-eGR] Total length: 5481um, number of vias: 3358
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5481um, number of vias: 3358
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 1.05 sec, Curr Mem: 2135.53 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 16 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Wed Dec  6 23:23:13 2023
#
#num needed restored net=0
#need_extraction net=0 (total=31950)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 5481 um.
#Total half perimeter of net bounding box = 2851 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 837 um.
#Total wire length on LAYER Metal3 = 2509 um.
#Total wire length on LAYER Metal4 = 1937 um.
#Total wire length on LAYER Metal5 = 106 um.
#Total wire length on LAYER Metal6 = 6 um.
#Total wire length on LAYER Metal7 = 2 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 13 um.
#Total wire length on LAYER Metal10 = 71 um.
#Total wire length on LAYER Metal11 = 1 um.
#Total number of vias = 3358
#Up-Via Summary (total 3358):
#           
#-----------------------
# Metal1           1163
# Metal2           1339
# Metal3            682
# Metal4             42
# Metal5             28
# Metal6             26
# Metal7             26
# Metal8             26
# Metal9             24
# Metal10             2
#-----------------------
#                  3358 
#
#Start routing data preparation on Wed Dec  6 23:23:14 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31948 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=2(Metal2), bottom routing layer for shielding=2(Metal2), bottom shield layer=2(Metal2)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1576.58 (MB), peak = 1985.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1581.95 (MB), peak = 1985.07 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31948 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2           26941 ( 84.3%)
#          3            2152 (  6.7%)
#          4            1145 (  3.6%)
#          5             383 (  1.2%)
#          6              66 (  0.2%)
#          7              42 (  0.1%)
#          8              30 (  0.1%)
#          9              19 (  0.1%)
#  10  -  19             769 (  2.4%)
#  20  -  29              44 (  0.1%)
#  30  -  39              80 (  0.3%)
#  40  -  49              65 (  0.2%)
#  50  -  59              43 (  0.1%)
#  60  -  69              23 (  0.1%)
#  70  -  79              23 (  0.1%)
#  80  -  89               5 (  0.0%)
#  90  -  99               6 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 31950 nets, 31836 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           16 ( 0.1%)
#  Clock                         16
#  Extra space                   16
#  Prefer layer range            16
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#             Metal3           Metal4          16 (  0.1%)
#
#16 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.69 (MB)
#Total memory = 1644.21 (MB)
#Peak memory = 1985.07 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.9 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 5580 um.
#Total half perimeter of net bounding box = 2851 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 941 um.
#Total wire length on LAYER Metal3 = 2507 um.
#Total wire length on LAYER Metal4 = 1906 um.
#Total wire length on LAYER Metal5 = 113 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 20 um.
#Total wire length on LAYER Metal8 = 7 um.
#Total wire length on LAYER Metal9 = 17 um.
#Total wire length on LAYER Metal10 = 68 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3146
#Up-Via Summary (total 3146):
#           
#-----------------------
# Metal1           1163
# Metal2           1259
# Metal3            564
# Metal4             39
# Metal5             26
# Metal6             25
# Metal7             25
# Metal8             25
# Metal9             20
#-----------------------
#                  3146 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 33.49 (MB)
#Total memory = 1601.91 (MB)
#Peak memory = 1985.07 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31948 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31948 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31948 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31948 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 7
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        0        0
#	Metal3        0        0
#	Metal4        7        7
#	Totals        7        7
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1605.14 (MB), peak = 1985.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.29 (MB), peak = 1985.07 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 5784 um.
#Total half perimeter of net bounding box = 2851 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 489 um.
#Total wire length on LAYER Metal3 = 2815 um.
#Total wire length on LAYER Metal4 = 2283 um.
#Total wire length on LAYER Metal5 = 121 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 4 um.
#Total wire length on LAYER Metal8 = 16 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3129
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 3128 (100.0%)
#Up-Via Summary (total 3129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1163 (100.0%)         0 (  0.0%)       1163
# Metal2          1079 (100.0%)         0 (  0.0%)       1079
# Metal3           830 ( 99.9%)         1 (  0.1%)        831
# Metal4            27 (100.0%)         0 (  0.0%)         27
# Metal5             7 (100.0%)         0 (  0.0%)          7
# Metal6             6 (100.0%)         0 (  0.0%)          6
# Metal7             6 (100.0%)         0 (  0.0%)          6
# Metal8             5 (100.0%)         0 (  0.0%)          5
# Metal9             5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#                 3128 (100.0%)         1 (  0.0%)       3129 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 6.40 (MB)
#Total memory = 1608.30 (MB)
#Peak memory = 1985.07 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 6.41 (MB)
#Total memory = 1608.31 (MB)
#Peak memory = 1985.07 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 47.64 (MB)
#Total memory = 1616.25 (MB)
#Peak memory = 1985.07 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Dec  6 23:23:26 2023
#
        NanoRoute done. (took cpu=0:00:12.9 real=0:00:12.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 16 net(s)
Set FIXED placed status on 15 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2196.19 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 16  Num Prerouted Wires = 3135
[NR-eGR] Read 31836 nets ( ignored 16 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 31820
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31820 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.442435e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         7( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91339 
[NR-eGR]  Metal2   (2V)        134638  129468 
[NR-eGR]  Metal3   (3H)        160338   10589 
[NR-eGR]  Metal4   (4V)         53101    2653 
[NR-eGR]  Metal5   (5H)         23303     128 
[NR-eGR]  Metal6   (6V)          1483      14 
[NR-eGR]  Metal7   (7H)           289       6 
[NR-eGR]  Metal8   (8V)            16       5 
[NR-eGR]  Metal9   (9H)             1       5 
[NR-eGR]  Metal10  (10V)           53       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       373221  234207 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 309769um
[NR-eGR] Total length: 373221um, number of vias: 234207
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.93 sec, Real: 1.31 sec, Curr Mem: 2209.84 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.0 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        16 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=16, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 31934 (unrouted=114, trialRouted=31820, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=96, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:14.6 real=0:00:15.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'fir_transpose' of instances=23591 and nets=31950 using extraction engine 'pre_route' .
pre_route RC Extraction called for design fir_transpose.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2196.840M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_dc:both.late...
  Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
    sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
    misc counts      : r=1, pp=0
    cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.375pF, total=0.420pF
    wire lengths     : top=0.000um, trunk=690.730um, leaf=5092.820um, total=5783.550um
    hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
    Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 7 <= 0.029ns, 4 <= 0.030ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
  Skew group summary after routing clock trees:
    skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
  CCOpt::Phase::Routing done. (took cpu=0:00:14.9 real=0:00:15.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 16, tested: 16, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
        sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
        misc counts      : r=1, pp=0
        cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
        cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
        sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.375pF, total=0.420pF
        wire lengths     : top=0.000um, trunk=690.730um, leaf=5092.820um, total=5783.550um
        hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
        Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 7 <= 0.029ns, 4 <= 0.030ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group Clk/default_const: insertion delay [min=0.055, max=0.066], skew [0.011 vs 0.020]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group Clk/default_const: insertion delay [min=0.055, max=0.066], skew [0.011 vs 0.020]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 16, tested: 16, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
        sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
        misc counts      : r=1, pp=0
        cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
        cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
        sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.375pF, total=0.420pF
        wire lengths     : top=0.000um, trunk=690.730um, leaf=5092.820um, total=5783.550um
        hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
        Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 7 <= 0.029ns, 4 <= 0.030ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group Clk/default_const: insertion delay [min=0.055, max=0.066], skew [0.011 vs 0.020]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group Clk/default_const: insertion delay [min=0.055, max=0.066], skew [0.011 vs 0.020]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 16, nets tested: 16, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.375pF, total=0.420pF
      wire lengths     : top=0.000um, trunk=690.730um, leaf=5092.820um, total=5783.550um
      hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 7 <= 0.029ns, 4 <= 0.030ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
        sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
        misc counts      : r=1, pp=0
        cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
        cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
        sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.375pF, total=0.420pF
        wire lengths     : top=0.000um, trunk=690.730um, leaf=5092.820um, total=5783.550um
        hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
        Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 7 <= 0.029ns, 4 <= 0.030ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        16 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=16, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 31934 (unrouted=114, trialRouted=31820, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=96, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_dc:both.late...
  Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
    sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
    misc counts      : r=1, pp=0
    cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.375pF, total=0.420pF
    wire lengths     : top=0.000um, trunk=690.730um, leaf=5092.820um, total=5783.550um
    hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
    Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 7 <= 0.029ns, 4 <= 0.030ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
  Skew group summary after post-conditioning:
    skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                    15      99.180       0.030
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                        15      99.180       0.030
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1133
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1133
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      690.730
  Leaf      5092.820
  Total     5783.550
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        340.330
  Leaf        2190.725
  Total       2531.055
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.030    0.045    0.075
  Leaf     0.349    0.375    0.724
  Total    0.378    0.420    0.799
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.349     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.030       3       0.015       0.008      0.006    0.022    {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}         -
  Leaf        0.030      13       0.029       0.001      0.027    0.030    {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 7 <= 0.029ns, 4 <= 0.030ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX16    buffer     13        88.920
  CLKBUFX12    buffer      2        10.260
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_dc:both.late    Clk/default_const    0.055     0.066     0.011       0.020         0.008           0.007           0.062        0.003     100% {0.055, 0.066}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_dc:both.late    Clk/default_const    0.055     0.066     0.011       0.020         0.008           0.007           0.062        0.003     100% {0.055, 0.066}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property cts_update_clock_latency is false

Setting all clocks to propagated mode.
default_const
External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
  sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
  misc counts      : r=1, pp=0
  cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
  cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
  sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.375pF, total=0.420pF
  wire lengths     : top=0.000um, trunk=690.730um, leaf=5092.820um, total=5783.550um
  hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.030ns count=3 avg=0.015ns sd=0.008ns min=0.006ns max=0.022ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
  Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.027ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 2 <= 0.027ns, 7 <= 0.029ns, 4 <= 0.030ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
Primary reporting skew groups after update timingGraph:
  skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
Skew group summary after update timingGraph:
  skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.012 ws=0.008) (gid=0.058 gs=0.008)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:41.2 real=0:00:44.1)
Runtime Summary
===============
Clock Runtime:  (33%) Core CTS          11.39 (Init 1.63, Construction 2.69, Implementation 4.39, eGRPC 0.75, PostConditioning 0.43, Other 1.48)
Clock Runtime:  (51%) CTS services      17.83 (RefinePlace 2.00, EarlyGlobalClock 2.19, NanoRoute 12.94, ExtractRC 0.71, TimingAnalysis 0.00)
Clock Runtime:  (14%) Other CTS          5.14 (Init 1.76, CongRepair/EGR-DP 2.78, TimingUpdate 0.60, Other 0.00)
Clock Runtime: (100%) Total             34.35

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:31.7/0:00:34.5 (0.9), totSession cpu/real = 0:04:27.1/0:04:40.9 (1.0), mem = 2218.8M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2216.77)
Total number of fetched objects 31887
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2243.97 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2243.97 CPU=0:00:04.2 REAL=0:00:04.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:05.0 real=0:00:05.0)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
Updating latch analysis done.
Clock tree timing engine global stage delay update for default_dc:both.early...
Clock tree timing engine global stage delay update for default_dc:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_dc:both.late...
Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1133
Multi-Bit FF Count           :            0
Total Bit Count              :         1133
Total FF Count               :         1133
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      333.106
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1133                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          37.95             40                                      ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 12 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:47.8/0:00:50.7 (0.9), totSession cpu/real = 0:04:33.6/0:04:47.4 (1.0), mem = 2260.0M
@file 85:
@@file 86: report_clock_trees -summary -out_file reports/report_clock_trees.rpt
Clock tree timing engine global stage delay update for default_dc:both.early...
Clock tree timing engine global stage delay update for default_dc:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_dc:both.late...
Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
@@file 87: report_skew_groups  -summary -out_file reports/report_ccopt_skew_groups.rpt
Clock tree timing engine global stage delay update for default_dc:both.early...
Clock tree timing engine global stage delay update for default_dc:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_dc:both.late...
Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
@file 88:
@file 89: #-----------------------------------------------------------------------
@file 90: ## Post CTS setup and hold optimization
@file 91: #-----------------------------------------------------------------------
@file 92:
default_const
@@file 93: set_interactive_constraint_modes [all_constraint_modes -active]
@@file 94: reset_clock_tree_latency [all_clocks]
Resetting all latency settings from fanout cone of clock 'Clk'
@@file 95: set_propagated_clock [all_clocks]
@@file 96: set_interactive_constraint_modes []
@file 97:
@@file 98: opt_design -post_cts        -report_dir reports/STA
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1611.3M, totSessionCpu=0:04:34 **
**WARN: (IMPOPT-576):	42 nets have unplaced terms. 
*** opt_design #1 [begin] : totSession cpu/real = 0:04:33.9/0:04:47.7 (1.0), mem = 2193.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:04:33.9/0:04:47.7 (1.0), mem = 2193.5M
**INFO: User settings:
delaycal_default_net_delay                                     1000ps
delaycal_default_net_load                                      0.5pf
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_input_transition_delay                                0.1ps
delaycal_socv_accuracy_mode                                    low
delaycal_use_default_delay_limit                               1000
setAnalysisMode -cts                                           preCTS
setDelayCalMode -engine                                        aae
design_bottom_routing_layer                                    Metal2
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_layer_independent                                   1
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { func_default }
opt_view_pruning_setup_views_active_list                       { func_default }
opt_view_pruning_setup_views_persistent_list                   { func_default}
opt_view_pruning_tdgr_setup_views_persistent_list              { func_default}
place_global_reorder_scan                                      false
getAnalysisMode -cts                                           preCTS
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           preCTS
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	Reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_value[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_value[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_value[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 1632.0M, totSessionCpu=0:04:45 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2201.3M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2422.11)
Total number of fetched objects 31887
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2417.62 CPU=0:00:03.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2417.62 CPU=0:00:04.3 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:04:51 mem=2417.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.404  |  0.404  |  1.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.159%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:17, real = 0:00:17, mem = 1752.0M, totSessionCpu=0:04:51 **
*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:17.4/0:00:17.4 (1.0), totSession cpu/real = 0:04:51.3/0:05:05.1 (1.0), mem = 2317.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 19.8
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (opt_design #1) : totSession cpu/real = 0:04:52.2/0:05:05.9 (1.0), mem = 2317.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:04:52.3/0:05:06.0 (1.0), mem = 2317.6M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (opt_design #1) : totSession cpu/real = 0:04:52.3/0:05:06.1 (1.0), mem = 2317.6M
Info: 16 nets with fixed/cover wires excluded.
Info: 16 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20 
Number of usable buffer cells above: 14

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:04:53.4/0:05:07.2 (1.0), mem = 2333.9M
*** Starting optimizing excluded clock nets MEM= 2333.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2333.9M) ***
*** Starting optimizing excluded clock nets MEM= 2333.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2333.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:04:53.4/0:05:07.2 (1.0), mem = 2333.9M
Info: 16 nets with fixed/cover wires excluded.
Info: 16 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:04:54.4/0:05:08.1 (1.0), mem = 2334.1M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 16 nets with fixed/cover wires excluded.
Info: 16 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:04:54.8/0:05:08.6 (1.0), mem = 2334.1M
*info: 16 clock nets excluded
*info: 61 no-driver nets excluded.
*info: 16 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------+---------+-------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View |Pathgroup|           End Point           |
+--------+--------+---------+------------+--------+------------+---------+-------------------------------+
|   0.000|   0.000|   70.16%|   0:00:00.0| 2391.3M|func_default|       NA| NA                            |
+--------+--------+---------+------------+--------+------------+---------+-------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2391.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2391.3M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:04:56.4/0:05:10.1 (1.0), mem = 2332.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 16 nets with fixed/cover wires excluded.
Info: 16 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
Info: 16 nets with fixed/cover wires excluded.
Info: 16 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:04:57.3/0:05:11.0 (1.0), mem = 2385.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.16
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.16%|        -|   0.000|   0.000|   0:00:00.0| 2391.5M|
|   70.15%|        9|   0.000|   0.000|   0:00:26.0| 2685.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.15
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:26.3) (real = 0:00:27.0) **
*** AreaOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:26.3/0:00:26.3 (1.0), totSession cpu/real = 0:05:23.6/0:05:37.3 (1.0), mem = 2685.3M
End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:27, mem=2353.18M, totSessionCpu=0:05:24).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 16 nets with fixed/cover wires excluded.
Info: 16 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:23.9/0:05:37.7 (1.0), mem = 2410.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 70.15
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.15%|        -|   0.020|   0.000|   0:00:00.0| 2410.4M|
|   70.15%|        0|   0.020|   0.000|   0:00:01.0| 2410.4M|
|   70.15%|        0|   0.020|   0.000|   0:00:01.0| 2410.4M|
|   70.15%|        0|   0.020|   0.000|   0:00:00.0| 2410.4M|
|   70.15%|        4|   0.020|   0.000|   0:00:01.0| 2434.0M|
|   70.15%|        0|   0.020|   0.000|   0:00:00.0| 2434.0M|
|   70.15%|        0|   0.020|   0.000|   0:00:00.0| 2434.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 70.15
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 4 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** Starting place_detail (0:05:27 mem=2434.0M) ***
Total net bbox length = 3.094e+05 (1.555e+05 1.539e+05) (ext = 1.519e+04)
Move report: Detail placement moves 36 insts, mean move: 0.84 um, max move: 2.51 um 
	Max move on inst (FE_OFC486_n_10): (74.60, 250.99) --> (75.40, 249.28)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2421.1MB
Summary Report:
Instances move: 36 (out of 23569 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 2.51 um (Instance: FE_OFC486_n_10) (74.6, 250.99) -> (75.4, 249.28)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 3.094e+05 (1.555e+05 1.539e+05) (ext = 1.519e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2421.1MB
*** Finished place_detail (0:05:27 mem=2421.1M) ***
*** maximum move = 2.51 um ***
*** Finished re-routing un-routed nets (2418.1M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2434.1M) ***
*** AreaOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:05:27.9/0:05:41.6 (1.0), mem = 2434.1M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2353.00M, totSessionCpu=0:05:28).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:05:28 mem=2353.0M) ***
**WARN: [IO pin not placed] Reset
**WARN: [IO pin not placed] write_address[7]
**WARN: [IO pin not placed] write_address[6]
**WARN: [IO pin not placed] write_address[5]
**WARN: [IO pin not placed] write_address[4]
**WARN: [IO pin not placed] write_address[3]
**WARN: [IO pin not placed] write_address[2]
**WARN: [IO pin not placed] write_address[1]
**WARN: [IO pin not placed] write_address[0]
**WARN: [IO pin not placed] read_address[7]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 42 / 67 = 62.69%
*** Finished SKP initialization (cpu=0:00:01.2, real=0:00:01.0)***
Timing cost in AAE based: 3066.2005892284182664
Move report: Detail placement moves 6669 insts, mean move: 2.89 um, max move: 33.72 um 
	Max move on inst (FE_OFC436_din_r_0): (131.00, 138.13) --> (117.80, 117.61)
	Runtime: CPU: 0:00:26.1 REAL: 0:00:26.0 MEM: 2389.7MB
Summary Report:
Instances move: 6669 (out of 23569 movable)
Instances flipped: 0
Mean displacement: 2.89 um
Max displacement: 33.72 um (Instance: FE_OFC436_din_r_0) (131, 138.13) -> (117.8, 117.61)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Runtime: CPU: 0:00:26.2 REAL: 0:00:26.0 MEM: 2389.7MB
*** Finished place_detail (0:05:54 mem=2389.7M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2320.17)
Total number of fetched objects 31880
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2379.38 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2379.38 CPU=0:00:04.1 REAL=0:00:04.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 16  Num Prerouted Wires = 3135
[NR-eGR] Read 31829 nets ( ignored 16 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 31813
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31813 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.429850e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        19( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         7( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        29( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   91325 
[NR-eGR]  Metal2   (2V)        134408  128162 
[NR-eGR]  Metal3   (3H)        159424   10824 
[NR-eGR]  Metal4   (4V)         53248    2608 
[NR-eGR]  Metal5   (5H)         22561     133 
[NR-eGR]  Metal6   (6V)          1621      18 
[NR-eGR]  Metal7   (7H)           373       6 
[NR-eGR]  Metal8   (8V)            16       5 
[NR-eGR]  Metal9   (9H)             1       5 
[NR-eGR]  Metal10  (10V)           53       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       371703  233086 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 307290um
[NR-eGR] Total length: 371703um, number of vias: 233086
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 1.72 sec, Curr Mem: 2338.52 MB )
Extraction called for design 'fir_transpose' of instances=23584 and nets=31943 using extraction engine 'pre_route' .
pre_route RC Extraction called for design fir_transpose.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2325.516M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (opt_design #1) : totSession cpu/real = 0:06:01.9/0:06:16.3 (1.0), mem = 2360.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:06:02.0/0:06:16.4 (1.0), mem = 2360.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2358.6)
Total number of fetched objects 31880
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2384.26 CPU=0:00:03.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2384.26 CPU=0:00:04.2 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
*** DrvOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:06:07.4/0:06:21.7 (1.0), mem = 2384.3M
Info: 16 nets with fixed/cover wires excluded.
Info: 16 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.39|     0.00|       0|       0|       0| 70.15%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.39|     0.00|       5|       3|       3| 70.16%| 0:00:00.0|  2549.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.39|     0.00|       0|       0|       0| 70.16%| 0:00:00.0|  2549.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2549.8M) ***

*** DrvOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:06:09.6/0:06:24.0 (1.0), mem = 2361.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:06:10 mem=2361.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 5.444%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2361.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 9 insts, mean move: 1.25 um, max move: 3.42 um 
	Max move on inst (FE_OFC524_din_r_5): (90.00, 52.63) --> (90.00, 56.05)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2333.0MB
Summary Report:
Instances move: 9 (out of 23577 movable)
Instances flipped: 0
Mean displacement: 1.25 um
Max displacement: 3.42 um (Instance: FE_OFC524_din_r_5) (90, 52.63) -> (90, 56.05)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2333.0MB
*** Finished place_detail (0:06:10 mem=2333.0M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 31888 nets : 

Active setup views:
 func_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fir_transpose' of instances=23592 and nets=31951 using extraction engine 'pre_route' .
pre_route RC Extraction called for design fir_transpose.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2348.621M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2350.64)
Total number of fetched objects 31888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2377.84 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2377.84 CPU=0:00:04.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:06:16 mem=2377.8M)
OPTC: user 20.0
Reported timing to dir reports/STA
**opt_design ... cpu = 0:01:43, real = 0:01:43, mem = 1759.1M, totSessionCpu=0:06:16 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.390  |  0.390  |  1.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.161%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:01:44, real = 0:01:45, mem = 1759.3M, totSessionCpu=0:06:18 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.390 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1133
Multi-Bit FF Count           :            0
Total Bit Count              :         1133
Total FF Count               :         1133
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      333.106
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1133                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         105.04            106          0.000 ns          0.390 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
*** opt_design #1 [finish] : cpu/real = 0:01:44.8/0:01:46.0 (1.0), totSession cpu/real = 0:06:18.7/0:06:33.7 (1.0), mem = 2344.0M
@@file 99: time_design -post_cts       -report_dir reports/STA
*** time_design #3 [begin] : totSession cpu/real = 0:06:18.7/0:06:33.7 (1.0), mem = 2344.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2240.0M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.390  |  0.390  |  1.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.161%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir reports/STA
Total CPU time: 1.84 sec
Total Real time: 2.0 sec
Total Memory Usage: 2240.21875 Mbytes
*** time_design #3 [finish] : cpu/real = 0:00:01.8/0:00:02.4 (0.8), totSession cpu/real = 0:06:20.6/0:06:36.1 (1.0), mem = 2240.2M
@file 100:
@@file 101: opt_design -post_cts -hold -report_dir reports/STA
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1646.4M, totSessionCpu=0:06:21 **
**WARN: (IMPOPT-576):	42 nets have unplaced terms. 
*** opt_design #2 [begin] : totSession cpu/real = 0:06:20.6/0:06:36.1 (1.0), mem = 2240.2M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:06:20.6/0:06:36.1 (1.0), mem = 2240.2M
**INFO: User settings:
delaycal_default_net_delay                                     1000ps
delaycal_default_net_load                                      0.5pf
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_input_transition_delay                                0.1ps
delaycal_socv_accuracy_mode                                    low
delaycal_use_default_delay_limit                               1000
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_bottom_routing_layer                                    Metal2
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_layer_independent                                   1
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_setup_views_active_list                       { func_default }
opt_view_pruning_setup_views_persistent_list                   { func_default}
opt_view_pruning_tdgr_setup_views_persistent_list              { func_default}
place_global_reorder_scan                                      false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	Reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_address[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	read_address[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_value[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_value[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	write_value[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 1653.4M, totSessionCpu=0:06:31 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2240.2M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:11.8/0:00:11.8 (1.0), totSession cpu/real = 0:06:32.4/0:06:47.9 (1.0), mem = 2452.2M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:33 mem=2339.2M ***
*** BuildHoldData #1 [begin] (opt_design #2) : totSession cpu/real = 0:06:33.1/0:06:48.6 (1.0), mem = 2339.2M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2360.16)
Total number of fetched objects 31888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2374.75 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2374.75 CPU=0:00:04.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:06:40 mem=2374.8M)

Active hold views:
 func_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=0:06:40 mem=2406.8M ***
OPTC: user 20.0
Done building hold timer [19652 node(s), 21500 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:06:41 mem=2406.8M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:06:42 mem=2406.8M ***

*Info: minBufDelay = 14.0 ps, libStdDelay = 9.9 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: func_default

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 func_default
Hold views included:
 func_default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.390  |  0.390  |  1.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.060  |  0.054  | -0.060  |
|           TNS (ns):| -20.661 |  0.000  | -20.661 |
|    Violating Paths:|   396   |    0    |   396   |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.161%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:23, real = 0:00:24, mem = 1735.8M, totSessionCpu=0:06:44 **
*** BuildHoldData #1 [finish] (opt_design #2) : cpu/real = 0:00:10.8/0:00:10.8 (1.0), totSession cpu/real = 0:06:43.9/0:06:59.4 (1.0), mem = 2309.8M
*** HoldOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:06:43.9/0:06:59.4 (1.0), mem = 2309.8M
*info: Run opt_design holdfix with 1 thread.
Info: 16 nets with fixed/cover wires excluded.
Info: 16 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:06:44 mem=2367.0M density=70.161% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.060|   -20.66|     396|          0|       0(     0)|   70.16%|   0:00:00.0|  2377.0M|
|   1|  -0.060|   -20.66|     396|          0|       0(     0)|   70.16%|   0:00:00.0|  2377.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.060|   -20.66|     396|          0|       0(     0)|   70.16%|   0:00:00.0|  2377.0M|
|   1|  -0.056|   -19.98|     386|         12|       0(     0)|   70.23%|   0:00:01.0|  2407.6M|
|   2|  -0.056|   -19.96|     384|          2|       0(     0)|   70.24%|   0:00:00.0|  2407.6M|
|   3|  -0.056|   -19.96|     384|          0|       0(     0)|   70.24%|   0:00:00.0|  2407.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 14 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.056|   -19.96|     384|          0|       0(     0)|   70.24%|   0:00:00.0|  2417.6M|
|   1|  -0.056|   -19.96|     384|          0|       0(     0)|   70.24%|   0:00:00.0|  2417.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.056|   -19.96|     384|          0|       0(     0)|   70.24%|   0:00:00.0|  2417.6M|
|   1|  -0.056|   -19.96|     384|          0|       0(     0)|   70.24%|   0:00:00.0|  2417.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.056|   -19.96|     384|          0|       0(     0)|   70.24%|   0:00:00.0|  2417.6M|
|   1|  -0.056|   -19.96|     384|          0|       0(     0)|   70.24%|   0:00:01.0|  2417.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 12 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    12 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

Resizing failure reasons
------------------------------------------------


*** Finished Core Fixing (fixHold) cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=0:06:47 mem=2417.6M density=70.236% ***

*info:
*info: Added a total of 14 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'CLKBUFX2' used
*info:            2 cells of type 'DLY1X1' used
*info:            5 cells of type 'DLY2X1' used
*info:            5 cells of type 'DLY2X4' used

*** Starting place_detail (0:06:47 mem=2403.6M) ***
Total net bbox length = 3.077e+05 (1.540e+05 1.537e+05) (ext = 1.476e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2392.5MB
Summary Report:
Instances move: 0 (out of 23591 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.077e+05 (1.540e+05 1.537e+05) (ext = 1.476e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2392.5MB
*** Finished place_detail (0:06:48 mem=2392.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2387.5M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2403.5M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=0:06:48 mem=2413.5M density=70.236%) ***
**INFO: total 418 insts, 47 nets marked don't touch
**INFO: total 418 insts, 47 nets marked don't touch DB property
**INFO: total 418 insts, 47 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:04.3/0:00:04.5 (1.0), totSession cpu/real = 0:06:48.2/0:07:03.9 (1.0), mem = 2321.4M
*** Steiner Routed Nets: 0.138%; Threshold: 100; Threshold for Hold: 100
Re-routed 18 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'fir_transpose' of instances=23606 and nets=31965 using extraction engine 'pre_route' .
pre_route RC Extraction called for design fir_transpose.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2311.387M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2291.87)
Total number of fetched objects 31902
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2319.07 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2319.07 CPU=0:00:04.2 REAL=0:00:05.0)
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00495
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 func_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 41667 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 41667
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 16  Num Prerouted Wires = 3135
[NR-eGR] Read 31851 nets ( ignored 16 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 31835
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 31835 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.430175e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        17( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         7( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        26( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.98 sec, Curr Mem: 2351.08 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir reports/STA
**opt_design ... cpu = 0:00:35, real = 0:00:36, mem = 1701.2M, totSessionCpu=0:06:56 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2290.35)
Total number of fetched objects 31902
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2317.55 CPU=0:00:03.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2317.55 CPU=0:00:04.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:07:01 mem=2317.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2261.06)
Total number of fetched objects 31902
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2320.27 CPU=0:00:03.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2320.27 CPU=0:00:04.4 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:07:07 mem=2320.3M)

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 func_default 
Hold views included:
 func_default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.390  |  0.390  |  1.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.056  |  0.054  | -0.056  |
|           TNS (ns):| -19.960 |  0.000  | -19.960 |
|    Violating Paths:|   384   |    0    |   384   |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.236%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:48, real = 0:00:49, mem = 1732.0M, totSessionCpu=0:07:08 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.390 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1133
Multi-Bit FF Count           :            0
Total Bit Count              :         1133
Total FF Count               :         1133
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      333.106
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1133                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          50.42             52          0.000 ns          0.390 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #2 [finish] : cpu/real = 0:00:48.6/0:00:49.7 (1.0), totSession cpu/real = 0:07:09.1/0:07:25.8 (1.0), mem = 2295.4M
@@file 102: time_design -post_cts -hold -report_dir reports/STA
*** time_design #4 [begin] : totSession cpu/real = 0:07:09.1/0:07:25.8 (1.0), mem = 2295.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2190.9M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2194.95)
Total number of fetched objects 31902
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2238.16 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2238.16 CPU=0:00:04.1 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:07:15 mem=2238.2M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 func_default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.056  |  0.054  | -0.056  |
|           TNS (ns):| -19.960 |  0.000  | -19.960 |
|    Violating Paths:|   384   |    0    |   384   |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

Density: 70.236%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir reports/STA
Total CPU time: 5.94 sec
Total Real time: 6.0 sec
Total Memory Usage: 2174.660156 Mbytes
*** time_design #4 [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:07:15.1/0:07:31.8 (1.0), mem = 2174.7M
@file 103:
@file 104: #-----------------------------------------------------------------------
@file 105: ## Global and Detail routing
@file 106: #-----------------------------------------------------------------------
@file 107:
@@file 108: assign_io_pins
#% Begin assign_io_pins (date=12/06 23:26:20, mem=1597.9M)
Starting IO pin assignment...
The design is routed. Using routing cross-point as seed point for pin assignment.
Completed IO pin assignment.
#% End assign_io_pins (date=12/06 23:26:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1598.6M, current mem=1598.6M)
@file 109:
@@file 110: route_design
#% Begin route_design (date=12/06 23:26:20, mem=1598.6M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.64 (MB), peak = 2077.04 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_default_net_delay                                   1000ps
delaycal_default_net_load                                    0.5pf
delaycal_enable_high_fanout                                  true
delaycal_ignore_net_load                                     false
delaycal_input_transition_delay                              0.1ps
delaycal_socv_accuracy_mode                                  low
delaycal_use_default_delay_limit                             1000
setAnalysisMode -cts                                         postCTS
setAnalysisMode -skew                                        true
setDelayCalMode -engine                                      aae
design_bottom_routing_layer                                  Metal2
design_process_node                                          45
extract_rc_coupling_cap_threshold                            0.1
extract_rc_engine                                            pre_route
extract_rc_layer_independent                                 1
extract_rc_relative_cap_threshold                            1.0
extract_rc_total_cap_threshold                               0.0
route_design_extract_third_party_compatible                  false
route_design_global_exp_timing_driven_std_delay              9.9
getAnalysisMode -cts                                         postCTS
getAnalysisMode -skew                                        true
getDelayCalMode -engine                                      aae
get_power_analysis_mode -report_power_quiet                  false
getAnalysisMode -cts                                         postCTS
getAnalysisMode -skew                                        true
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2182.7M, init mem=2182.7M)
*info: Placed = 23606          (Fixed = 15)
*info: Unplaced = 0           
Placement Density:70.24%(68156/97038)
Placement Density (including fixed std cells):70.24%(68156/97038)
Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2182.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (16) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2182.7M) ***
#Start route 16 clock and analog nets...

route_global_detail

#Start route_global_detail on Wed Dec  6 23:26:29 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=31949
#need_extraction net=0 (total=31965)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of nets with skipped attribute = 31853 (skipped).
#Total number of routable nets = 16.
#Total number of nets in the design = 31965.
#16 routable nets have routed wires.
#31853 skipped nets have only detail routed wires.
#16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Wed Dec  6 23:26:30 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=2(Metal2), bottom routing layer for shielding=2(Metal2), bottom shield layer=2(Metal2)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.81 (MB), peak = 2077.04 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1617.42 (MB), peak = 2077.04 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Finished routing data preparation on Wed Dec  6 23:26:33 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 18.79 (MB)
#Total memory = 1617.48 (MB)
#Peak memory = 2077.04 (MB)
#
#
#Start global routing on Wed Dec  6 23:26:33 2023
#
#
#Start global routing initialization on Wed Dec  6 23:26:33 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 18.82 (MB)
#Total memory = 1617.51 (MB)
#Peak memory = 2077.04 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 56.25% of the total area was rechecked for DRC, and 0.00% required routing.
#   number of violations = 0
#7553 out of 23606 instances (32.0%) need to be verified(marked ipoed), dirty area = 11.0%.
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1624.57 (MB), peak = 2077.04 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 5784 um.
#Total half perimeter of net bounding box = 2851 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 489 um.
#Total wire length on LAYER Metal3 = 2815 um.
#Total wire length on LAYER Metal4 = 2283 um.
#Total wire length on LAYER Metal5 = 121 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 4 um.
#Total wire length on LAYER Metal8 = 16 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3129
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 3128 (100.0%)
#Up-Via Summary (total 3129):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1163 (100.0%)         0 (  0.0%)       1163
# Metal2          1079 (100.0%)         0 (  0.0%)       1079
# Metal3           830 ( 99.9%)         1 (  0.1%)        831
# Metal4            27 (100.0%)         0 (  0.0%)         27
# Metal5             7 (100.0%)         0 (  0.0%)          7
# Metal6             6 (100.0%)         0 (  0.0%)          6
# Metal7             6 (100.0%)         0 (  0.0%)          6
# Metal8             5 (100.0%)         0 (  0.0%)          5
# Metal9             5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#                 3128 (100.0%)         1 (  0.0%)       3129 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 7.06 (MB)
#Total memory = 1624.57 (MB)
#Peak memory = 2077.04 (MB)
#route_detail Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 7.07 (MB)
#Total memory = 1624.59 (MB)
#Peak memory = 2077.04 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 16.53 (MB)
#Total memory = 1615.70 (MB)
#Peak memory = 2077.04 (MB)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Dec  6 23:26:44 2023
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Wed Dec  6 23:26:44 2023
#
#Generating timing data, please wait...
#31902 total nets, 16 already routed, 16 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1611.88 (MB), peak = 2077.04 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Wed Dec  6 23:26:51 2023
#  Design:            fir_transpose
#  Command:           route_design
###############################################################
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
#Stage 1: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1665.17 (MB), peak = 2077.04 (MB)
#Library Standard Delay: 9.90ps
#Slack threshold: 19.80ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1665.21 (MB), peak = 2077.04 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1673.02 (MB), peak = 2077.04 (MB)
#Default setup view is reset to func_default.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1673.03 (MB), peak = 2077.04 (MB)
#Current view: func_default 
#Current enabled view: func_default 
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1672.27 (MB), peak = 2077.04 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=31965)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Start routing data preparation on Wed Dec  6 23:26:54 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=2(Metal2), bottom routing layer for shielding=2(Metal2), bottom shield layer=2(Metal2)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1678.01 (MB), peak = 2077.04 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1682.57 (MB), peak = 2077.04 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1688.05 (MB), peak = 2077.04 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of routable nets = 31869.
#Total number of nets in the design = 31965.
#31853 routable nets do not have any wires.
#16 routable nets have routed wires.
#31853 nets will be global routed.
#16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Finished routing data preparation on Wed Dec  6 23:26:55 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.03 (MB)
#Total memory = 1688.07 (MB)
#Peak memory = 2077.04 (MB)
#
#
#Start global routing on Wed Dec  6 23:26:55 2023
#
#
#Start global routing initialization on Wed Dec  6 23:26:55 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Dec  6 23:26:55 2023
#
#Start routing resource analysis on Wed Dec  6 23:26:55 2023
#
#Routing resource analysis is done on Wed Dec  6 23:26:56 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal2         V        1417         342       15129     1.21%
#  Metal3         H        1730         120       15129     0.00%
#  Metal4         V        1417         342       15129     1.21%
#  Metal5         H        1745         105       15129     0.00%
#  Metal6         V        1425         334       15129     1.21%
#  Metal7         H        1745         105       15129     0.00%
#  Metal8         V        1232         527       15129     5.49%
#  Metal9         H        1265         585       15129    16.32%
#  Metal10        V         702           1       15129     0.00%
#  Metal11        H         740           0       15129     0.00%
#  --------------------------------------------------------------
#  Total                  13421      13.72%      151290     2.54%
#
#  16 nets (0.05%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Dec  6 23:26:56 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.32 (MB), peak = 2077.04 (MB)
#
#
#Global routing initialization is done on Wed Dec  6 23:26:56 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.38 (MB), peak = 2077.04 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1755.92 (MB), peak = 2077.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1781.88 (MB), peak = 2077.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of routable nets = 31869.
#Total number of nets in the design = 31965.
#
#31869 routable nets have routed wires.
#16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           31853  
#-----------------------------
#        Total           31853  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 16           31853  
#------------------------------------------------
#        Total                 16           31853  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  Metal2      641(4.24%)    115(0.76%)     12(0.08%)   (5.08%)
#  Metal3       16(0.11%)      2(0.01%)      0(0.00%)   (0.12%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    657(0.44%)    117(0.08%)     12(0.01%)   (0.53%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.01% H + 0.52% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal2(V)    |              2.00 |             20.00 |    88.92   157.31    95.75   171.00 |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal2)     2.00 | (Metal2)    20.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              1.00 |              1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 1.00/1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   171.00   225.72   177.84   232.56 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 357055 um.
#Total half perimeter of net bounding box = 346745 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 82636 um.
#Total wire length on LAYER Metal3 = 142379 um.
#Total wire length on LAYER Metal4 = 82668 um.
#Total wire length on LAYER Metal5 = 43128 um.
#Total wire length on LAYER Metal6 = 5682 um.
#Total wire length on LAYER Metal7 = 371 um.
#Total wire length on LAYER Metal8 = 138 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 163922
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 163921 (100.0%)
#Up-Via Summary (total 163922):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         85455 (100.0%)         0 (  0.0%)      85455
# Metal2         58410 (100.0%)         0 (  0.0%)      58410
# Metal3         15961 (100.0%)         1 (  0.0%)      15962
# Metal4          3787 (100.0%)         0 (  0.0%)       3787
# Metal5           279 (100.0%)         0 (  0.0%)        279
# Metal6            11 (100.0%)         0 (  0.0%)         11
# Metal7             8 (100.0%)         0 (  0.0%)          8
# Metal8             5 (100.0%)         0 (  0.0%)          5
# Metal9             5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#               163921 (100.0%)         1 (  0.0%)     163922 
#
#Total number of involved regular nets 2008
#Maximum src to sink distance  652.9
#Average of max src_to_sink distance  61.4
#Average of ave src_to_sink distance  38.5
#Max overcon = 6 tracks.
#Total overcon = 0.53%.
#Worst layer Gcell overcon rate = 0.12%.
#
#Global routing statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 92.95 (MB)
#Total memory = 1781.02 (MB)
#Peak memory = 2077.04 (MB)
#
#Finished global routing on Wed Dec  6 23:27:23 2023
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.77 (MB), peak = 2077.04 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 40303 horizontal wires in 4 hboxes and 34543 vertical wires in 4 hboxes.
#Done with 9585 horizontal wires in 4 hboxes and 8616 vertical wires in 4 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal2     80800.18 	  0.11%  	  0.00% 	  0.00%
# Metal3    137027.10 	  0.21%  	  0.00% 	  0.01%
# Metal4     79071.58 	  0.03%  	  0.00% 	  0.00%
# Metal5     42996.28 	  0.00%  	  0.00% 	  0.00%
# Metal6      5661.11 	  0.00%  	  0.00% 	  0.00%
# Metal7       368.83 	  0.00%  	  0.00% 	  0.00%
# Metal8       122.63 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      346047.71  	  0.12% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 350016 um.
#Total half perimeter of net bounding box = 346745 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 80268 um.
#Total wire length on LAYER Metal3 = 139250 um.
#Total wire length on LAYER Metal4 = 81183 um.
#Total wire length on LAYER Metal5 = 43099 um.
#Total wire length on LAYER Metal6 = 5652 um.
#Total wire length on LAYER Metal7 = 373 um.
#Total wire length on LAYER Metal8 = 138 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 163922
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 163921 (100.0%)
#Up-Via Summary (total 163922):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         85455 (100.0%)         0 (  0.0%)      85455
# Metal2         58410 (100.0%)         0 (  0.0%)      58410
# Metal3         15961 (100.0%)         1 (  0.0%)      15962
# Metal4          3787 (100.0%)         0 (  0.0%)       3787
# Metal5           279 (100.0%)         0 (  0.0%)        279
# Metal6            11 (100.0%)         0 (  0.0%)         11
# Metal7             8 (100.0%)         0 (  0.0%)          8
# Metal8             5 (100.0%)         0 (  0.0%)          5
# Metal9             5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#               163921 (100.0%)         1 (  0.0%)     163922 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1779.04 (MB), peak = 2077.04 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_rc /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#(i=11, n=11 2000)
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_rc [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Generating the tQuantus model file automatically.
#num_tile=24090 avg_aspect_ratio=2.082489 
#Vertical num_row 55 per_row= 432 halo= 12000 
#hor_num_col = 63 final aspect_ratio= 1.726033
#Build RC corners: cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1861.09 (MB), peak = 2077.04 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.20 (MB)
#Total memory = 1865.35 (MB)
#Peak memory = 2077.04 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Track Assignment Wire Spread.
#Done with 14196 horizontal wires in 4 hboxes and 10645 vertical wires in 4 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#6x6 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 21 hboxes with single thread on machine with  Xeon 2.39GHz 16384KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#Total 31869 nets were built. 634 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:07, elapsed time = 00:00:07 .
#   Increased memory =    38.35 (MB), total memory =  1903.61 (MB), peak memory =  2077.04 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1870.81 (MB), peak = 2077.04 (MB)
#RC Statistics: 104893 Res, 65069 Ground Cap, 6359 XCap (Edge to Edge)
#RC V/H edge ratio: 0.41, Avg V/H Edge Length: 3075.13 (64211), Avg L-Edge Length: 12894.75 (21766)
#Register nets and terms for rcdb /tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/nr22529_YviAE5.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 156523 nodes, 124654 edges, and 16382 xcaps
#634 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/nr22529_YviAE5.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2495.125M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/nr22529_YviAE5.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell fir_transpose has rcdb /tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/nr22529_YviAE5.rcdb.d specified
Cell fir_transpose, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 2495.125M)
#
#Restore RCDB.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:29
#Elapsed time = 00:00:30
#Increased memory = 91.64 (MB)
#Total memory = 1871.43 (MB)
#Peak memory = 2077.04 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Wed Dec  6 23:28:08 2023
#  Design:            fir_transpose
#  Command:           route_design
###############################################################
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
#Stage 1: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1878.97 (MB), peak = 2077.04 (MB)
#Library Standard Delay: 9.90ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1879.74 (MB), peak = 2077.04 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.38 (MB), peak = 2077.04 (MB)
Worst slack reported in the design = 1.600661 (late)

*** writeDesignTiming (0:00:01.4) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1880.89 (MB), peak = 2077.04 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 31869
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:09:06, real=0:09:34, peak res=2077.0M, current mem=1813.6M)
fir_transpose
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1824.7M, current mem=1824.7M)
Current (total cpu=0:09:07, real=0:09:34, peak res=2077.0M, current mem=1824.7M)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1824.73 (MB), peak = 2077.04 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 31869
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 1323 horizontal wires in 4 hboxes and 1288 vertical wires in 4 hboxes.
#Done with 204 horizontal wires in 4 hboxes and 274 vertical wires in 4 hboxes.
#Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal2     80743.34 	  0.05%  	  0.00% 	  0.00%
# Metal3    137029.56 	  0.18%  	  0.00% 	  0.01%
# Metal4     79034.52 	  0.02%  	  0.00% 	  0.00%
# Metal5     42991.33 	  0.00%  	  0.00% 	  0.00%
# Metal6      5660.46 	  0.00%  	  0.00% 	  0.00%
# Metal7       368.83 	  0.00%  	  0.00% 	  0.00%
# Metal8       122.63 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      345950.67  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 349991 um.
#Total half perimeter of net bounding box = 346745 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 80247 um.
#Total wire length on LAYER Metal3 = 139261 um.
#Total wire length on LAYER Metal4 = 81167 um.
#Total wire length on LAYER Metal5 = 43099 um.
#Total wire length on LAYER Metal6 = 5651 um.
#Total wire length on LAYER Metal7 = 373 um.
#Total wire length on LAYER Metal8 = 138 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 163922
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 163921 (100.0%)
#Up-Via Summary (total 163922):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         85455 (100.0%)         0 (  0.0%)      85455
# Metal2         58410 (100.0%)         0 (  0.0%)      58410
# Metal3         15961 (100.0%)         1 (  0.0%)      15962
# Metal4          3787 (100.0%)         0 (  0.0%)       3787
# Metal5           279 (100.0%)         0 (  0.0%)        279
# Metal6            11 (100.0%)         0 (  0.0%)         11
# Metal7             8 (100.0%)         0 (  0.0%)          8
# Metal8             5 (100.0%)         0 (  0.0%)          5
# Metal9             5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#               163921 (100.0%)         1 (  0.0%)     163922 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1824.89 (MB), peak = 2077.04 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:21
#Elapsed time = 00:01:21
#Increased memory = 151.27 (MB)
#Total memory = 1824.89 (MB)
#Peak memory = 2077.04 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start reading timing information from file .timing_file_22529.tif.gz ...
#Read in timing information for 67 ports, 23606 instances from timing file .timing_file_22529.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 32
#
#    By Layer and Type :
#	         EOLSpc    Short     Loop   Totals
#	Metal1        2        0        0        2
#	Metal2        0       29        1       30
#	Totals        2       29        1       32
#cpu time = 00:01:55, elapsed time = 00:01:55, memory = 1827.42 (MB), peak = 2077.04 (MB)
#start 1st optimization iteration ...
#   number of violations = 25
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        3       22       25
#	Totals        3       22       25
#    number of process antenna violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1825.89 (MB), peak = 2077.04 (MB)
#start 2nd optimization iteration ...
#   number of violations = 24
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        3       21       24
#	Totals        3       21       24
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.67 (MB), peak = 2077.04 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.07 (MB), peak = 2077.04 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 378086 um.
#Total half perimeter of net bounding box = 346745 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 105690 um.
#Total wire length on LAYER Metal3 = 134769 um.
#Total wire length on LAYER Metal4 = 87575 um.
#Total wire length on LAYER Metal5 = 43467 um.
#Total wire length on LAYER Metal6 = 6021 um.
#Total wire length on LAYER Metal7 = 375 um.
#Total wire length on LAYER Metal8 = 136 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182322
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 182321 (100.0%)
#Up-Via Summary (total 182322):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         91444 (100.0%)         0 (  0.0%)      91444
# Metal2         67648 (100.0%)         0 (  0.0%)      67648
# Metal3         18371 (100.0%)         1 (  0.0%)      18372
# Metal4          4471 (100.0%)         0 (  0.0%)       4471
# Metal5           358 (100.0%)         0 (  0.0%)        358
# Metal6            11 (100.0%)         0 (  0.0%)         11
# Metal7             8 (100.0%)         0 (  0.0%)          8
# Metal8             5 (100.0%)         0 (  0.0%)          5
# Metal9             5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#               182321 (100.0%)         1 (  0.0%)     182322 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:01
#Elapsed time = 00:02:01
#Increased memory = 1.18 (MB)
#Total memory = 1826.07 (MB)
#Peak memory = 2077.04 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1826.64 (MB), peak = 2077.04 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 378086 um.
#Total half perimeter of net bounding box = 346745 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 105690 um.
#Total wire length on LAYER Metal3 = 134769 um.
#Total wire length on LAYER Metal4 = 87569 um.
#Total wire length on LAYER Metal5 = 43467 um.
#Total wire length on LAYER Metal6 = 6027 um.
#Total wire length on LAYER Metal7 = 375 um.
#Total wire length on LAYER Metal8 = 136 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182330
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 182329 (100.0%)
#Up-Via Summary (total 182330):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         91444 (100.0%)         0 (  0.0%)      91444
# Metal2         67648 (100.0%)         0 (  0.0%)      67648
# Metal3         18371 (100.0%)         1 (  0.0%)      18372
# Metal4          4473 (100.0%)         0 (  0.0%)       4473
# Metal5           360 (100.0%)         0 (  0.0%)        360
# Metal6            15 (100.0%)         0 (  0.0%)         15
# Metal7             8 (100.0%)         0 (  0.0%)          8
# Metal8             5 (100.0%)         0 (  0.0%)          5
# Metal9             5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#               182329 (100.0%)         1 (  0.0%)     182330 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 378086 um.
#Total half perimeter of net bounding box = 346745 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 105690 um.
#Total wire length on LAYER Metal3 = 134769 um.
#Total wire length on LAYER Metal4 = 87569 um.
#Total wire length on LAYER Metal5 = 43467 um.
#Total wire length on LAYER Metal6 = 6027 um.
#Total wire length on LAYER Metal7 = 375 um.
#Total wire length on LAYER Metal8 = 136 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182330
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 182329 (100.0%)
#Up-Via Summary (total 182330):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         91444 (100.0%)         0 (  0.0%)      91444
# Metal2         67648 (100.0%)         0 (  0.0%)      67648
# Metal3         18371 (100.0%)         1 (  0.0%)      18372
# Metal4          4473 (100.0%)         0 (  0.0%)       4473
# Metal5           360 (100.0%)         0 (  0.0%)        360
# Metal6            15 (100.0%)         0 (  0.0%)         15
# Metal7             8 (100.0%)         0 (  0.0%)          8
# Metal8             5 (100.0%)         0 (  0.0%)          5
# Metal9             5 (100.0%)         0 (  0.0%)          5
#-----------------------------------------------------------
#               182329 (100.0%)         1 (  0.0%)     182330 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route via swapping...
#92.99% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1824.34 (MB), peak = 2077.04 (MB)
#CELL_VIEW fir_transpose,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 378086 um.
#Total half perimeter of net bounding box = 346745 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 105690 um.
#Total wire length on LAYER Metal3 = 134769 um.
#Total wire length on LAYER Metal4 = 87569 um.
#Total wire length on LAYER Metal5 = 43467 um.
#Total wire length on LAYER Metal6 = 6027 um.
#Total wire length on LAYER Metal7 = 375 um.
#Total wire length on LAYER Metal8 = 136 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182330
#Total number of multi-cut vias = 172106 ( 94.4%)
#Total number of single cut vias = 10224 (  5.6%)
#Up-Via Summary (total 182330):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9701 ( 10.6%)     81743 ( 89.4%)      91444
# Metal2           487 (  0.7%)     67161 ( 99.3%)      67648
# Metal3            28 (  0.2%)     18344 ( 99.8%)      18372
# Metal4             8 (  0.2%)      4465 ( 99.8%)       4473
# Metal5             0 (  0.0%)       360 (100.0%)        360
# Metal6             0 (  0.0%)        15 (100.0%)         15
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10224 (  5.6%)    172106 ( 94.4%)     182330 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1823.98 (MB), peak = 2077.04 (MB)
#CELL_VIEW fir_transpose,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Dec  6 23:30:58 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 5956 horizontal wires in 8 hboxes and 5321 vertical wires in 8 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 382109 um.
#Total half perimeter of net bounding box = 346745 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 106162 um.
#Total wire length on LAYER Metal3 = 136422 um.
#Total wire length on LAYER Metal4 = 89146 um.
#Total wire length on LAYER Metal5 = 43762 um.
#Total wire length on LAYER Metal6 = 6051 um.
#Total wire length on LAYER Metal7 = 375 um.
#Total wire length on LAYER Metal8 = 137 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182330
#Total number of multi-cut vias = 172106 ( 94.4%)
#Total number of single cut vias = 10224 (  5.6%)
#Up-Via Summary (total 182330):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9701 ( 10.6%)     81743 ( 89.4%)      91444
# Metal2           487 (  0.7%)     67161 ( 99.3%)      67648
# Metal3            28 (  0.2%)     18344 ( 99.8%)      18372
# Metal4             8 (  0.2%)      4465 ( 99.8%)       4473
# Metal5             0 (  0.0%)       360 (100.0%)        360
# Metal6             0 (  0.0%)        15 (100.0%)         15
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10224 (  5.6%)    172106 ( 94.4%)     182330 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31963 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1823.58 (MB), peak = 2077.04 (MB)
#CELL_VIEW fir_transpose,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1823.58 (MB), peak = 2077.04 (MB)
#CELL_VIEW fir_transpose,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 382109 um.
#Total half perimeter of net bounding box = 346745 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 106162 um.
#Total wire length on LAYER Metal3 = 136422 um.
#Total wire length on LAYER Metal4 = 89146 um.
#Total wire length on LAYER Metal5 = 43762 um.
#Total wire length on LAYER Metal6 = 6051 um.
#Total wire length on LAYER Metal7 = 375 um.
#Total wire length on LAYER Metal8 = 137 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182330
#Total number of multi-cut vias = 172106 ( 94.4%)
#Total number of single cut vias = 10224 (  5.6%)
#Up-Via Summary (total 182330):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9701 ( 10.6%)     81743 ( 89.4%)      91444
# Metal2           487 (  0.7%)     67161 ( 99.3%)      67648
# Metal3            28 (  0.2%)     18344 ( 99.8%)      18372
# Metal4             8 (  0.2%)      4465 ( 99.8%)       4473
# Metal5             0 (  0.0%)       360 (100.0%)        360
# Metal6             0 (  0.0%)        15 (100.0%)         15
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10224 (  5.6%)    172106 ( 94.4%)     182330 
#
#route_detail Statistics:
#Cpu time = 00:03:01
#Elapsed time = 00:03:01
#Increased memory = -4.45 (MB)
#Total memory = 1820.45 (MB)
#Peak memory = 2077.04 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:04:33
#Elapsed time = 00:04:34
#Increased memory = 188.43 (MB)
#Total memory = 1804.24 (MB)
#Peak memory = 2077.04 (MB)
#Number of warnings = 2
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Dec  6 23:31:17 2023
#
#Default setup view is reset to func_default.
#Default setup view is reset to func_default.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:04:57, elapsed time = 00:04:58, memory = 1787.30 (MB), peak = 2077.04 (MB)
#% End route_design (date=12/06 23:31:18, total cpu=0:04:57, real=0:04:58, peak res=1947.7M, current mem=1787.3M)
@file 111:
@file 112: #-----------------------------------------------------------------------
@file 113: ## Post Route setup and hold optimization
@file 114: #-----------------------------------------------------------------------
@@file 115: set_db extract_rc_engine post_route
@@file 116: set_db extract_rc_effort_level high
@file 117:
@file 118: # enable Signal Integrity analysis
@@file 119: set_db delaycal_enable_si true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
@@file 120: set_db timing_analysis_type ocv
@file 121:
@@file 122: opt_design -post_route -setup -hold -report_dir reports/STA
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1787.3M, totSessionCpu=0:12:12 **
*** opt_design #3 [begin] : totSession cpu/real = 0:12:12.3/0:12:29.7 (1.0), mem = 2468.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:12:12.3/0:12:29.7 (1.0), mem = 2468.0M
**INFO: User settings:
delaycal_default_net_delay                                                                 1000ps
delaycal_default_net_load                                                                  0.5pf
delaycal_enable_high_fanout                                                                true
delaycal_enable_si                                                                         true
delaycal_ignore_net_load                                                                   false
delaycal_input_transition_delay                                                            0.1ps
delaycal_socv_accuracy_mode                                                                low
delaycal_use_default_delay_limit                                                           1000
setAnalysisMode -cts                                                                       postCTS
setAnalysisMode -skew                                                                      true
setDelayCalMode -engine                                                                    aae
design_bottom_routing_layer                                                                Metal2
design_process_node                                                                        45
extract_rc_coupled                                                                         true
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_effort_level                                                                    high
extract_rc_engine                                                                          post_route
extract_rc_layer_independent                                                               1
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_total_cap_threshold                                                             0.0
opt_drv_margin                                                                             0.0
opt_fix_drv                                                                                true
opt_preserve_all_sequential                                                                false
opt_resize_flip_flops                                                                      true
opt_setup_target_slack                                                                     0.0
opt_useful_skew_eco_route                                                                  false
opt_view_pruning_hold_target_slack_auto_flow                                               0
opt_view_pruning_hold_views_active_list                                                    { func_default }
opt_view_pruning_hold_views_persistent_list                                                { func_default}
opt_view_pruning_setup_views_active_list                                                   { func_default }
opt_view_pruning_setup_views_persistent_list                                               { func_default}
opt_view_pruning_tdgr_setup_views_persistent_list                                          { func_default}
place_global_reorder_scan                                                                  false
extract_rc_model_file                                                                      rc_model.bin
route_design_detail_use_lef_pin_taper_rule                                                 true
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            9.9
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
setNanoRouteMode -timingEngine                                                             .timing_file_22529.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getDelayCalMode -engine                                                                    aae
get_power_analysis_mode -report_power_quiet                                                false
getNanoRouteMode -timingEngine                                                             .timing_file_22529.tif.gz
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
**opt_design ... cpu = 0:00:10, real = 0:00:12, mem = 1770.3M, totSessionCpu=0:12:23 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2433.0M, init mem=2433.0M)
*info: Placed = 23606          (Fixed = 15)
*info: Unplaced = 0           
Placement Density:70.24%(68156/97038)
Placement Density (including fixed std cells):70.24%(68156/97038)
Finished check_place (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2433.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:11.2/0:00:12.6 (0.9), totSession cpu/real = 0:12:23.5/0:12:42.3 (1.0), mem = 2433.0M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'fir_transpose' of instances=23606 and nets=31965 using extraction engine 'post_route' at effort level 'high' .
Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'fir_transpose'. Number of corners is 1.
No IQuantus parasitic data in Innovus. Going for full-chip extraction.
 Min pitch recieved = 1520 

INFO (EXTIQUANTUS-101) : 
  Integrated Quantus - 64-bit Parasitic Extractor - Version 21.1.1-s966
-------------------------------------------------------------------------
               Copyright 2023 Cadence Design Systems, Inc.


INFO (EXTIQUANTUS-103) : Starting at 2023-Dec-06 23:31:32 (2023-Dec-07 04:31:32 GMT).
IQuantus Extraction invoked in single CPU mode. Commands set_distribute_host/set_multi_cpu_usage can be used to activate multiCPU extraction.

IQuantus Extraction engine initialization using 1 tech files:
	/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch at temperature 125C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQUANTUS-101) : 
  Integrated Quantus - 64-bit Parasitic Extractor - Version 21.1.1-s966
-------------------------------------------------------------------------
               Copyright 2023 Cadence Design Systems, Inc.


INFO (EXTIQUANTUS-103) : Starting at 2023-Dec-06 23:31:32 (2023-Dec-07 04:31:32 GMT).

INFO (EXTIQUANTUS-104) : Starting extraction session...

INFO (EXTIQUANTUS-104) : Starting extraction session...

INFO (EXTIQUANTUS-159) : Loading technology data from file:
  /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch

INFO (EXTIQUANTUS-159) : Loading technology data from file:
  /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch

INFO (EXTIQUANTUS-289) : Loading RCgen extraction models from file:
  /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch

INFO (EXTIQUANTUS-345) : Checking Command/Tech/License Files. 

INFO (EXTIQUANTUS-289) : Loading RCgen extraction models from file:
  /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch

INFO (EXTIQUANTUS-345) : Checking Command/Tech/License Files. 

INFO (EXTIQUANTUS-383) : Summary of license(s) checkout :
	1 count of QTS300
	1 count of QTS310

INFO (EXTIQUANTUS-105) : Starting design extraction....

INFO (EXTIQUANTUS-383) : Summary of license(s) checkout :
	1 count of QTS300
	1 count of QTS310

INFO (EXTIQUANTUS-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_06-Dec-2023_23:31:31_22529_EQv44K/extr.fir_transpose.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQuantus Extraction engine initialized successfully.

Dumping IQuantus extraction options in file 'extLogDir/IQuantus_06-Dec-2023_23:31:31_22529_EQv44K/extr.fir_transpose.extraction_options.log'.
Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:03.0  MEM: 2471.355M)

Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2471.422M)
Geometry processing of nets STARTED.................... DONE (NETS: 31869  Geometries: 569922  CPU Time: 0:00:02.7  Real Time: 0:00:04.0  MEM: 2475.492M)

INFO (EXTIQUANTUS-282) : Checking Command/Tech Files. 

INFO (EXTIQUANTUS-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQUANTUS-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQuantus session uses RCgen models.

INFO (EXTIQUANTUS-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQUANTUS-282) : Checking Command/Tech Files. 

INFO (EXTIQUANTUS-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQUANTUS-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQuantus session uses RCgen models.

INFO (EXTIQUANTUS-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-267) :  
 DESIGN                       : 
 DEF/OA DIEAREA BBOX          : 2147483647 2147483647 -2147483648
-2147483648
 DEF/OA UNITS                 : 10000
 FINAL SCALE FACTOR           : 1
 
 ESTIMATED COMPRESSED DEF SIZE: 0
 TILE SIZE                    : 100x100 squm
 TILE COUNT                   : 16
 CLUSTER SIZE                 : 257
 CAPDB PARTITIONS             : 16

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-267) :  
 DESIGN                       : 
 DEF/OA DIEAREA BBOX          : 2147483647 2147483647 -2147483648
-2147483648
 DEF/OA UNITS                 : 10000
 FINAL SCALE FACTOR           : 1
 
 ESTIMATED COMPRESSED DEF SIZE: 0
 TILE SIZE                    : 100x100 squm
 TILE COUNT                   : 16
 CLUSTER SIZE                 : 257
 CAPDB PARTITIONS             : 16

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    27%


INFO (EXTHPY-104) :    33%
INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    67%


INFO (EXTHPY-104) :    73%
INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    93%


INFO (EXTHPY-104) :    100%
INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 31869  CPU Time: 0:00:24.6  Real Time: 0:00:27.0  MEM: 2672.836M)

Parasitic Network Creation STARTED
....................
Number of Extracted Resistors     : 368601
Number of Extracted Ground Caps   : 400527
Number of Extracted Coupling Caps : 29710
Parasitic Network Creation DONE (Nets: 31869  CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2672.840M)

IQuantus Extraction engine is being closed... 
IQuantus Fullchip Extraction DONE (CPU Time: 0:00:32.7  Real Time: 0:00:37.0  MEM: 2672.836M)
AAE DB initialization (MEM=2682.38 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (opt_design #3) : totSession cpu/real = 0:12:56.3/0:13:19.3 (1.0), mem = 2682.4M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2682.38 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2682.38)
Total number of fetched objects 31902
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2706.7 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2670.09 CPU=0:00:04.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:13:02 mem=2670.1M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.6 real=0:00:05.0 totSessionCpu=0:13:02 mem=2670.1M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2666.36)
Total number of fetched objects 31902
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31965,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2661.97 CPU=0:00:06.3 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2661.97 CPU=0:00:06.7 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2662.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2662.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2491.09)
Glitch Analysis: View func_default -- Total Number of Nets Skipped = 264. 
Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 31902. 
Total number of fetched objects 31902
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31965,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2533.77 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2533.77 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:13:12 mem=2533.8M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.382  |  0.382  |  1.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.236%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (opt_design #3) : cpu/real = 0:00:16.5/0:00:16.5 (1.0), totSession cpu/real = 0:13:12.8/0:13:35.9 (1.0), mem = 2549.8M
**opt_design ... cpu = 0:01:01, real = 0:01:06, mem = 1952.5M, totSessionCpu=0:13:13 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (opt_design #3) : totSession cpu/real = 0:13:13.3/0:13:36.5 (1.0), mem = 2507.8M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        16 (unrouted=0, trialRouted=0, noStatus=0, routed=16, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 31949 (unrouted=96, trialRouted=0, noStatus=0, routed=31853, fixed=0, [crossesIlmBoundary=0, tooFewTerms=96, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 15 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default attributes:
      Public non-default attributes:
        cts_adjacent_rows_legal: true (default: false)
        cts_buffer_cells is set for at least one object
        cts_cell_density is set for at least one object
        cts_cell_halo_rows: 0 (default: 1)
        cts_cell_halo_sites: 0 (default: 4)
        cts_inverter_cells is set for at least one object
        cts_route_type is set for at least one object
        cts_skew_group_target_insertion_delay is set for at least one object
        cts_target_skew is set for at least one object
        cts_target_skew_wire is set for at least one object
        cts_update_clock_latency: false (default: true)
      Private non-default attributes:
        cts_allow_non_fterm_identical_swaps: false (default: true)
        cts_clock_nets_detailed_routed: true (default: false)
        cts_force_design_routing_status: 1 (default: auto)
        cts_post_route_enable_post_commit_delay_update: true (default: false)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree Clk:
    Non-default attributes:
      Public non-default attributes:
        cts_cell_density: 1 (default: 0.75)
        cts_route_type (leaf): default_route_type_leaf (default: default)
        cts_route_type (top): default_route_type_nonleaf (default: default)
        cts_route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default attributes
    For power domain auto-default:
      Buffers:     CLKBUFX16 CLKBUFX12 CLKBUFX4 
      Inverters:   CLKINVX16 CLKINVX12 CLKINVX4 
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 97024.716um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner default_dc:both, late and power domain auto-default:
      Slew time target (leaf):    0.030ns
      Slew time target (trunk):   0.030ns
      Slew time target (top):     0.030ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.020ns
      Buffer max distance: 420.690um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=420.690um, saturatedSlew=0.026ns, speed=12409.735um per ns, cellArea=16.259um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=357.333um, saturatedSlew=0.026ns, speed=15988.053um per ns, cellArea=15.313um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=428.800um, saturatedSlew=0.026ns, speed=6259.854um per ns, cellArea=30.308um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=428.800um, saturatedSlew=0.026ns, speed=6269.006um per ns, cellArea=28.713um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group Clk/default_const:
      Sources:                     pin Clk
      Total number of sinks:       1133
      Delay constrained sinks:     1133
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default_dc:both.late:
      Skew target:                 0.020ns
    Primary reporting skew groups are:
    skew_group Clk/default_const with 1133 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
      hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
    Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default_dc:both.late...
  Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
    sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
    misc counts      : r=1, pp=0
    cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.397pF, total=0.443pF
    wire lengths     : top=0.000um, trunk=690.730um, leaf=5117.475um, total=5808.205um
    hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.030ns count=3 avg=0.015ns sd=0.009ns min=0.005ns max=0.023ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
    Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.028ns max=0.031ns {0 <= 0.018ns, 0 <= 0.024ns, 0 <= 0.027ns, 5 <= 0.029ns, 6 <= 0.030ns} {2 <= 0.032ns, 0 <= 0.033ns, 0 <= 0.036ns, 0 <= 0.046ns, 0 > 0.046ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.Clk/default_const: unconstrained
  Skew group summary PRO initial state:
    skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.009 ws=0.006) (gid=0.059 gs=0.008)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 16, tested: 16, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
      sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
      misc counts      : r=1, pp=0
      cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
      sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.397pF, total=0.443pF
      wire lengths     : top=0.000um, trunk=690.730um, leaf=5117.475um, total=5808.205um
      hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.030ns count=3 avg=0.015ns sd=0.009ns min=0.005ns max=0.023ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
      Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.028ns max=0.031ns {0 <= 0.018ns, 0 <= 0.024ns, 0 <= 0.027ns, 5 <= 0.029ns, 6 <= 0.030ns} {2 <= 0.032ns, 0 <= 0.033ns, 0 <= 0.036ns, 0 <= 0.046ns, 0 > 0.046ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.Clk/default_const: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group Clk/default_const: insertion delay [min=0.055, max=0.066], skew [0.011 vs 0.020]
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_dc:both.late...
  Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=15, i=0, icg=0, dcg=0, l=0, total=15
    sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
    misc counts      : r=1, pp=0
    cell areas       : b=99.180um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=99.180um^2
    cell capacitance : b=0.030pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.030pF
    sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.397pF, total=0.443pF
    wire lengths     : top=0.000um, trunk=690.730um, leaf=5117.475um, total=5808.205um
    hp wire lengths  : top=0.000um, trunk=340.330um, leaf=2190.725um, total=2531.055um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.030ns count=3 avg=0.015ns sd=0.009ns min=0.005ns max=0.023ns {2 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
    Leaf  : target=0.030ns count=13 avg=0.029ns sd=0.001ns min=0.028ns max=0.031ns {0 <= 0.018ns, 0 <= 0.024ns, 0 <= 0.027ns, 5 <= 0.029ns, 6 <= 0.030ns} {2 <= 0.032ns, 0 <= 0.033ns, 0 <= 0.036ns, 0 <= 0.046ns, 0 > 0.046ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX16: 13 CLKBUFX12: 2 
  Primary reporting skew groups PRO final:
    skew_group default.Clk/default_const: unconstrained
  Skew group summary PRO final:
    skew_group Clk/default_const: insertion delay [min=0.055, max=0.066, avg=0.062, sd=0.003], skew [0.011 vs 0.020], 100% {0.055, 0.066} (wid=0.009 ws=0.006) (gid=0.059 gs=0.008)
PRO done.
Net route status summary:
  Clock:        16 (unrouted=0, trialRouted=0, noStatus=0, routed=16, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 31949 (unrouted=96, trialRouted=0, noStatus=0, routed=31853, fixed=0, [crossesIlmBoundary=0, tooFewTerms=96, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:03.1 real=0:00:03.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** ClockDrv #1 [finish] (opt_design #3) : cpu/real = 0:00:03.2/0:00:03.3 (1.0), totSession cpu/real = 0:13:16.6/0:13:39.7 (1.0), mem = 2514.3M
**INFO: Start fixing DRV (Mem = 2510.31M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
*** DrvOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:13:16.9/0:13:40.0 (1.0), mem = 2510.3M
Info: 16 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.39|     0.00|       0|       0|       0| 70.24%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.39|     0.00|       0|       0|       0| 70.24%| 0:00:00.0|  2736.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2736.0M) ***

*** DrvOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:13:19.1/0:13:42.2 (1.0), mem = 2637.9M
drv optimizer changes nothing and skips place_detail
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:01:07, real = 0:01:13, mem = 2078.4M, totSessionCpu=0:13:19 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2637.94M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.05min mem=2637.9M)
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.387  |  0.387  |  1.241  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.236%
------------------------------------------------------------------
**opt_design ... cpu = 0:01:07, real = 0:01:13, mem = 2078.4M, totSessionCpu=0:13:20 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:21 mem=2676.3M ***
*** BuildHoldData #2 [begin] (opt_design #3) : totSession cpu/real = 0:13:20.7/0:13:43.8 (1.0), mem = 2676.3M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2687.05)
Total number of fetched objects 31902
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31965,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2666.66 CPU=0:00:06.3 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2666.66 CPU=0:00:06.7 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2666.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2666.7M)

Executing IPO callback for view pruning ..

Active hold views:
 func_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2631.78)
Glitch Analysis: View func_default -- Total Number of Nets Skipped = 264. 
Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 31902. 
Total number of fetched objects 31902
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31965,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2645.48 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2645.48 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=0:13:31 mem=2645.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=0:13:31 mem=2645.5M ***
OPTC: user 20.0
Done building hold timer [19686 node(s), 21535 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=0:13:32 mem=2662.8M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:12.4 real=0:00:12.0 totSessionCpu=0:13:33 mem=2707.4M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 14.0 ps, libStdDelay = 9.9 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: func_default

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 func_default
Hold views included:
 func_default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.387  |  0.387  |  1.241  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.052  |  0.054  | -0.052  |
|           TNS (ns):| -17.681 |  0.000  | -17.681 |
|    Violating Paths:|   384   |    0    |   384   |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.236%
------------------------------------------------------------------
**opt_design ... cpu = 0:01:22, real = 0:01:28, mem = 2129.6M, totSessionCpu=0:13:34 **
*** BuildHoldData #2 [finish] (opt_design #3) : cpu/real = 0:00:13.8/0:00:13.8 (1.0), totSession cpu/real = 0:13:34.5/0:13:57.6 (1.0), mem = 2677.5M
*** HoldOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:13:34.5/0:13:57.6 (1.0), mem = 2677.5M
*info: Run opt_design holdfix with 1 thread.
Info: 16 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=0:13:35 mem=2750.7M density=70.236% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.052|   -17.68|     384|          0|       0(     0)|   70.24%|   0:00:00.0|  2760.7M|
|   1|  -0.052|   -17.68|     384|          0|       0(     0)|   70.24%|   0:00:00.0|  2760.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.052|   -17.68|     384|          0|       0(     0)|   70.24%|   0:00:00.0|  2760.7M|
|   1|   0.002|     0.00|       0|         12|       0(     0)|   70.26%|   0:00:01.0|  2788.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 12 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=0:13:37 mem=2791.4M density=70.257% ***

*info:
*info: Added a total of 12 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           12 cells of type 'CLKBUFX2' used

*** Finish Post Route Hold Fixing (cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=0:13:37 mem=2791.4M density=70.257%) ***
**INFO: total 12 insts, 0 nets marked don't touch
**INFO: total 12 insts, 0 nets marked don't touch DB property
**INFO: total 12 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:02.4/0:00:02.5 (1.0), totSession cpu/real = 0:13:36.9/0:14:00.2 (1.0), mem = 2659.4M
**INFO: Skipping refine place as no non-legal commits were detected
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:01:25, real = 0:01:31, mem = 2093.1M, totSessionCpu=0:13:37 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2658.52M, totSessionCpu=0:13:38).
**opt_design ... cpu = 0:01:26, real = 0:01:31, mem = 2099.3M, totSessionCpu=0:13:38 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:13:38 mem=2696.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2664.7MB
Summary Report:
Instances move: 0 (out of 23603 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2664.7MB
*** Finished place_detail (0:13:39 mem=2664.7M) ***
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 0.387 ns

Start Layer Assignment ...
WNS(0.387ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 31977.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(31975) IPOed(24) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 0.387 ns

Start Layer Assignment ...
WNS(0.387ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 31977.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.387  |  0.387  |  1.241  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.257%
------------------------------------------------------------------
**opt_design ... cpu = 0:01:28, real = 0:01:34, mem = 1997.7M, totSessionCpu=0:13:40 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 24
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 24
*** EcoRoute #1 [begin] (opt_design #3) : totSession cpu/real = 0:13:40.3/0:14:03.5 (1.0), mem = 2552.2M

route_global_detail

#Start route_global_detail on Wed Dec  6 23:32:52 2023
#
#num needed restored net=0
#need_extraction net=0 (total=31977)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of routable nets = 31881.
#Total number of nets in the design = 31977.
#24 routable nets do not have any wires.
#31857 routable nets have routed wires.
#24 nets will be global routed.
#16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Wed Dec  6 23:32:53 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=2(Metal2), bottom routing layer for shielding=2(Metal2), bottom shield layer=2(Metal2)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 12/0 dirty instances, 384/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(12 insts marked dirty, reset pre-exisiting dirty flag on 12 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1966.56 (MB), peak = 2176.03 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1971.12 (MB), peak = 2176.03 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Dec  6 23:32:55 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.78 (MB)
#Total memory = 1971.12 (MB)
#Peak memory = 2176.03 (MB)
#
#
#Start global routing on Wed Dec  6 23:32:55 2023
#
#
#Start global routing initialization on Wed Dec  6 23:32:55 2023
#
#Number of eco nets is 24
#
#Start global routing data preparation on Wed Dec  6 23:32:55 2023
#
#Start routing resource analysis on Wed Dec  6 23:32:55 2023
#
#Routing resource analysis is done on Wed Dec  6 23:32:56 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal2         V         491        1268       15129     1.21%
#  Metal3         H         950         900       15129     0.00%
#  Metal4         V         966         793       15129     1.21%
#  Metal5         H        1601         249       15129     0.00%
#  Metal6         V        1406         353       15129     1.21%
#  Metal7         H        1745         105       15129     0.00%
#  Metal8         V        1232         527       15129     5.49%
#  Metal9         H        1265         585       15129    16.32%
#  Metal10        V         702           1       15129     0.00%
#  Metal11        H         740           0       15129     0.00%
#  --------------------------------------------------------------
#  Total                  11100      26.66%      151290     2.54%
#
#  16 nets (0.05%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Dec  6 23:32:56 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1973.36 (MB), peak = 2176.03 (MB)
#
#
#Global routing initialization is done on Wed Dec  6 23:32:56 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1973.36 (MB), peak = 2176.03 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1974.39 (MB), peak = 2176.03 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1974.39 (MB), peak = 2176.03 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of routable nets = 31881.
#Total number of nets in the design = 31977.
#
#31881 routable nets have routed wires.
#16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              24  
#-----------------------------
#        Total              24  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 16           31865  
#------------------------------------------------
#        Total                 16           31865  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 382145 um.
#Total half perimeter of net bounding box = 346824 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 106161 um.
#Total wire length on LAYER Metal3 = 136435 um.
#Total wire length on LAYER Metal4 = 89183 um.
#Total wire length on LAYER Metal5 = 43750 um.
#Total wire length on LAYER Metal6 = 6051 um.
#Total wire length on LAYER Metal7 = 375 um.
#Total wire length on LAYER Metal8 = 137 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182426
#Total number of multi-cut vias = 172105 ( 94.3%)
#Total number of single cut vias = 10321 (  5.7%)
#Up-Via Summary (total 182426):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9725 ( 10.6%)     81743 ( 89.4%)      91468
# Metal2           512 (  0.8%)     67160 ( 99.2%)      67672
# Metal3            48 (  0.3%)     18344 ( 99.7%)      18392
# Metal4            28 (  0.6%)      4465 ( 99.4%)       4493
# Metal5             4 (  1.1%)       360 ( 98.9%)        364
# Metal6             4 ( 21.1%)        15 ( 78.9%)         19
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10321 (  5.7%)    172105 ( 94.3%)     182426 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.27 (MB)
#Total memory = 1974.39 (MB)
#Peak memory = 2176.03 (MB)
#
#Finished global routing on Wed Dec  6 23:32:57 2023
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1972.16 (MB), peak = 2176.03 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 5 horizontal wires in 4 hboxes and 10 vertical wires in 4 hboxes.
#Done with 0 horizontal wires in 4 hboxes and 0 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 382145 um.
#Total half perimeter of net bounding box = 346824 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 106161 um.
#Total wire length on LAYER Metal3 = 136436 um.
#Total wire length on LAYER Metal4 = 89183 um.
#Total wire length on LAYER Metal5 = 43750 um.
#Total wire length on LAYER Metal6 = 6051 um.
#Total wire length on LAYER Metal7 = 375 um.
#Total wire length on LAYER Metal8 = 137 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182426
#Total number of multi-cut vias = 172105 ( 94.3%)
#Total number of single cut vias = 10321 (  5.7%)
#Up-Via Summary (total 182426):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9725 ( 10.6%)     81743 ( 89.4%)      91468
# Metal2           512 (  0.8%)     67160 ( 99.2%)      67672
# Metal3            48 (  0.3%)     18344 ( 99.7%)      18392
# Metal4            28 (  0.6%)      4465 ( 99.4%)       4493
# Metal5             4 (  1.1%)       360 ( 98.9%)        364
# Metal6             4 ( 21.1%)        15 ( 78.9%)         19
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10321 (  5.7%)    172105 ( 94.3%)     182426 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1987.68 (MB), peak = 2176.03 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 26.07 (MB)
#Total memory = 1988.41 (MB)
#Peak memory = 2176.03 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.25% of the total area was rechecked for DRC, and 1.50% required routing.
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        6        6
#	Totals        6        6
#12 out of 23618 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        6        6
#	Totals        6        6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1987.96 (MB), peak = 2176.03 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1987.99 (MB), peak = 2176.03 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 382139 um.
#Total half perimeter of net bounding box = 346824 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 106167 um.
#Total wire length on LAYER Metal3 = 136435 um.
#Total wire length on LAYER Metal4 = 89174 um.
#Total wire length on LAYER Metal5 = 43748 um.
#Total wire length on LAYER Metal6 = 6051 um.
#Total wire length on LAYER Metal7 = 374 um.
#Total wire length on LAYER Metal8 = 137 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182430
#Total number of multi-cut vias = 172093 ( 94.3%)
#Total number of single cut vias = 10337 (  5.7%)
#Up-Via Summary (total 182430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9731 ( 10.6%)     81737 ( 89.4%)      91468
# Metal2           520 (  0.8%)     67154 ( 99.2%)      67674
# Metal3            50 (  0.3%)     18344 ( 99.7%)      18394
# Metal4            28 (  0.6%)      4465 ( 99.4%)       4493
# Metal5             4 (  1.1%)       360 ( 98.9%)        364
# Metal6             4 ( 21.1%)        15 ( 78.9%)         19
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10337 (  5.7%)    172093 ( 94.3%)     182430 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.42 (MB)
#Total memory = 1987.99 (MB)
#Peak memory = 2176.03 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1987.94 (MB), peak = 2176.03 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 382139 um.
#Total half perimeter of net bounding box = 346824 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 106167 um.
#Total wire length on LAYER Metal3 = 136435 um.
#Total wire length on LAYER Metal4 = 89174 um.
#Total wire length on LAYER Metal5 = 43748 um.
#Total wire length on LAYER Metal6 = 6051 um.
#Total wire length on LAYER Metal7 = 374 um.
#Total wire length on LAYER Metal8 = 137 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182430
#Total number of multi-cut vias = 172093 ( 94.3%)
#Total number of single cut vias = 10337 (  5.7%)
#Up-Via Summary (total 182430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9731 ( 10.6%)     81737 ( 89.4%)      91468
# Metal2           520 (  0.8%)     67154 ( 99.2%)      67674
# Metal3            50 (  0.3%)     18344 ( 99.7%)      18394
# Metal4            28 (  0.6%)      4465 ( 99.4%)       4493
# Metal5             4 (  1.1%)       360 ( 98.9%)        364
# Metal6             4 ( 21.1%)        15 ( 78.9%)         19
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10337 (  5.7%)    172093 ( 94.3%)     182430 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 382139 um.
#Total half perimeter of net bounding box = 346824 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 106167 um.
#Total wire length on LAYER Metal3 = 136435 um.
#Total wire length on LAYER Metal4 = 89174 um.
#Total wire length on LAYER Metal5 = 43748 um.
#Total wire length on LAYER Metal6 = 6051 um.
#Total wire length on LAYER Metal7 = 374 um.
#Total wire length on LAYER Metal8 = 137 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182430
#Total number of multi-cut vias = 172093 ( 94.3%)
#Total number of single cut vias = 10337 (  5.7%)
#Up-Via Summary (total 182430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9731 ( 10.6%)     81737 ( 89.4%)      91468
# Metal2           520 (  0.8%)     67154 ( 99.2%)      67674
# Metal3            50 (  0.3%)     18344 ( 99.7%)      18394
# Metal4            28 (  0.6%)      4465 ( 99.4%)       4493
# Metal5             4 (  1.1%)       360 ( 98.9%)        364
# Metal6             4 ( 21.1%)        15 ( 78.9%)         19
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10337 (  5.7%)    172093 ( 94.3%)     182430 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Dec  6 23:33:10 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.000.
#Voltage range [0.000 - 1.000] has 31975 nets.
#Voltage range [1.000 - 1.000] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 524 horizontal wires in 8 hboxes and 547 vertical wires in 8 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 382227 um.
#Total half perimeter of net bounding box = 346824 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 106178 um.
#Total wire length on LAYER Metal3 = 136472 um.
#Total wire length on LAYER Metal4 = 89211 um.
#Total wire length on LAYER Metal5 = 43752 um.
#Total wire length on LAYER Metal6 = 6051 um.
#Total wire length on LAYER Metal7 = 374 um.
#Total wire length on LAYER Metal8 = 137 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182430
#Total number of multi-cut vias = 172093 ( 94.3%)
#Total number of single cut vias = 10337 (  5.7%)
#Up-Via Summary (total 182430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9731 ( 10.6%)     81737 ( 89.4%)      91468
# Metal2           520 (  0.8%)     67154 ( 99.2%)      67674
# Metal3            50 (  0.3%)     18344 ( 99.7%)      18394
# Metal4            28 (  0.6%)      4465 ( 99.4%)       4493
# Metal5             4 (  1.1%)       360 ( 98.9%)        364
# Metal6             4 ( 21.1%)        15 ( 78.9%)         19
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10337 (  5.7%)    172093 ( 94.3%)     182430 
#
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1987.96 (MB), peak = 2176.03 (MB)
#CELL_VIEW fir_transpose,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 16
#Total wire length = 382227 um.
#Total half perimeter of net bounding box = 346824 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 106178 um.
#Total wire length on LAYER Metal3 = 136472 um.
#Total wire length on LAYER Metal4 = 89211 um.
#Total wire length on LAYER Metal5 = 43752 um.
#Total wire length on LAYER Metal6 = 6051 um.
#Total wire length on LAYER Metal7 = 374 um.
#Total wire length on LAYER Metal8 = 137 um.
#Total wire length on LAYER Metal9 = 1 um.
#Total wire length on LAYER Metal10 = 53 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 182430
#Total number of multi-cut vias = 172093 ( 94.3%)
#Total number of single cut vias = 10337 (  5.7%)
#Up-Via Summary (total 182430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          9731 ( 10.6%)     81737 ( 89.4%)      91468
# Metal2           520 (  0.8%)     67154 ( 99.2%)      67674
# Metal3            50 (  0.3%)     18344 ( 99.7%)      18394
# Metal4            28 (  0.6%)      4465 ( 99.4%)       4493
# Metal5             4 (  1.1%)       360 ( 98.9%)        364
# Metal6             4 ( 21.1%)        15 ( 78.9%)         19
# Metal7             0 (  0.0%)         8 (100.0%)          8
# Metal8             0 (  0.0%)         5 (100.0%)          5
# Metal9             0 (  0.0%)         5 (100.0%)          5
#-----------------------------------------------------------
#                10337 (  5.7%)    172093 ( 94.3%)     182430 
#
#route_detail Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = -0.45 (MB)
#Total memory = 1987.96 (MB)
#Peak memory = 2176.03 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -63.68 (MB)
#Total memory = 1934.05 (MB)
#Peak memory = 2176.03 (MB)
#Number of warnings = 0
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Dec  6 23:33:17 2023
#
*** EcoRoute #1 [finish] (opt_design #3) : cpu/real = 0:00:24.9/0:00:24.9 (1.0), totSession cpu/real = 0:14:05.1/0:14:28.4 (1.0), mem = 2526.7M
**opt_design ... cpu = 0:01:53, real = 0:01:59, mem = 1931.8M, totSessionCpu=0:14:05 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #6 PostEcoSummary
Extraction called for design 'fir_transpose' of instances=23618 and nets=31977 using extraction engine 'post_route' at effort level 'high' .
Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'fir_transpose'. Number of corners is 1.

INFO (EXTIQUANTUS-101) : 
  Integrated Quantus - 64-bit Parasitic Extractor - Version 21.1.1-s966
-------------------------------------------------------------------------
               Copyright 2023 Cadence Design Systems, Inc.


INFO (EXTIQUANTUS-103) : Starting at 2023-Dec-06 23:33:18 (2023-Dec-07 04:33:18 GMT).

INFO (EXTIQUANTUS-104) : Starting extraction session...
Region and/or Nets changed are small. Going for incremental extraction
 Min pitch recieved = 1520 
IQuantus Extraction invoked in single CPU mode. Commands set_distribute_host/set_multi_cpu_usage can be used to activate multiCPU extraction.

IQuantus Extraction engine initialization using 1 tech files:
	/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch at temperature 125C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQUANTUS-101) : 
  Integrated Quantus - 64-bit Parasitic Extractor - Version 21.1.1-s966
-------------------------------------------------------------------------
               Copyright 2023 Cadence Design Systems, Inc.


INFO (EXTIQUANTUS-103) : Starting at 2023-Dec-06 23:33:18 (2023-Dec-07 04:33:18 GMT).

INFO (EXTIQUANTUS-104) : Starting extraction session...

INFO (EXTIQUANTUS-159) : Loading technology data from file:
  /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch

INFO (EXTIQUANTUS-159) : Loading technology data from file:
  /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch

INFO (EXTIQUANTUS-289) : Loading RCgen extraction models from file:
  /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch

INFO (EXTIQUANTUS-289) : Loading RCgen extraction models from file:
  /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch

INFO (EXTIQUANTUS-345) : Checking Command/Tech/License Files. 

INFO (EXTIQUANTUS-345) : Checking Command/Tech/License Files. 

INFO (EXTIQUANTUS-383) : Summary of license(s) checkout :
	1 count of QTS300
	1 count of QTS310

INFO (EXTIQUANTUS-383) : Summary of license(s) checkout :
	1 count of QTS300
	1 count of QTS310

INFO (EXTIQUANTUS-105) : Starting design extraction....

INFO (EXTIQUANTUS-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_06-Dec-2023_23:31:31_22529_EQv44K/extr.fir_transpose.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQuantus Extraction engine initialized successfully.

Dumping IQuantus extraction options in file 'extLogDir/IQuantus_06-Dec-2023_23:31:31_22529_EQv44K/extr.fir_transpose.extraction_options.log'.
Initialization for IQuantus Incremental Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 2545.367M)

Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2545.430M)
Geometry processing of nets STARTED...................
INFO (EXTIQUANTUS-282) : Checking Command/Tech Files. 

INFO (EXTIQUANTUS-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
. DONE (NETS: 31881  Geometries: 572641  CPU Time: 0:00:02.6  Real Time: 0:00:03.0  MEM: 2549.500M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQUANTUS-282) : Checking Command/Tech Files. 

INFO (EXTIQUANTUS-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQUANTUS-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQuantus session uses RCgen models.

INFO (EXTIQUANTUS-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQuantus session uses RCgen models.

INFO (EXTIQUANTUS-286) : 
INFO (EXTIQUANTUS-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.
RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-267) : 
INFO (EXTHPY-267) :  
 DESIGN                       : 
 DEF/OA DIEAREA BBOX          : 2147483647 2147483647 -2147483648
-2147483648
 DEF/OA UNITS                 : 10000
 FINAL SCALE FACTOR           : 1
 
 ESTIMATED COMPRESSED DEF SIZE: 0
 TILE SIZE                    : 87x87 squm
 TILE COUNT                   : 16
 CLUSTER SIZE                 : 257
 CAPDB PARTITIONS             : 16
 
 DESIGN                       : 
 DEF/OA DIEAREA BBOX          : 2147483647 2147483647 -2147483648
-2147483648
 DEF/OA UNITS                 : 10000
 FINAL SCALE FACTOR           : 1
 
 ESTIMATED COMPRESSED DEF SIZE: 0
 TILE SIZE                    : 87x87 squm
 TILE COUNT                   : 16
 CLUSTER SIZE                 : 257
 CAPDB PARTITIONS             : 16

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 31881  CPU Time: 0:00:23.6  Real Time: 0:00:24.0  MEM: 2708.551M)

Parasitic Stitching STARTED
...................
Number of nets added/deleted/changed/impacted is 12/0/889/30149 respectively. Log file is 'extLogDir/IQuantus_06-Dec-2023_23:31:31_22529_EQv44K/extr.fir_transpose.1.modifiedParasiticNets.log.gz'.
Number of Extracted Resistors     : 371056
Number of Extracted Ground Caps   : 402992
Number of Extracted Coupling Caps : 29742
Parasitic Stitching DONE (Nets: 31881  CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 2716.559M)

IQuantus Extraction engine is being closed... 
+----------------------------------------------------------------------------------------+
|                                Incremental Extraction Statistics                       |
+--+----------------------+----------------------+---------------------------------------+
|S.|         Nets         | Nets with Parasitic  |          Extraction CpuTime           |
|No| Total   Added Deleted| Total   New-RC New-C |Extraction RC-Network Others    Total  |
+--+--------+------+------+--------+------+------+---------+---------+---------+---------+
| 0|   31902|     0|     0|   31869|     0|     0|0:00:24.6|0:00:00.9|0:00:06.5|0:00:32.1|
| 1|   31914|    12|     0|   31881|   901| 30149|0:00:23.6|0:00:01.4|0:00:06.2|0:00:31.3|
+--+--------+------+------+--------+------+------+---------+---------+---------+---------+
IQuantus Incremental Extraction DONE (CPU Time: 0:00:31.9  Real Time: 0:00:33.0  MEM: 2716.555M)
**opt_design ... cpu = 0:02:25, real = 0:02:32, mem = 2048.0M, totSessionCpu=0:14:37 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2616.59)
Initializing multi-corner resistance tables ...
Total number of fetched objects 31914
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31977,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2652.41 CPU=0:00:06.5 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2652.41 CPU=0:00:07.2 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2652.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2652.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2616.53)
Glitch Analysis: View func_default -- Total Number of Nets Skipped = 234. 
Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 31914. 
Total number of fetched objects 31914
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31977,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2663.23 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2663.23 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:14:47 mem=2663.2M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.386  |  0.386  |  1.147  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.257%
------------------------------------------------------------------
**opt_design ... cpu = 0:02:35, real = 0:02:42, mem = 2097.7M, totSessionCpu=0:14:48 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:02:36, real = 0:02:42, mem = 2097.7M, totSessionCpu=0:14:48 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2635.55M, totSessionCpu=0:14:48).
**opt_design ... cpu = 0:02:36, real = 0:02:43, mem = 2097.9M, totSessionCpu=0:14:48 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
OPTC: user 20.0
Reported timing to dir reports/STA
**opt_design ... cpu = 0:02:36, real = 0:02:43, mem = 2097.9M, totSessionCpu=0:14:49 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2646.36)
Total number of fetched objects 31914
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31977,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2661.04 CPU=0:00:06.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2661.04 CPU=0:00:06.7 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2661.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2661.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2614.16)
Glitch Analysis: View func_default -- Total Number of Nets Skipped = 234. 
Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 31914. 
Total number of fetched objects 31914
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31977,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2658.84 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2658.84 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:14:59 mem=2658.8M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 func_default 
Hold views included:
 func_default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.386  |  0.386  |  1.147  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.054  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1969   |  1165   |   816   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.257%
------------------------------------------------------------------
**opt_design ... cpu = 0:02:50, real = 0:02:57, mem = 2136.3M, totSessionCpu=0:15:02 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.386 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1133
Multi-Bit FF Count           :            0
Total Bit Count              :         1133
Total FF Count               :         1133
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      333.106
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1133                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         474.32            482          0.000 ns          0.386 ns  opt_design_postroute
Info: Destroy the CCOpt slew target map.
*** opt_design #3 [finish] : cpu/real = 0:02:51.2/0:02:58.7 (1.0), totSession cpu/real = 0:15:03.5/0:15:28.4 (1.0), mem = 2687.3M
@file 123:
@file 124: #-----------------------------------------------------------------------
@file 125: ## Add filler cells
@file 126: #-----------------------------------------------------------------------
@@file 127: set_db add_fillers_cells {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
@@file 128: add_fillers
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 118 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 96 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 417 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 1528 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 4560 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 12625 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 11381 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 30725 filler insts added - prefix FILLER (CPU: 0:00:02.0).
For 30725 new insts, @file 129:
@file 130: #-----------------------------------------------------------------------
@file 131: ## Verification: physical, logical equivalent checking and timing
@file 132: #-----------------------------------------------------------------------
@file 133:
@file 134: # DRC and LVS
@@file 135: check_drc           -out_file reports/check_drc.rpt
#-check_same_via_cell true               # bool, default=false, user setting
#-report reports/check_drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 2665.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:12.5  ELAPSED TIME: 12.00  MEM: 272.1M) ***

@@file 136: check_connectivity  -out_file reports/check_connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  6 23:34:31 2023

Design Name: fir_transpose
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (351.8000, 351.5000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 23:34:32 **** Processed 5000 nets.
**** 23:34:32 **** Processed 10000 nets.
**** 23:34:32 **** Processed 15000 nets.
**** 23:34:32 **** Processed 20000 nets.
**** 23:34:32 **** Processed 25000 nets.
**** 23:34:32 **** Processed 30000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Dec  6 23:34:33 2023
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.5  MEM: 0.000M)

@file 137:
@file 138: #-----------------------------------------------------------------------
@file 139: ## Signoff extraction
@file 140: #-----------------------------------------------------------------------
@file 141: # Select QRC extraction to be in signoff mode
@@file 142: set_db extract_rc_engine post_route
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
@@file 143: set_db extract_rc_effort_level signoff
@@file 144: set_db extract_rc_coupled true
@@file 145: set_db extract_rc_lef_tech_file_map cds45.layermap
@file 146:
@@file 147: extract_rc
**WARN: (IMPEXT-1285):	The data for incremental IQuantus extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next IQuantus extraction run to be full chip.
Extraction called for design 'fir_transpose' of instances=54343 and nets=31977 using extraction engine 'post_route' at effort level 'signoff' .
default_rc


  Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
22.1.1-p041 Mon Apr 17 07:53:34 PDT 2023
---------------------------------------------------------------------------------------------------------------
                                  Copyright 2023 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-128) : Quantus command line:
 Started at: 2023-Dec-06 23:34:34 (2023-Dec-07 04:34:34 GMT)
 Executable: /opt/cadence/QUANTUS221/tools.lnx86/extraction/bin/64bit/qrc
 Options:     -cmd
/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.cmd
/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.def.gz
 Current working directory: /home/ebapinis/ECE_574_Proj/layout


INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"Poly  polycide  " \
		"Cont  cont  " \
		"Metal1  metal_1  " \
		"Via1  via_1  " \
		"Metal2  metal_2  " \
		"Via2  via_2  " \
		"Metal3  metal_3  " \
		"Via3  via_3  " \
		"Metal4  metal_4  " \
		"Via4  via_4  " \
		"Metal5  metal_5  " \
		"Via5  via_5  " \
		"Metal6  metal_6  " \
		"Via6  via_6  " \
		"Metal7  metal_7  " \
		"Via7  via_7  " \
		"Metal8  metal_8  " \
		"Via8  via_8  " \
		"Metal9  metal_9  " \
		"Via9  via_9  " \
		"Metal10  metal_10  " \
		"Via10  via_10  " \
		"Metal11  metal_11  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 0.1 \
	 -coupling_cap_threshold_relative 1.0 \
	 -total_cap_threshold 0.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_22529_20231206_23:34:33.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS" \
	 -file_name "fir_transpose" \
	 -temporary_directory_name "/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS"
process_technology \
	 -technology_corner \
		"default_rc" \
	 -technology_library_file "/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		"125"




INFO (EXTGRMP-102) : Starting at 2023-Dec-06 23:34:34 (2023-Dec-07 04:34:34 GMT) on host
arc-schaumont-class-vm with pid 2279.
Running binary as: 
 /opt/cadence/QUANTUS221/tools.lnx86/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.cmd
/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.cmd"
"/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.def.gz"

INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_22529_20231206_23:34:33.log"

INFO (EXTGRMP-143) : Option log_file -message_config_file = ""

INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"

INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"

INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"

INFO (EXTGRMP-143) : Option process_technology -technology_name = ""

INFO (EXTGRMP-143) : Option EM_techname = ""

INFO (EXTGRMP-143) : Option process_technology -EM_WEE_clamping_factor = "0.7"

INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option graybox -type = "obs"

INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_setup -directory_name =
"/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS"

INFO (EXTGRMP-143) : Option output_db -units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_setup -file_name = "fir_transpose"

INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""

INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "generic"

INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"

INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"

INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"

INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"

INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"

INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
disconnected_pin multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option log_file -dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option output_setup -compressed = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "0"

INFO (EXTGRMP-143) : Option relative_c_threshold = "1"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill -type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"

INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"

INFO (EXTGRMP-143) : Option extraction_setup -cerebrus_license_only = "false"

INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option process_technology -technology_corner = "default_rc"

INFO (EXTGRMP-143) : Option process_technology -EM_technology_corner = ""

INFO (EXTGRMP-143) : Option process_technology -temperature = "125"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"

INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"

INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"

INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"

INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"

INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"

INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"

INFO (EXTGRMP-143) : Option output_db -type oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"

INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"

INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"

INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"

INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""

INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"

INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"

INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"

INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""

INFO (EXTGRMP-143) : Option input_db -directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""

INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"

INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"

INFO (EXTGRMP-143) : Option change_overhang_direction = "false"

INFO (EXTGRMP-143) : Option ubump_subckt_file = ""

INFO (EXTGRMP-143) : Option tsv_subckt_file = ""

INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"

INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"

INFO (EXTGRMP-143) : Option LEF files =
"/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_tech.lef
/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_macro.lef"

INFO (EXTGRMP-143) : Option DEF files =
"/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.def.gz"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
Poly --> polycide
Cont --> cont
Metal1 --> metal_1
Via1 --> via_1
Metal2 --> metal_2
Via2 --> via_2
Metal3 --> metal_3
Via3 --> via_3
Metal4 --> metal_4
Via4 --> via_4
Metal5 --> metal_5
Via5 --> via_5
Metal6 --> metal_6
Via6 --> via_6
Metal7 --> metal_7
Via7 --> via_7
Metal8 --> metal_8
Via8 --> via_8
Metal9 --> metal_9
Via9 --> via_9
Metal10 --> metal_10
Via10 --> via_10
Metal11 --> metal_11

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-828) : Gds/Oasis InfoGds layer Map settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-253) : Extraction started at Wed Dec  6 23:34:34 2023.

INFO (EXTHPY-232) : Preprocessing stage started at Wed Dec  6 23:34:34 2023.

INFO (EXTGRMP-103) : Local job on arc-schaumont-class-vm obtained for resource 0 with 2 cores at
2023-Dec-06 23:34:34 (2023-Dec-07 04:34:34 GMT); 

WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host arc-schaumont-class-vm is 32505856 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.


INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_tech.lef

WARNING (EXTGRMP-330) : LEF layer "PWdummy" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "PWdummy" will not be extracted and will be ignored.

WARNING (EXTGRMP-330) : LEF layer "Nwell" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "Nwell" will not be extracted and will be ignored.

WARNING (EXTGRMP-330) : LEF layer "Oxide" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "Oxide" will not be extracted and will be ignored.

WARNING (EXTGRMP-605) : Layer "Poly" will not be extracted and will be ignored.

INFO (EXTGRMP-338) : /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_macro.lef

INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.def.gz

INFO (EXTGRMP-195) : Reading VIAS section.

INFO (EXTGRMP-195) : Reading COMPONENTS section.

INFO (EXTGRMP-197) :    10%

INFO (EXTGRMP-197) :    20%

INFO (EXTGRMP-197) :    30%

INFO (EXTGRMP-197) :    40%

INFO (EXTGRMP-197) :    50%

INFO (EXTGRMP-197) :    60%

INFO (EXTGRMP-197) :    70%

INFO (EXTGRMP-197) :    80%

INFO (EXTGRMP-197) :    90%

INFO (EXTGRMP-195) : Reading PINS section.

INFO (EXTGRMP-195) : Reading NETS section.

INFO (EXTGRMP-195) : Reading SPECIALNETS section.

WARNING (EXTGRMP-330) : LEF layer "Bondpad" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 68 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
 ANTENNA CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8
Check the library inputs and log files from library setup to determine whether there is a problem.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files.

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data.

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-802) : Summary of license(s) checkout :
	1 of QTS300, 1 of QTS310

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/qrc.def.gz

INFO (EXTSNZ-156) :    1%

INFO (EXTSNZ-156) :    2%

INFO (EXTSNZ-156) :    3%

INFO (EXTSNZ-156) :    4%

INFO (EXTSNZ-156) :    5%

INFO (EXTSNZ-156) :    6%

INFO (EXTSNZ-156) :    7%

INFO (EXTSNZ-156) :    8%

INFO (EXTSNZ-156) :    9%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    11%

INFO (EXTSNZ-156) :    12%

INFO (EXTSNZ-156) :    13%

INFO (EXTSNZ-156) :    14%

INFO (EXTSNZ-156) :    15%

INFO (EXTSNZ-156) :    16%

INFO (EXTSNZ-156) :    17%

INFO (EXTSNZ-156) :    18%

INFO (EXTSNZ-156) :    19%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    21%

INFO (EXTSNZ-156) :    22%

INFO (EXTSNZ-156) :    23%

INFO (EXTSNZ-156) :    24%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    26%

INFO (EXTSNZ-156) :    27%

INFO (EXTSNZ-156) :    28%

INFO (EXTSNZ-156) :    29%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    31%

INFO (EXTSNZ-156) :    32%

INFO (EXTSNZ-156) :    33%

INFO (EXTSNZ-156) :    34%

INFO (EXTSNZ-156) :    35%

INFO (EXTSNZ-156) :    36%

INFO (EXTSNZ-156) :    37%

INFO (EXTSNZ-156) :    38%

INFO (EXTSNZ-156) :    39%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    41%

INFO (EXTSNZ-156) :    42%

INFO (EXTSNZ-156) :    43%

INFO (EXTSNZ-156) :    44%

INFO (EXTSNZ-156) :    45%

INFO (EXTSNZ-156) :    46%

INFO (EXTSNZ-156) :    47%

INFO (EXTSNZ-156) :    48%

INFO (EXTSNZ-156) :    49%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    51%

INFO (EXTSNZ-156) :    52%

INFO (EXTSNZ-156) :    53%

INFO (EXTSNZ-156) :    54%

INFO (EXTSNZ-156) :    55%

INFO (EXTSNZ-156) :    56%

INFO (EXTSNZ-156) :    57%

INFO (EXTSNZ-156) :    58%

INFO (EXTSNZ-156) :    59%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    61%

INFO (EXTSNZ-156) :    62%

INFO (EXTSNZ-156) :    63%

INFO (EXTSNZ-156) :    64%

INFO (EXTSNZ-156) :    65%

INFO (EXTSNZ-156) :    66%

INFO (EXTSNZ-156) :    67%

INFO (EXTSNZ-156) :    68%

INFO (EXTSNZ-156) :    69%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    71%

INFO (EXTSNZ-156) :    72%

INFO (EXTSNZ-156) :    73%

INFO (EXTSNZ-156) :    74%

INFO (EXTSNZ-156) :    75%

INFO (EXTSNZ-156) :    76%

INFO (EXTSNZ-156) :    77%

INFO (EXTSNZ-156) :    78%

INFO (EXTSNZ-156) :    79%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    81%

INFO (EXTSNZ-156) :    82%

INFO (EXTSNZ-156) :    83%

INFO (EXTSNZ-156) :    84%

INFO (EXTSNZ-156) :    85%

INFO (EXTSNZ-156) :    86%

INFO (EXTSNZ-156) :    87%

INFO (EXTSNZ-156) :    88%

INFO (EXTSNZ-156) :    89%

INFO (EXTSNZ-156) :    90%

INFO (EXTSNZ-156) :    91%

INFO (EXTSNZ-156) :    92%

INFO (EXTSNZ-156) :    93%

INFO (EXTSNZ-156) :    94%

INFO (EXTSNZ-156) :    95%

INFO (EXTSNZ-156) :    96%

INFO (EXTSNZ-156) :    97%

INFO (EXTSNZ-156) :    98%

INFO (EXTSNZ-156) :    99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.

INFO (EXTHPY-102) : Processing of gray data completed successfully.

INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Wed Dec  6 23:34:42 2023 with 2 CPU(s).

INFO (EXTHPY-247) : Preprocessing stage:
 Duration: 00:00:08, Max (Total) memory: 299 MB
 Max (CPU) memory: 247 MB, Max (CPU) time: 00:00:02

INFO (EXTHPY-173) : Capacitance extraction started at Wed Dec  6 23:34:42 2023.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-267) :  
 DESIGN                       : fir_transpose
 DEF/OA DIEAREA BBOX          : 0 0 703600 703000
 DEF/OA UNITS                 : 2000
 FINAL SCALE FACTOR           : 1
 
 ESTIMATED COMPRESSED DEF SIZE: 3491064
 TILE SIZE                    : 100x100 squm
 TILE COUNT                   : 16
 CLUSTER SIZE                 : 257
 CAPDB PARTITIONS             : 16

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Wed Dec  6 23:34:54 2023 with 2 CPU(s).

INFO (EXTHPY-248) : Capacitance extraction:
 Duration: 00:00:12, Max (Total) memory: 466 MB
 Max (CPU) memory: 312 MB, Max (CPU) time: 00:00:12

INFO (EXTHPY-175) : Output generation started at Wed Dec  6 23:34:54 2023.

INFO (EXTSNZ-156) :    0%

WARNING (EXTGRMP-574) : There are 33 unrouted nets. 
Please check file *.incompletenets in your output directory for details.

INFO (EXTHPY-176) : Output generation completed successfully at Wed Dec  6 23:34:55 2023 with 2 CPU(s).

INFO (EXTHPY-249) : Output generation:
 Duration: 00:00:01, Max (Total) memory: 317 MB
 Max (CPU) memory: 312 MB, Max (CPU) time: 00:00:01

INFO (EXTHPY-143) : ---Summary of Stage Duration
 Preprocessing stage:
 Duration: 00:00:08, Max (Total) memory: 299 MB
 Max (CPU) memory: 247 MB, Max (CPU) time: 00:00:02
 Capacitance extraction:
 Duration: 00:00:12, Max (Total) memory: 466 MB
 Max (CPU) memory: 312 MB, Max (CPU) time: 00:00:12
 Output generation:
 Duration: 00:00:01, Max (Total) memory: 317 MB
 Max (CPU) memory: 312 MB, Max (CPU) time: 00:00:01

INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 1013

INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.3

INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES

INFO (EXTHPY-254) : Extraction completed successfully at Wed Dec  6 23:34:56 2023.

Warning message summary: 

Message Code(ID)   Count     Message
=================|=========|=======================================================================================================================
EXTGRMP-103       1          Maximum size of the process stack (stacksize) on host arc-schaumont-class-vm is 32505856 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.

---------------------------------------------------------------------------------------------------------------------------------------------------
EXTGRMP-184       1          Gray-box mode -type lef_obstruction was selected for extraction, but 68 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
 ANTENNA CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8
Check the library inputs and log files from library setup to determine whether there is a problem.
---------------------------------------------------------------------------------------------------------------------------------------------------
EXTGRMP-330       4          LEF layer "PWdummy" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.
---------------------------------------------------------------------------------------------------------------------------------------------------
EXTGRMP-414       1          No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
---------------------------------------------------------------------------------------------------------------------------------------------------
EXTGRMP-574       1          There are 33 unrouted nets. 
Please check file *.incompletenets in your output directory for details.
---------------------------------------------------------------------------------------------------------------------------------------------------
EXTGRMP-605       4          Layer "PWdummy" will not be extracted and will be ignored.
---------------------------------------------------------------------------------------------------------------------------------------------------
 

TOTAL WARNINGS: 12 
TOTAL ERRORS: 0 
---------------------------------------------------------------------------------------------------------------------------------------------------
----

Ending at 2023-Dec-06 23:34:56 (2023-Dec-07 04:34:56 GMT).

 Tool:                    Cadence Quantus Extraction 64-bit
 Version:                 22.1.1-p041 Mon Apr 17 07:53:34 PDT 2023
 IR Build No:             041 
 Techfile:               
/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/_qrc_techdir/default_rc/qrcTechFile
; version: 8.1.1-p004 
 License(s) used:         1 of QTS300, 1 of QTS310 
 User Name:               ebapinis
 Host Name:               arc-schaumont-class-vm
 Host OS Release:         Linux 3.10.0-1160.99.1.el7.x86_64
 Host OS Version:         #1 SMP Thu Aug 10 10:46:21 EDT 2023
 CPU Model Name:          Intel Xeon Processor (Cascadelake)
 L1d Cache:               32K
 L1i Cache:               32K
 L2 Cache:                4096K
 L3 Cache:                16384K
 Memory:                  15 GB
 Run duration:            00:00:16 CPU time, 00:00:22 clock time
 Max (Total) memory used: 466 MB
 Max (CPU) memory used:   312 MB
 Max Temp-Directory used: 35 MB
 Nets/hour:               7173K nets/CPU-hr, 5216K nets/clock-hr
 Design data:
    Components:           54343
    Phy components:       30725
    Nets:                 31881
    Unconnected pins:     33
 Warning messages:        12
 Error messages:          0

Exit code 0.
Cadence Quantus Extraction completed successfully at 2023-Dec-06 23:34:56
(2023-Dec-07 04:34:56 GMT).
*** qrc completed. ***
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2945.801M)
Following parasitics specified for RC corner default_rc:
	/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz (spef)
		Cell fir_transpose has spef /tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz specified
Start spef parsing (MEM=2928.07).
Spef file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz' reading completed:: 10 %
Spef file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz' reading completed:: 20 %
Spef file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz' reading completed:: 30 %
Spef file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz' reading completed:: 40 %
Spef file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz' reading completed:: 50 %
Spef file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz' reading completed:: 60 %
Spef file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz' reading completed:: 70 %
Spef file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz' reading completed:: 80 %
Spef file '/tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz' reading completed:: 90 %
SPEF file /tmp/innovus_temp_22529_arc-schaumont-class-vm_ebapinis_OjPMyR/tmp_qrc_fsfKnS/fir_transpose.spef.gz.
Number of Resistors     : 148957
Number of Ground Caps   : 146485
Number of Coupling Caps : 29800

End spef parsing (MEM=2704.09 CPU=0:00:01.7 REAL=0:00:01.0).
Cell fir_transpose, hinst 
Done read_parasitics... (cpu: 0:00:02.5 real: 0:00:02.0 mem: 2704.090M)
@file 148:
@file 149: # Generate RC spefs  for WC_rc & BC_rc corners
@@file 150: write_parasitics -rc_corner default_rc -spef_file out/design_default_rc.spef
RC Out has the following PVT Info:
   RC:default_rc, Operating temperature 125 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:01.0  MEM= 2712.1M)
@file 151:
@file 152: #-----------------------------------------------------------------------
@file 153: ## Saving verilog netlist, delays, constraints
@file 154: #-----------------------------------------------------------------------
@@file 155: write_netlist out/design.v
Writing Netlist "out/design.v" ...
@@file 156: write_sdf out/design.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fir_transpose
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2710.09)
Total number of fetched objects 31914
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31977,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2724.44 CPU=0:00:06.7 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2724.44 CPU=0:00:07.2 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2724.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2724.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2651.44)
Glitch Analysis: View func_default -- Total Number of Nets Skipped = 236. 
Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 31914. 
Total number of fetched objects 31914
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 31977,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2697.14 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2697.14 CPU=0:00:00.3 REAL=0:00:01.0)
@@file 157: write_sdc out/design.sdc
@file 158:
@file 159: #-----------------------------------------------------------------------
@file 160: ## Save the design
@file 161: #-----------------------------------------------------------------------
@@file 162: write_db out/final_route.db
default_tc
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/06 23:35:12, mem=2084.1M)
% Begin Save ccopt configuration ... (date=12/06 23:35:12, mem=2084.1M)
% End Save ccopt configuration ... (date=12/06 23:35:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2085.1M, current mem=2085.1M)
% Begin Save netlist data ... (date=12/06 23:35:12, mem=2085.1M)
Writing Binary DB to out/final_route.db/fir_transpose.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/06 23:35:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2085.1M, current mem=2085.1M)
Saving symbol-table file ...
Saving congestion map file out/final_route.db/fir_transpose.route.congmap.gz ...
% Begin Save AAE data ... (date=12/06 23:35:12, mem=2085.4M)
Saving AAE Data ...
% End Save AAE data ... (date=12/06 23:35:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2085.4M, current mem=2085.4M)
Saving preference file out/final_route.db/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=12/06 23:35:14, mem=2114.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/06 23:35:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=2114.8M, current mem=2114.8M)
Saving PG file out/final_route.db/fir_transpose.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Wed Dec  6 23:35:14 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2635.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/06 23:35:14, mem=2114.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/06 23:35:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=2115.0M, current mem=2115.0M)
% Begin Save routing data ... (date=12/06 23:35:14, mem=2115.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2635.5M) ***
% End Save routing data ... (date=12/06 23:35:15, total cpu=0:00:00.3, real=0:00:01.0, peak res=2115.1M, current mem=2115.1M)
Saving property file out/final_route.db/fir_transpose.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2638.5M) ***
#Saving pin access data to file out/final_route.db/fir_transpose.apa ...
#
Saving preRoute extracted patterns in file 'out/final_route.db/fir_transpose.techData.gz' ...
Saving preRoute extraction data in directory 'out/final_route.db/extraction/' ...
% Begin Save power constraints data ... (date=12/06 23:35:15, mem=2117.9M)
% End Save power constraints data ... (date=12/06 23:35:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2118.0M, current mem=2118.0M)
default_rc
default_rc
default_rc
Generated self-contained design final_route.db
#% End save design ... (date=12/06 23:35:15, total cpu=0:00:02.8, real=0:00:03.0, peak res=2119.9M, current mem=2119.9M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 163:
@file 164: #--------------------------------
@file 165: # report core area
@file 166: #--------------------------------
@file 167:
@file 168: set xl [get_db current_design .core_bbox.ll.x]
@file 169: set xu [get_db current_design .core_bbox.ur.x]
@file 170: set yl [get_db current_design .core_bbox.ll.y]
@file 171: set yu [get_db current_design .core_bbox.ur.y]
@file 172:
@file 173: puts "FINAL DESIGN CORE AREA:"
FINAL DESIGN CORE AREA:
@file 174: puts [expr ($xu - $xl)*($yu - $yl)]
97038.396
@file 175:
@file 176:
@file 177:
#@ End verbose source: run_innovus.tcl
@innovus 2> gui_show

@innovus 3> gui_select -point {163.14750 149.60300}
@innovus 4> gui_select -point {163.53000 150.47600}
@innovus 5> gui_select -point {156.87250 148.66500}
@innovus 6> gui_hide

@innovus 7> exit

*** Memory Usage v#1 (Current mem = 2849.922M, initial mem = 486.109M) ***
*** Message Summary: 178 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:16:13, real=0:21:49, mem=2849.9M) ---
