
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000060c4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004060c4  004060c4  000160c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  004060cc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000198  204009b8  00406a84  000209b8  2**2
                  ALLOC
  4 .stack        00002000  20400b50  00406c1c  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402b50  00408c1c  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017cff  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002d3d  00000000  00000000  0003873e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007ec6  00000000  00000000  0003b47b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000da8  00000000  00000000  00043341  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000cf8  00000000  00000000  000440e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001ff50  00000000  00000000  00044de1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d92e  00000000  00000000  00064d31  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c767  00000000  00000000  0007265f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000474c  00000000  00000000  000fedc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 2b 40 20 f1 2a 40 00 a1 2b 40 00 a1 2b 40 00     P+@ .*@..+@..+@.
  400010:	a1 2b 40 00 a1 2b 40 00 a1 2b 40 00 00 00 00 00     .+@..+@..+@.....
	...
  40002c:	a1 2b 40 00 a1 2b 40 00 00 00 00 00 a1 2b 40 00     .+@..+@......+@.
  40003c:	a1 2b 40 00 a1 2b 40 00 a1 2b 40 00 a1 2b 40 00     .+@..+@..+@..+@.
  40004c:	a1 2b 40 00 a1 2b 40 00 a1 2b 40 00 a1 2b 40 00     .+@..+@..+@..+@.
  40005c:	a1 2b 40 00 a1 2b 40 00 00 00 00 00 1d 1f 40 00     .+@..+@.......@.
  40006c:	35 1f 40 00 4d 1f 40 00 a1 2b 40 00 a1 2b 40 00     5.@.M.@..+@..+@.
  40007c:	a1 2b 40 00 65 1f 40 00 7d 1f 40 00 a1 2b 40 00     .+@.e.@.}.@..+@.
  40008c:	a1 2b 40 00 a1 2b 40 00 a1 2b 40 00 a1 2b 40 00     .+@..+@..+@..+@.
  40009c:	85 08 40 00 45 08 40 00 a1 2b 40 00 a1 2b 40 00     ..@.E.@..+@..+@.
  4000ac:	a1 2b 40 00 a1 2b 40 00 d9 1d 40 00 a1 2b 40 00     .+@..+@...@..+@.
  4000bc:	a1 2b 40 00 a1 2b 40 00 a1 2b 40 00 a1 2b 40 00     .+@..+@..+@..+@.
  4000cc:	a1 2b 40 00 00 00 00 00 a1 2b 40 00 00 00 00 00     .+@......+@.....
  4000dc:	a1 2b 40 00 f1 1d 40 00 a1 2b 40 00 a1 2b 40 00     .+@...@..+@..+@.
  4000ec:	a1 2b 40 00 a1 2b 40 00 a1 2b 40 00 a1 2b 40 00     .+@..+@..+@..+@.
  4000fc:	a1 2b 40 00 a1 2b 40 00 a1 2b 40 00 a1 2b 40 00     .+@..+@..+@..+@.
  40010c:	a1 2b 40 00 a1 2b 40 00 00 00 00 00 00 00 00 00     .+@..+@.........
  40011c:	00 00 00 00 a1 2b 40 00 a1 2b 40 00 a1 2b 40 00     .....+@..+@..+@.
  40012c:	a1 2b 40 00 a1 2b 40 00 00 00 00 00 a1 2b 40 00     .+@..+@......+@.
  40013c:	a1 2b 40 00                                         .+@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	004060cc 	.word	0x004060cc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004060cc 	.word	0x004060cc
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	004060cc 	.word	0x004060cc
  4001a8:	00000000 	.word	0x00000000

004001ac <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	4603      	mov	r3, r0
  4001b4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4001b6:	4909      	ldr	r1, [pc, #36]	; (4001dc <NVIC_EnableIRQ+0x30>)
  4001b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4001bc:	095b      	lsrs	r3, r3, #5
  4001be:	79fa      	ldrb	r2, [r7, #7]
  4001c0:	f002 021f 	and.w	r2, r2, #31
  4001c4:	2001      	movs	r0, #1
  4001c6:	fa00 f202 	lsl.w	r2, r0, r2
  4001ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4001ce:	bf00      	nop
  4001d0:	370c      	adds	r7, #12
  4001d2:	46bd      	mov	sp, r7
  4001d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001d8:	4770      	bx	lr
  4001da:	bf00      	nop
  4001dc:	e000e100 	.word	0xe000e100

004001e0 <afec_ch_sanity_check>:
 * \param channel  AFEC channel number.
 *
 */
static inline void afec_ch_sanity_check(Afec *const afec,
		const enum afec_channel_num channel)
{
  4001e0:	b480      	push	{r7}
  4001e2:	b083      	sub	sp, #12
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	6078      	str	r0, [r7, #4]
  4001e8:	460b      	mov	r3, r1
  4001ea:	807b      	strh	r3, [r7, #2]
	#endif
	} else if (afec == AFEC1) {
		Assert(channel < NB_CH_AFE1);
	}
	UNUSED(channel);
}
  4001ec:	bf00      	nop
  4001ee:	370c      	adds	r7, #12
  4001f0:	46bd      	mov	sp, r7
  4001f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001f6:	4770      	bx	lr

004001f8 <afec_set_trigger>:
 * \param trigger Conversion trigger.
 *
 */
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
  4001f8:	b480      	push	{r7}
  4001fa:	b085      	sub	sp, #20
  4001fc:	af00      	add	r7, sp, #0
  4001fe:	6078      	str	r0, [r7, #4]
  400200:	460b      	mov	r3, r1
  400202:	70fb      	strb	r3, [r7, #3]
	uint32_t reg;

	reg = afec->AFEC_MR;
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	685b      	ldr	r3, [r3, #4]
  400208:	60fb      	str	r3, [r7, #12]

	if (trigger == AFEC_TRIG_FREERUN) {
  40020a:	78fb      	ldrb	r3, [r7, #3]
  40020c:	2bff      	cmp	r3, #255	; 0xff
  40020e:	d104      	bne.n	40021a <afec_set_trigger+0x22>
		reg |= AFEC_MR_FREERUN_ON;
  400210:	68fb      	ldr	r3, [r7, #12]
  400212:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400216:	60fb      	str	r3, [r7, #12]
  400218:	e007      	b.n	40022a <afec_set_trigger+0x32>
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40021a:	68fb      	ldr	r3, [r7, #12]
  40021c:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  400220:	60fb      	str	r3, [r7, #12]
		reg |= trigger;
  400222:	78fb      	ldrb	r3, [r7, #3]
  400224:	68fa      	ldr	r2, [r7, #12]
  400226:	4313      	orrs	r3, r2
  400228:	60fb      	str	r3, [r7, #12]
	}

	afec->AFEC_MR = reg;
  40022a:	687b      	ldr	r3, [r7, #4]
  40022c:	68fa      	ldr	r2, [r7, #12]
  40022e:	605a      	str	r2, [r3, #4]
}
  400230:	bf00      	nop
  400232:	3714      	adds	r7, #20
  400234:	46bd      	mov	sp, r7
  400236:	f85d 7b04 	ldr.w	r7, [sp], #4
  40023a:	4770      	bx	lr

0040023c <afec_start_software_conversion>:
 * this function can NOT start analog to digital conversion.
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
  40023c:	b480      	push	{r7}
  40023e:	b083      	sub	sp, #12
  400240:	af00      	add	r7, sp, #0
  400242:	6078      	str	r0, [r7, #4]
	afec->AFEC_CR = AFEC_CR_START;
  400244:	687b      	ldr	r3, [r7, #4]
  400246:	2202      	movs	r2, #2
  400248:	601a      	str	r2, [r3, #0]
}
  40024a:	bf00      	nop
  40024c:	370c      	adds	r7, #12
  40024e:	46bd      	mov	sp, r7
  400250:	f85d 7b04 	ldr.w	r7, [sp], #4
  400254:	4770      	bx	lr
	...

00400258 <afec_channel_enable>:
 * \param afec  Base address of the AFEC.
 * \param afec_ch AFEC channel number.
 */
static inline void afec_channel_enable(Afec *const afec,
		const enum afec_channel_num afec_ch)
{
  400258:	b580      	push	{r7, lr}
  40025a:	b082      	sub	sp, #8
  40025c:	af00      	add	r7, sp, #0
  40025e:	6078      	str	r0, [r7, #4]
  400260:	460b      	mov	r3, r1
  400262:	807b      	strh	r3, [r7, #2]
	if (afec_ch != AFEC_CHANNEL_ALL) {
  400264:	887b      	ldrh	r3, [r7, #2]
  400266:	f640 72ff 	movw	r2, #4095	; 0xfff
  40026a:	4293      	cmp	r3, r2
  40026c:	d004      	beq.n	400278 <afec_channel_enable+0x20>
		afec_ch_sanity_check(afec, afec_ch);
  40026e:	887b      	ldrh	r3, [r7, #2]
  400270:	4619      	mov	r1, r3
  400272:	6878      	ldr	r0, [r7, #4]
  400274:	4b0a      	ldr	r3, [pc, #40]	; (4002a0 <afec_channel_enable+0x48>)
  400276:	4798      	blx	r3
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
			AFEC_CHANNEL_ALL : 1 << afec_ch;
  400278:	887b      	ldrh	r3, [r7, #2]
  40027a:	f640 72ff 	movw	r2, #4095	; 0xfff
  40027e:	4293      	cmp	r3, r2
  400280:	d005      	beq.n	40028e <afec_channel_enable+0x36>
  400282:	887b      	ldrh	r3, [r7, #2]
  400284:	2201      	movs	r2, #1
  400286:	fa02 f303 	lsl.w	r3, r2, r3
  40028a:	461a      	mov	r2, r3
  40028c:	e001      	b.n	400292 <afec_channel_enable+0x3a>
  40028e:	f640 72ff 	movw	r2, #4095	; 0xfff
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  400292:	687b      	ldr	r3, [r7, #4]
  400294:	615a      	str	r2, [r3, #20]
}
  400296:	bf00      	nop
  400298:	3708      	adds	r7, #8
  40029a:	46bd      	mov	sp, r7
  40029c:	bd80      	pop	{r7, pc}
  40029e:	bf00      	nop
  4002a0:	004001e1 	.word	0x004001e1

004002a4 <afec_channel_get_value>:
 *
 * \return AFEC converted value of the selected channel.
 */
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
  4002a4:	b580      	push	{r7, lr}
  4002a6:	b082      	sub	sp, #8
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
  4002ac:	460b      	mov	r3, r1
  4002ae:	807b      	strh	r3, [r7, #2]
	afec_ch_sanity_check(afec, afec_ch);
  4002b0:	887b      	ldrh	r3, [r7, #2]
  4002b2:	4619      	mov	r1, r3
  4002b4:	6878      	ldr	r0, [r7, #4]
  4002b6:	4b05      	ldr	r3, [pc, #20]	; (4002cc <afec_channel_get_value+0x28>)
  4002b8:	4798      	blx	r3

	afec->AFEC_CSELR = afec_ch;
  4002ba:	887a      	ldrh	r2, [r7, #2]
  4002bc:	687b      	ldr	r3, [r7, #4]
  4002be:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4002c0:	687b      	ldr	r3, [r7, #4]
  4002c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
}
  4002c4:	4618      	mov	r0, r3
  4002c6:	3708      	adds	r7, #8
  4002c8:	46bd      	mov	sp, r7
  4002ca:	bd80      	pop	{r7, pc}
  4002cc:	004001e1 	.word	0x004001e1

004002d0 <afec_channel_set_analog_offset>:
 * \param afec_ch AFEC channel number.
 * \param aoffset  Analog offset value.
 */
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
  4002d0:	b580      	push	{r7, lr}
  4002d2:	b082      	sub	sp, #8
  4002d4:	af00      	add	r7, sp, #0
  4002d6:	6078      	str	r0, [r7, #4]
  4002d8:	460b      	mov	r3, r1
  4002da:	807b      	strh	r3, [r7, #2]
  4002dc:	4613      	mov	r3, r2
  4002de:	803b      	strh	r3, [r7, #0]
	afec_ch_sanity_check(afec, afec_ch);
  4002e0:	887b      	ldrh	r3, [r7, #2]
  4002e2:	4619      	mov	r1, r3
  4002e4:	6878      	ldr	r0, [r7, #4]
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <afec_channel_set_analog_offset+0x34>)
  4002e8:	4798      	blx	r3

	afec->AFEC_CSELR = afec_ch;
  4002ea:	887a      	ldrh	r2, [r7, #2]
  4002ec:	687b      	ldr	r3, [r7, #4]
  4002ee:	665a      	str	r2, [r3, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4002f0:	883b      	ldrh	r3, [r7, #0]
  4002f2:	f3c3 020b 	ubfx	r2, r3, #0, #12
  4002f6:	687b      	ldr	r3, [r7, #4]
  4002f8:	66da      	str	r2, [r3, #108]	; 0x6c
}
  4002fa:	bf00      	nop
  4002fc:	3708      	adds	r7, #8
  4002fe:	46bd      	mov	sp, r7
  400300:	bd80      	pop	{r7, pc}
  400302:	bf00      	nop
  400304:	004001e1 	.word	0x004001e1

00400308 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400308:	b480      	push	{r7}
  40030a:	b083      	sub	sp, #12
  40030c:	af00      	add	r7, sp, #0
  40030e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400310:	687b      	ldr	r3, [r7, #4]
  400312:	2b07      	cmp	r3, #7
  400314:	d825      	bhi.n	400362 <osc_get_rate+0x5a>
  400316:	a201      	add	r2, pc, #4	; (adr r2, 40031c <osc_get_rate+0x14>)
  400318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40031c:	0040033d 	.word	0x0040033d
  400320:	00400343 	.word	0x00400343
  400324:	00400349 	.word	0x00400349
  400328:	0040034f 	.word	0x0040034f
  40032c:	00400353 	.word	0x00400353
  400330:	00400357 	.word	0x00400357
  400334:	0040035b 	.word	0x0040035b
  400338:	0040035f 	.word	0x0040035f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40033c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400340:	e010      	b.n	400364 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400346:	e00d      	b.n	400364 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400348:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40034c:	e00a      	b.n	400364 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40034e:	4b08      	ldr	r3, [pc, #32]	; (400370 <osc_get_rate+0x68>)
  400350:	e008      	b.n	400364 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400352:	4b08      	ldr	r3, [pc, #32]	; (400374 <osc_get_rate+0x6c>)
  400354:	e006      	b.n	400364 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400356:	4b08      	ldr	r3, [pc, #32]	; (400378 <osc_get_rate+0x70>)
  400358:	e004      	b.n	400364 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40035a:	4b07      	ldr	r3, [pc, #28]	; (400378 <osc_get_rate+0x70>)
  40035c:	e002      	b.n	400364 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40035e:	4b06      	ldr	r3, [pc, #24]	; (400378 <osc_get_rate+0x70>)
  400360:	e000      	b.n	400364 <osc_get_rate+0x5c>
	}

	return 0;
  400362:	2300      	movs	r3, #0
}
  400364:	4618      	mov	r0, r3
  400366:	370c      	adds	r7, #12
  400368:	46bd      	mov	sp, r7
  40036a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40036e:	4770      	bx	lr
  400370:	003d0900 	.word	0x003d0900
  400374:	007a1200 	.word	0x007a1200
  400378:	00b71b00 	.word	0x00b71b00

0040037c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400380:	2006      	movs	r0, #6
  400382:	4b05      	ldr	r3, [pc, #20]	; (400398 <sysclk_get_main_hz+0x1c>)
  400384:	4798      	blx	r3
  400386:	4602      	mov	r2, r0
  400388:	4613      	mov	r3, r2
  40038a:	009b      	lsls	r3, r3, #2
  40038c:	4413      	add	r3, r2
  40038e:	009a      	lsls	r2, r3, #2
  400390:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400392:	4618      	mov	r0, r3
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400309 	.word	0x00400309

0040039c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40039c:	b580      	push	{r7, lr}
  40039e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003a0:	4b02      	ldr	r3, [pc, #8]	; (4003ac <sysclk_get_cpu_hz+0x10>)
  4003a2:	4798      	blx	r3
  4003a4:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003a6:	4618      	mov	r0, r3
  4003a8:	bd80      	pop	{r7, pc}
  4003aa:	bf00      	nop
  4003ac:	0040037d 	.word	0x0040037d

004003b0 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003b4:	4b02      	ldr	r3, [pc, #8]	; (4003c0 <sysclk_get_peripheral_hz+0x10>)
  4003b6:	4798      	blx	r3
  4003b8:	4603      	mov	r3, r0
  4003ba:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4003bc:	4618      	mov	r0, r3
  4003be:	bd80      	pop	{r7, pc}
  4003c0:	0040037d 	.word	0x0040037d

004003c4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4003c4:	b580      	push	{r7, lr}
  4003c6:	b082      	sub	sp, #8
  4003c8:	af00      	add	r7, sp, #0
  4003ca:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4003cc:	6878      	ldr	r0, [r7, #4]
  4003ce:	4b03      	ldr	r3, [pc, #12]	; (4003dc <sysclk_enable_peripheral_clock+0x18>)
  4003d0:	4798      	blx	r3
}
  4003d2:	bf00      	nop
  4003d4:	3708      	adds	r7, #8
  4003d6:	46bd      	mov	sp, r7
  4003d8:	bd80      	pop	{r7, pc}
  4003da:	bf00      	nop
  4003dc:	00402259 	.word	0x00402259

004003e0 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4003e4:	200a      	movs	r0, #10
  4003e6:	4b08      	ldr	r3, [pc, #32]	; (400408 <ioport_init+0x28>)
  4003e8:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4003ea:	200b      	movs	r0, #11
  4003ec:	4b06      	ldr	r3, [pc, #24]	; (400408 <ioport_init+0x28>)
  4003ee:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4003f0:	200c      	movs	r0, #12
  4003f2:	4b05      	ldr	r3, [pc, #20]	; (400408 <ioport_init+0x28>)
  4003f4:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4003f6:	2010      	movs	r0, #16
  4003f8:	4b03      	ldr	r3, [pc, #12]	; (400408 <ioport_init+0x28>)
  4003fa:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4003fc:	2011      	movs	r0, #17
  4003fe:	4b02      	ldr	r3, [pc, #8]	; (400408 <ioport_init+0x28>)
  400400:	4798      	blx	r3
	arch_ioport_init();
}
  400402:	bf00      	nop
  400404:	bd80      	pop	{r7, pc}
  400406:	bf00      	nop
  400408:	004003c5 	.word	0x004003c5

0040040c <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b08c      	sub	sp, #48	; 0x30
  400410:	af00      	add	r7, sp, #0
  400412:	6078      	str	r0, [r7, #4]
  400414:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400416:	4b49      	ldr	r3, [pc, #292]	; (40053c <usart_serial_init+0x130>)
  400418:	4798      	blx	r3
  40041a:	4603      	mov	r3, r0
  40041c:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40041e:	683b      	ldr	r3, [r7, #0]
  400420:	681b      	ldr	r3, [r3, #0]
  400422:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  400424:	683b      	ldr	r3, [r7, #0]
  400426:	689b      	ldr	r3, [r3, #8]
  400428:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40042a:	683b      	ldr	r3, [r7, #0]
  40042c:	681b      	ldr	r3, [r3, #0]
  40042e:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  400430:	683b      	ldr	r3, [r7, #0]
  400432:	685b      	ldr	r3, [r3, #4]
  400434:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  400436:	683b      	ldr	r3, [r7, #0]
  400438:	689b      	ldr	r3, [r3, #8]
  40043a:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  40043c:	683b      	ldr	r3, [r7, #0]
  40043e:	68db      	ldr	r3, [r3, #12]
  400440:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400442:	2300      	movs	r3, #0
  400444:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400446:	687b      	ldr	r3, [r7, #4]
  400448:	4a3d      	ldr	r2, [pc, #244]	; (400540 <usart_serial_init+0x134>)
  40044a:	4293      	cmp	r3, r2
  40044c:	d108      	bne.n	400460 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40044e:	2007      	movs	r0, #7
  400450:	4b3c      	ldr	r3, [pc, #240]	; (400544 <usart_serial_init+0x138>)
  400452:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400454:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400458:	4619      	mov	r1, r3
  40045a:	6878      	ldr	r0, [r7, #4]
  40045c:	4b3a      	ldr	r3, [pc, #232]	; (400548 <usart_serial_init+0x13c>)
  40045e:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400460:	687b      	ldr	r3, [r7, #4]
  400462:	4a3a      	ldr	r2, [pc, #232]	; (40054c <usart_serial_init+0x140>)
  400464:	4293      	cmp	r3, r2
  400466:	d108      	bne.n	40047a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  400468:	2008      	movs	r0, #8
  40046a:	4b36      	ldr	r3, [pc, #216]	; (400544 <usart_serial_init+0x138>)
  40046c:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40046e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400472:	4619      	mov	r1, r3
  400474:	6878      	ldr	r0, [r7, #4]
  400476:	4b34      	ldr	r3, [pc, #208]	; (400548 <usart_serial_init+0x13c>)
  400478:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40047a:	687b      	ldr	r3, [r7, #4]
  40047c:	4a34      	ldr	r2, [pc, #208]	; (400550 <usart_serial_init+0x144>)
  40047e:	4293      	cmp	r3, r2
  400480:	d108      	bne.n	400494 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  400482:	202c      	movs	r0, #44	; 0x2c
  400484:	4b2f      	ldr	r3, [pc, #188]	; (400544 <usart_serial_init+0x138>)
  400486:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400488:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40048c:	4619      	mov	r1, r3
  40048e:	6878      	ldr	r0, [r7, #4]
  400490:	4b2d      	ldr	r3, [pc, #180]	; (400548 <usart_serial_init+0x13c>)
  400492:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400494:	687b      	ldr	r3, [r7, #4]
  400496:	4a2f      	ldr	r2, [pc, #188]	; (400554 <usart_serial_init+0x148>)
  400498:	4293      	cmp	r3, r2
  40049a:	d108      	bne.n	4004ae <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  40049c:	202d      	movs	r0, #45	; 0x2d
  40049e:	4b29      	ldr	r3, [pc, #164]	; (400544 <usart_serial_init+0x138>)
  4004a0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4004a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4004a6:	4619      	mov	r1, r3
  4004a8:	6878      	ldr	r0, [r7, #4]
  4004aa:	4b27      	ldr	r3, [pc, #156]	; (400548 <usart_serial_init+0x13c>)
  4004ac:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4004ae:	687b      	ldr	r3, [r7, #4]
  4004b0:	4a29      	ldr	r2, [pc, #164]	; (400558 <usart_serial_init+0x14c>)
  4004b2:	4293      	cmp	r3, r2
  4004b4:	d111      	bne.n	4004da <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4004b6:	200d      	movs	r0, #13
  4004b8:	4b22      	ldr	r3, [pc, #136]	; (400544 <usart_serial_init+0x138>)
  4004ba:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4004bc:	4b1f      	ldr	r3, [pc, #124]	; (40053c <usart_serial_init+0x130>)
  4004be:	4798      	blx	r3
  4004c0:	4602      	mov	r2, r0
  4004c2:	f107 030c 	add.w	r3, r7, #12
  4004c6:	4619      	mov	r1, r3
  4004c8:	6878      	ldr	r0, [r7, #4]
  4004ca:	4b24      	ldr	r3, [pc, #144]	; (40055c <usart_serial_init+0x150>)
  4004cc:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4004ce:	6878      	ldr	r0, [r7, #4]
  4004d0:	4b23      	ldr	r3, [pc, #140]	; (400560 <usart_serial_init+0x154>)
  4004d2:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4004d4:	6878      	ldr	r0, [r7, #4]
  4004d6:	4b23      	ldr	r3, [pc, #140]	; (400564 <usart_serial_init+0x158>)
  4004d8:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4004da:	687b      	ldr	r3, [r7, #4]
  4004dc:	4a22      	ldr	r2, [pc, #136]	; (400568 <usart_serial_init+0x15c>)
  4004de:	4293      	cmp	r3, r2
  4004e0:	d111      	bne.n	400506 <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4004e2:	200e      	movs	r0, #14
  4004e4:	4b17      	ldr	r3, [pc, #92]	; (400544 <usart_serial_init+0x138>)
  4004e6:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4004e8:	4b14      	ldr	r3, [pc, #80]	; (40053c <usart_serial_init+0x130>)
  4004ea:	4798      	blx	r3
  4004ec:	4602      	mov	r2, r0
  4004ee:	f107 030c 	add.w	r3, r7, #12
  4004f2:	4619      	mov	r1, r3
  4004f4:	6878      	ldr	r0, [r7, #4]
  4004f6:	4b19      	ldr	r3, [pc, #100]	; (40055c <usart_serial_init+0x150>)
  4004f8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4004fa:	6878      	ldr	r0, [r7, #4]
  4004fc:	4b18      	ldr	r3, [pc, #96]	; (400560 <usart_serial_init+0x154>)
  4004fe:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400500:	6878      	ldr	r0, [r7, #4]
  400502:	4b18      	ldr	r3, [pc, #96]	; (400564 <usart_serial_init+0x158>)
  400504:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400506:	687b      	ldr	r3, [r7, #4]
  400508:	4a18      	ldr	r2, [pc, #96]	; (40056c <usart_serial_init+0x160>)
  40050a:	4293      	cmp	r3, r2
  40050c:	d111      	bne.n	400532 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  40050e:	200f      	movs	r0, #15
  400510:	4b0c      	ldr	r3, [pc, #48]	; (400544 <usart_serial_init+0x138>)
  400512:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400514:	4b09      	ldr	r3, [pc, #36]	; (40053c <usart_serial_init+0x130>)
  400516:	4798      	blx	r3
  400518:	4602      	mov	r2, r0
  40051a:	f107 030c 	add.w	r3, r7, #12
  40051e:	4619      	mov	r1, r3
  400520:	6878      	ldr	r0, [r7, #4]
  400522:	4b0e      	ldr	r3, [pc, #56]	; (40055c <usart_serial_init+0x150>)
  400524:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400526:	6878      	ldr	r0, [r7, #4]
  400528:	4b0d      	ldr	r3, [pc, #52]	; (400560 <usart_serial_init+0x154>)
  40052a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40052c:	6878      	ldr	r0, [r7, #4]
  40052e:	4b0d      	ldr	r3, [pc, #52]	; (400564 <usart_serial_init+0x158>)
  400530:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  400532:	bf00      	nop
  400534:	3730      	adds	r7, #48	; 0x30
  400536:	46bd      	mov	sp, r7
  400538:	bd80      	pop	{r7, pc}
  40053a:	bf00      	nop
  40053c:	004003b1 	.word	0x004003b1
  400540:	400e0800 	.word	0x400e0800
  400544:	004003c5 	.word	0x004003c5
  400548:	00402725 	.word	0x00402725
  40054c:	400e0a00 	.word	0x400e0a00
  400550:	400e1a00 	.word	0x400e1a00
  400554:	400e1c00 	.word	0x400e1c00
  400558:	40024000 	.word	0x40024000
  40055c:	004028bd 	.word	0x004028bd
  400560:	00402941 	.word	0x00402941
  400564:	00402975 	.word	0x00402975
  400568:	40028000 	.word	0x40028000
  40056c:	4002c000 	.word	0x4002c000

00400570 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400570:	b580      	push	{r7, lr}
  400572:	b082      	sub	sp, #8
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	460b      	mov	r3, r1
  40057a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40057c:	687b      	ldr	r3, [r7, #4]
  40057e:	4a36      	ldr	r2, [pc, #216]	; (400658 <usart_serial_putchar+0xe8>)
  400580:	4293      	cmp	r3, r2
  400582:	d10a      	bne.n	40059a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400584:	bf00      	nop
  400586:	78fb      	ldrb	r3, [r7, #3]
  400588:	4619      	mov	r1, r3
  40058a:	6878      	ldr	r0, [r7, #4]
  40058c:	4b33      	ldr	r3, [pc, #204]	; (40065c <usart_serial_putchar+0xec>)
  40058e:	4798      	blx	r3
  400590:	4603      	mov	r3, r0
  400592:	2b00      	cmp	r3, #0
  400594:	d1f7      	bne.n	400586 <usart_serial_putchar+0x16>
		return 1;
  400596:	2301      	movs	r3, #1
  400598:	e05a      	b.n	400650 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40059a:	687b      	ldr	r3, [r7, #4]
  40059c:	4a30      	ldr	r2, [pc, #192]	; (400660 <usart_serial_putchar+0xf0>)
  40059e:	4293      	cmp	r3, r2
  4005a0:	d10a      	bne.n	4005b8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005a2:	bf00      	nop
  4005a4:	78fb      	ldrb	r3, [r7, #3]
  4005a6:	4619      	mov	r1, r3
  4005a8:	6878      	ldr	r0, [r7, #4]
  4005aa:	4b2c      	ldr	r3, [pc, #176]	; (40065c <usart_serial_putchar+0xec>)
  4005ac:	4798      	blx	r3
  4005ae:	4603      	mov	r3, r0
  4005b0:	2b00      	cmp	r3, #0
  4005b2:	d1f7      	bne.n	4005a4 <usart_serial_putchar+0x34>
		return 1;
  4005b4:	2301      	movs	r3, #1
  4005b6:	e04b      	b.n	400650 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4005b8:	687b      	ldr	r3, [r7, #4]
  4005ba:	4a2a      	ldr	r2, [pc, #168]	; (400664 <usart_serial_putchar+0xf4>)
  4005bc:	4293      	cmp	r3, r2
  4005be:	d10a      	bne.n	4005d6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005c0:	bf00      	nop
  4005c2:	78fb      	ldrb	r3, [r7, #3]
  4005c4:	4619      	mov	r1, r3
  4005c6:	6878      	ldr	r0, [r7, #4]
  4005c8:	4b24      	ldr	r3, [pc, #144]	; (40065c <usart_serial_putchar+0xec>)
  4005ca:	4798      	blx	r3
  4005cc:	4603      	mov	r3, r0
  4005ce:	2b00      	cmp	r3, #0
  4005d0:	d1f7      	bne.n	4005c2 <usart_serial_putchar+0x52>
		return 1;
  4005d2:	2301      	movs	r3, #1
  4005d4:	e03c      	b.n	400650 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4005d6:	687b      	ldr	r3, [r7, #4]
  4005d8:	4a23      	ldr	r2, [pc, #140]	; (400668 <usart_serial_putchar+0xf8>)
  4005da:	4293      	cmp	r3, r2
  4005dc:	d10a      	bne.n	4005f4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005de:	bf00      	nop
  4005e0:	78fb      	ldrb	r3, [r7, #3]
  4005e2:	4619      	mov	r1, r3
  4005e4:	6878      	ldr	r0, [r7, #4]
  4005e6:	4b1d      	ldr	r3, [pc, #116]	; (40065c <usart_serial_putchar+0xec>)
  4005e8:	4798      	blx	r3
  4005ea:	4603      	mov	r3, r0
  4005ec:	2b00      	cmp	r3, #0
  4005ee:	d1f7      	bne.n	4005e0 <usart_serial_putchar+0x70>
		return 1;
  4005f0:	2301      	movs	r3, #1
  4005f2:	e02d      	b.n	400650 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4005f4:	687b      	ldr	r3, [r7, #4]
  4005f6:	4a1d      	ldr	r2, [pc, #116]	; (40066c <usart_serial_putchar+0xfc>)
  4005f8:	4293      	cmp	r3, r2
  4005fa:	d10a      	bne.n	400612 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4005fc:	bf00      	nop
  4005fe:	78fb      	ldrb	r3, [r7, #3]
  400600:	4619      	mov	r1, r3
  400602:	6878      	ldr	r0, [r7, #4]
  400604:	4b1a      	ldr	r3, [pc, #104]	; (400670 <usart_serial_putchar+0x100>)
  400606:	4798      	blx	r3
  400608:	4603      	mov	r3, r0
  40060a:	2b00      	cmp	r3, #0
  40060c:	d1f7      	bne.n	4005fe <usart_serial_putchar+0x8e>
		return 1;
  40060e:	2301      	movs	r3, #1
  400610:	e01e      	b.n	400650 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400612:	687b      	ldr	r3, [r7, #4]
  400614:	4a17      	ldr	r2, [pc, #92]	; (400674 <usart_serial_putchar+0x104>)
  400616:	4293      	cmp	r3, r2
  400618:	d10a      	bne.n	400630 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40061a:	bf00      	nop
  40061c:	78fb      	ldrb	r3, [r7, #3]
  40061e:	4619      	mov	r1, r3
  400620:	6878      	ldr	r0, [r7, #4]
  400622:	4b13      	ldr	r3, [pc, #76]	; (400670 <usart_serial_putchar+0x100>)
  400624:	4798      	blx	r3
  400626:	4603      	mov	r3, r0
  400628:	2b00      	cmp	r3, #0
  40062a:	d1f7      	bne.n	40061c <usart_serial_putchar+0xac>
		return 1;
  40062c:	2301      	movs	r3, #1
  40062e:	e00f      	b.n	400650 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400630:	687b      	ldr	r3, [r7, #4]
  400632:	4a11      	ldr	r2, [pc, #68]	; (400678 <usart_serial_putchar+0x108>)
  400634:	4293      	cmp	r3, r2
  400636:	d10a      	bne.n	40064e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400638:	bf00      	nop
  40063a:	78fb      	ldrb	r3, [r7, #3]
  40063c:	4619      	mov	r1, r3
  40063e:	6878      	ldr	r0, [r7, #4]
  400640:	4b0b      	ldr	r3, [pc, #44]	; (400670 <usart_serial_putchar+0x100>)
  400642:	4798      	blx	r3
  400644:	4603      	mov	r3, r0
  400646:	2b00      	cmp	r3, #0
  400648:	d1f7      	bne.n	40063a <usart_serial_putchar+0xca>
		return 1;
  40064a:	2301      	movs	r3, #1
  40064c:	e000      	b.n	400650 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40064e:	2300      	movs	r3, #0
}
  400650:	4618      	mov	r0, r3
  400652:	3708      	adds	r7, #8
  400654:	46bd      	mov	sp, r7
  400656:	bd80      	pop	{r7, pc}
  400658:	400e0800 	.word	0x400e0800
  40065c:	0040277d 	.word	0x0040277d
  400660:	400e0a00 	.word	0x400e0a00
  400664:	400e1a00 	.word	0x400e1a00
  400668:	400e1c00 	.word	0x400e1c00
  40066c:	40024000 	.word	0x40024000
  400670:	004029e1 	.word	0x004029e1
  400674:	40028000 	.word	0x40028000
  400678:	4002c000 	.word	0x4002c000

0040067c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40067c:	b580      	push	{r7, lr}
  40067e:	b084      	sub	sp, #16
  400680:	af00      	add	r7, sp, #0
  400682:	6078      	str	r0, [r7, #4]
  400684:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400686:	2300      	movs	r3, #0
  400688:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40068a:	687b      	ldr	r3, [r7, #4]
  40068c:	4a34      	ldr	r2, [pc, #208]	; (400760 <usart_serial_getchar+0xe4>)
  40068e:	4293      	cmp	r3, r2
  400690:	d107      	bne.n	4006a2 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400692:	bf00      	nop
  400694:	6839      	ldr	r1, [r7, #0]
  400696:	6878      	ldr	r0, [r7, #4]
  400698:	4b32      	ldr	r3, [pc, #200]	; (400764 <usart_serial_getchar+0xe8>)
  40069a:	4798      	blx	r3
  40069c:	4603      	mov	r3, r0
  40069e:	2b00      	cmp	r3, #0
  4006a0:	d1f8      	bne.n	400694 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4006a2:	687b      	ldr	r3, [r7, #4]
  4006a4:	4a30      	ldr	r2, [pc, #192]	; (400768 <usart_serial_getchar+0xec>)
  4006a6:	4293      	cmp	r3, r2
  4006a8:	d107      	bne.n	4006ba <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4006aa:	bf00      	nop
  4006ac:	6839      	ldr	r1, [r7, #0]
  4006ae:	6878      	ldr	r0, [r7, #4]
  4006b0:	4b2c      	ldr	r3, [pc, #176]	; (400764 <usart_serial_getchar+0xe8>)
  4006b2:	4798      	blx	r3
  4006b4:	4603      	mov	r3, r0
  4006b6:	2b00      	cmp	r3, #0
  4006b8:	d1f8      	bne.n	4006ac <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4006ba:	687b      	ldr	r3, [r7, #4]
  4006bc:	4a2b      	ldr	r2, [pc, #172]	; (40076c <usart_serial_getchar+0xf0>)
  4006be:	4293      	cmp	r3, r2
  4006c0:	d107      	bne.n	4006d2 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4006c2:	bf00      	nop
  4006c4:	6839      	ldr	r1, [r7, #0]
  4006c6:	6878      	ldr	r0, [r7, #4]
  4006c8:	4b26      	ldr	r3, [pc, #152]	; (400764 <usart_serial_getchar+0xe8>)
  4006ca:	4798      	blx	r3
  4006cc:	4603      	mov	r3, r0
  4006ce:	2b00      	cmp	r3, #0
  4006d0:	d1f8      	bne.n	4006c4 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4006d2:	687b      	ldr	r3, [r7, #4]
  4006d4:	4a26      	ldr	r2, [pc, #152]	; (400770 <usart_serial_getchar+0xf4>)
  4006d6:	4293      	cmp	r3, r2
  4006d8:	d107      	bne.n	4006ea <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4006da:	bf00      	nop
  4006dc:	6839      	ldr	r1, [r7, #0]
  4006de:	6878      	ldr	r0, [r7, #4]
  4006e0:	4b20      	ldr	r3, [pc, #128]	; (400764 <usart_serial_getchar+0xe8>)
  4006e2:	4798      	blx	r3
  4006e4:	4603      	mov	r3, r0
  4006e6:	2b00      	cmp	r3, #0
  4006e8:	d1f8      	bne.n	4006dc <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4006ea:	687b      	ldr	r3, [r7, #4]
  4006ec:	4a21      	ldr	r2, [pc, #132]	; (400774 <usart_serial_getchar+0xf8>)
  4006ee:	4293      	cmp	r3, r2
  4006f0:	d10d      	bne.n	40070e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4006f2:	bf00      	nop
  4006f4:	f107 030c 	add.w	r3, r7, #12
  4006f8:	4619      	mov	r1, r3
  4006fa:	6878      	ldr	r0, [r7, #4]
  4006fc:	4b1e      	ldr	r3, [pc, #120]	; (400778 <usart_serial_getchar+0xfc>)
  4006fe:	4798      	blx	r3
  400700:	4603      	mov	r3, r0
  400702:	2b00      	cmp	r3, #0
  400704:	d1f6      	bne.n	4006f4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  400706:	68fb      	ldr	r3, [r7, #12]
  400708:	b2da      	uxtb	r2, r3
  40070a:	683b      	ldr	r3, [r7, #0]
  40070c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40070e:	687b      	ldr	r3, [r7, #4]
  400710:	4a1a      	ldr	r2, [pc, #104]	; (40077c <usart_serial_getchar+0x100>)
  400712:	4293      	cmp	r3, r2
  400714:	d10d      	bne.n	400732 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  400716:	bf00      	nop
  400718:	f107 030c 	add.w	r3, r7, #12
  40071c:	4619      	mov	r1, r3
  40071e:	6878      	ldr	r0, [r7, #4]
  400720:	4b15      	ldr	r3, [pc, #84]	; (400778 <usart_serial_getchar+0xfc>)
  400722:	4798      	blx	r3
  400724:	4603      	mov	r3, r0
  400726:	2b00      	cmp	r3, #0
  400728:	d1f6      	bne.n	400718 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40072a:	68fb      	ldr	r3, [r7, #12]
  40072c:	b2da      	uxtb	r2, r3
  40072e:	683b      	ldr	r3, [r7, #0]
  400730:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400732:	687b      	ldr	r3, [r7, #4]
  400734:	4a12      	ldr	r2, [pc, #72]	; (400780 <usart_serial_getchar+0x104>)
  400736:	4293      	cmp	r3, r2
  400738:	d10d      	bne.n	400756 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40073a:	bf00      	nop
  40073c:	f107 030c 	add.w	r3, r7, #12
  400740:	4619      	mov	r1, r3
  400742:	6878      	ldr	r0, [r7, #4]
  400744:	4b0c      	ldr	r3, [pc, #48]	; (400778 <usart_serial_getchar+0xfc>)
  400746:	4798      	blx	r3
  400748:	4603      	mov	r3, r0
  40074a:	2b00      	cmp	r3, #0
  40074c:	d1f6      	bne.n	40073c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40074e:	68fb      	ldr	r3, [r7, #12]
  400750:	b2da      	uxtb	r2, r3
  400752:	683b      	ldr	r3, [r7, #0]
  400754:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400756:	bf00      	nop
  400758:	3710      	adds	r7, #16
  40075a:	46bd      	mov	sp, r7
  40075c:	bd80      	pop	{r7, pc}
  40075e:	bf00      	nop
  400760:	400e0800 	.word	0x400e0800
  400764:	004027ad 	.word	0x004027ad
  400768:	400e0a00 	.word	0x400e0a00
  40076c:	400e1a00 	.word	0x400e1a00
  400770:	400e1c00 	.word	0x400e1c00
  400774:	40024000 	.word	0x40024000
  400778:	00402a13 	.word	0x00402a13
  40077c:	40028000 	.word	0x40028000
  400780:	4002c000 	.word	0x4002c000

00400784 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  400784:	b580      	push	{r7, lr}
  400786:	b082      	sub	sp, #8
  400788:	af00      	add	r7, sp, #0
  40078a:	6078      	str	r0, [r7, #4]
  40078c:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40078e:	4a0f      	ldr	r2, [pc, #60]	; (4007cc <stdio_serial_init+0x48>)
  400790:	687b      	ldr	r3, [r7, #4]
  400792:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400794:	4b0e      	ldr	r3, [pc, #56]	; (4007d0 <stdio_serial_init+0x4c>)
  400796:	4a0f      	ldr	r2, [pc, #60]	; (4007d4 <stdio_serial_init+0x50>)
  400798:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40079a:	4b0f      	ldr	r3, [pc, #60]	; (4007d8 <stdio_serial_init+0x54>)
  40079c:	4a0f      	ldr	r2, [pc, #60]	; (4007dc <stdio_serial_init+0x58>)
  40079e:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4007a0:	6839      	ldr	r1, [r7, #0]
  4007a2:	6878      	ldr	r0, [r7, #4]
  4007a4:	4b0e      	ldr	r3, [pc, #56]	; (4007e0 <stdio_serial_init+0x5c>)
  4007a6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4007a8:	4b0e      	ldr	r3, [pc, #56]	; (4007e4 <stdio_serial_init+0x60>)
  4007aa:	681b      	ldr	r3, [r3, #0]
  4007ac:	689b      	ldr	r3, [r3, #8]
  4007ae:	2100      	movs	r1, #0
  4007b0:	4618      	mov	r0, r3
  4007b2:	4b0d      	ldr	r3, [pc, #52]	; (4007e8 <stdio_serial_init+0x64>)
  4007b4:	4798      	blx	r3
	setbuf(stdin, NULL);
  4007b6:	4b0b      	ldr	r3, [pc, #44]	; (4007e4 <stdio_serial_init+0x60>)
  4007b8:	681b      	ldr	r3, [r3, #0]
  4007ba:	685b      	ldr	r3, [r3, #4]
  4007bc:	2100      	movs	r1, #0
  4007be:	4618      	mov	r0, r3
  4007c0:	4b09      	ldr	r3, [pc, #36]	; (4007e8 <stdio_serial_init+0x64>)
  4007c2:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4007c4:	bf00      	nop
  4007c6:	3708      	adds	r7, #8
  4007c8:	46bd      	mov	sp, r7
  4007ca:	bd80      	pop	{r7, pc}
  4007cc:	20400aa4 	.word	0x20400aa4
  4007d0:	20400aa0 	.word	0x20400aa0
  4007d4:	00400571 	.word	0x00400571
  4007d8:	20400a9c 	.word	0x20400a9c
  4007dc:	0040067d 	.word	0x0040067d
  4007e0:	0040040d 	.word	0x0040040d
  4007e4:	2040000c 	.word	0x2040000c
  4007e8:	00403041 	.word	0x00403041

004007ec <AFEC_Temp_callback>:

/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
  4007ec:	b580      	push	{r7, lr}
  4007ee:	af00      	add	r7, sp, #0
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4007f0:	210b      	movs	r1, #11
  4007f2:	4805      	ldr	r0, [pc, #20]	; (400808 <AFEC_Temp_callback+0x1c>)
  4007f4:	4b05      	ldr	r3, [pc, #20]	; (40080c <AFEC_Temp_callback+0x20>)
  4007f6:	4798      	blx	r3
  4007f8:	4602      	mov	r2, r0
  4007fa:	4b05      	ldr	r3, [pc, #20]	; (400810 <AFEC_Temp_callback+0x24>)
  4007fc:	601a      	str	r2, [r3, #0]
	g_is_conversion_done = true;
  4007fe:	4b05      	ldr	r3, [pc, #20]	; (400814 <AFEC_Temp_callback+0x28>)
  400800:	2201      	movs	r2, #1
  400802:	701a      	strb	r2, [r3, #0]
}
  400804:	bf00      	nop
  400806:	bd80      	pop	{r7, pc}
  400808:	4003c000 	.word	0x4003c000
  40080c:	004002a5 	.word	0x004002a5
  400810:	204009d8 	.word	0x204009d8
  400814:	204009d4 	.word	0x204009d4

00400818 <AFEC_Res_callback>:

static void AFEC_Res_callback(void)
{
  400818:	b580      	push	{r7, lr}
  40081a:	af00      	add	r7, sp, #0
	g_res_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_RES_PIN);
  40081c:	2100      	movs	r1, #0
  40081e:	4805      	ldr	r0, [pc, #20]	; (400834 <AFEC_Res_callback+0x1c>)
  400820:	4b05      	ldr	r3, [pc, #20]	; (400838 <AFEC_Res_callback+0x20>)
  400822:	4798      	blx	r3
  400824:	4602      	mov	r2, r0
  400826:	4b05      	ldr	r3, [pc, #20]	; (40083c <AFEC_Res_callback+0x24>)
  400828:	601a      	str	r2, [r3, #0]
	g_is_res_done = true;
  40082a:	4b05      	ldr	r3, [pc, #20]	; (400840 <AFEC_Res_callback+0x28>)
  40082c:	2201      	movs	r2, #1
  40082e:	701a      	strb	r2, [r3, #0]
}
  400830:	bf00      	nop
  400832:	bd80      	pop	{r7, pc}
  400834:	4003c000 	.word	0x4003c000
  400838:	004002a5 	.word	0x004002a5
  40083c:	204009dc 	.word	0x204009dc
  400840:	204009d5 	.word	0x204009d5

00400844 <TC1_Handler>:

void TC1_Handler(void){
  400844:	b580      	push	{r7, lr}
  400846:	b082      	sub	sp, #8
  400848:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrup??o foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  40084a:	2101      	movs	r1, #1
  40084c:	4808      	ldr	r0, [pc, #32]	; (400870 <TC1_Handler+0x2c>)
  40084e:	4b09      	ldr	r3, [pc, #36]	; (400874 <TC1_Handler+0x30>)
  400850:	4798      	blx	r3
  400852:	4603      	mov	r3, r0
  400854:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400856:	687b      	ldr	r3, [r7, #4]

	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  400858:	210b      	movs	r1, #11
  40085a:	4807      	ldr	r0, [pc, #28]	; (400878 <TC1_Handler+0x34>)
  40085c:	4b07      	ldr	r3, [pc, #28]	; (40087c <TC1_Handler+0x38>)
  40085e:	4798      	blx	r3
	afec_start_software_conversion(AFEC0);
  400860:	4805      	ldr	r0, [pc, #20]	; (400878 <TC1_Handler+0x34>)
  400862:	4b07      	ldr	r3, [pc, #28]	; (400880 <TC1_Handler+0x3c>)
  400864:	4798      	blx	r3

}
  400866:	bf00      	nop
  400868:	3708      	adds	r7, #8
  40086a:	46bd      	mov	sp, r7
  40086c:	bd80      	pop	{r7, pc}
  40086e:	bf00      	nop
  400870:	4000c000 	.word	0x4000c000
  400874:	00400bdb 	.word	0x00400bdb
  400878:	4003c000 	.word	0x4003c000
  40087c:	00400259 	.word	0x00400259
  400880:	0040023d 	.word	0x0040023d

00400884 <TC0_Handler>:

void TC0_Handler(void){
  400884:	b580      	push	{r7, lr}
  400886:	b082      	sub	sp, #8
  400888:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrup??o foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  40088a:	2100      	movs	r1, #0
  40088c:	4808      	ldr	r0, [pc, #32]	; (4008b0 <TC0_Handler+0x2c>)
  40088e:	4b09      	ldr	r3, [pc, #36]	; (4008b4 <TC0_Handler+0x30>)
  400890:	4798      	blx	r3
  400892:	4603      	mov	r3, r0
  400894:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400896:	687b      	ldr	r3, [r7, #4]

	afec_channel_enable(AFEC0, AFEC_CHANNEL_RES_PIN);
  400898:	2100      	movs	r1, #0
  40089a:	4807      	ldr	r0, [pc, #28]	; (4008b8 <TC0_Handler+0x34>)
  40089c:	4b07      	ldr	r3, [pc, #28]	; (4008bc <TC0_Handler+0x38>)
  40089e:	4798      	blx	r3
	afec_start_software_conversion(AFEC0);
  4008a0:	4805      	ldr	r0, [pc, #20]	; (4008b8 <TC0_Handler+0x34>)
  4008a2:	4b07      	ldr	r3, [pc, #28]	; (4008c0 <TC0_Handler+0x3c>)
  4008a4:	4798      	blx	r3
	
}
  4008a6:	bf00      	nop
  4008a8:	3708      	adds	r7, #8
  4008aa:	46bd      	mov	sp, r7
  4008ac:	bd80      	pop	{r7, pc}
  4008ae:	bf00      	nop
  4008b0:	4000c000 	.word	0x4000c000
  4008b4:	00400bdb 	.word	0x00400bdb
  4008b8:	4003c000 	.word	0x4003c000
  4008bc:	00400259 	.word	0x00400259
  4008c0:	0040023d 	.word	0x0040023d

004008c4 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  4008c4:	b590      	push	{r4, r7, lr}
  4008c6:	b085      	sub	sp, #20
  4008c8:	af00      	add	r7, sp, #0

	const usart_serial_options_t uart_serial_options = {
  4008ca:	4b08      	ldr	r3, [pc, #32]	; (4008ec <configure_console+0x28>)
  4008cc:	463c      	mov	r4, r7
  4008ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4008d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  4008d4:	200e      	movs	r0, #14
  4008d6:	4b06      	ldr	r3, [pc, #24]	; (4008f0 <configure_console+0x2c>)
  4008d8:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  4008da:	463b      	mov	r3, r7
  4008dc:	4619      	mov	r1, r3
  4008de:	4805      	ldr	r0, [pc, #20]	; (4008f4 <configure_console+0x30>)
  4008e0:	4b05      	ldr	r3, [pc, #20]	; (4008f8 <configure_console+0x34>)
  4008e2:	4798      	blx	r3
}
  4008e4:	bf00      	nop
  4008e6:	3714      	adds	r7, #20
  4008e8:	46bd      	mov	sp, r7
  4008ea:	bd90      	pop	{r4, r7, pc}
  4008ec:	00405eb8 	.word	0x00405eb8
  4008f0:	004003c5 	.word	0x004003c5
  4008f4:	40028000 	.word	0x40028000
  4008f8:	00400785 	.word	0x00400785

004008fc <config_ADC_TEMP_RES>:
   */
  ul_res = (ul_vol - 720)  * 100 / 233 + 27;
  return(ul_res);
}

static void config_ADC_TEMP_RES(void){
  4008fc:	b590      	push	{r4, r7, lr}
  4008fe:	b08b      	sub	sp, #44	; 0x2c
  400900:	af00      	add	r7, sp, #0
/*************************************
   * Ativa e configura AFEC
   *************************************/
  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  400902:	4826      	ldr	r0, [pc, #152]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  400904:	4b26      	ldr	r3, [pc, #152]	; (4009a0 <config_ADC_TEMP_RES+0xa4>)
  400906:	4798      	blx	r3

	/* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

	/* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  400908:	f107 0310 	add.w	r3, r7, #16
  40090c:	4618      	mov	r0, r3
  40090e:	4b25      	ldr	r3, [pc, #148]	; (4009a4 <config_ADC_TEMP_RES+0xa8>)
  400910:	4798      	blx	r3

	/* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400912:	f107 0310 	add.w	r3, r7, #16
  400916:	4619      	mov	r1, r3
  400918:	4820      	ldr	r0, [pc, #128]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  40091a:	4b23      	ldr	r3, [pc, #140]	; (4009a8 <config_ADC_TEMP_RES+0xac>)
  40091c:	4798      	blx	r3

	/* Configura trigger por software */
	afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  40091e:	2100      	movs	r1, #0
  400920:	481e      	ldr	r0, [pc, #120]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  400922:	4b22      	ldr	r3, [pc, #136]	; (4009ac <config_ADC_TEMP_RES+0xb0>)
  400924:	4798      	blx	r3

	/* configura call back */
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1);
  400926:	2301      	movs	r3, #1
  400928:	4a21      	ldr	r2, [pc, #132]	; (4009b0 <config_ADC_TEMP_RES+0xb4>)
  40092a:	210b      	movs	r1, #11
  40092c:	481b      	ldr	r0, [pc, #108]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  40092e:	4c21      	ldr	r4, [pc, #132]	; (4009b4 <config_ADC_TEMP_RES+0xb8>)
  400930:	47a0      	blx	r4
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_0,	AFEC_Res_callback, 1);
  400932:	2301      	movs	r3, #1
  400934:	4a20      	ldr	r2, [pc, #128]	; (4009b8 <config_ADC_TEMP_RES+0xbc>)
  400936:	2100      	movs	r1, #0
  400938:	4818      	ldr	r0, [pc, #96]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  40093a:	4c1e      	ldr	r4, [pc, #120]	; (4009b4 <config_ADC_TEMP_RES+0xb8>)
  40093c:	47a0      	blx	r4

	/*** Configuracao especfica do canal AFEC ***/
	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  40093e:	f107 030c 	add.w	r3, r7, #12
  400942:	4618      	mov	r0, r3
  400944:	4b1d      	ldr	r3, [pc, #116]	; (4009bc <config_ADC_TEMP_RES+0xc0>)
  400946:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  400948:	2300      	movs	r3, #0
  40094a:	737b      	strb	r3, [r7, #13]
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  40094c:	f107 030c 	add.w	r3, r7, #12
  400950:	461a      	mov	r2, r3
  400952:	210b      	movs	r1, #11
  400954:	4811      	ldr	r0, [pc, #68]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  400956:	4b1a      	ldr	r3, [pc, #104]	; (4009c0 <config_ADC_TEMP_RES+0xc4>)
  400958:	4798      	blx	r3
	/*
	* Calibracao:
	* Because the internal ADC offset is 0x200, it should cancel it and shift
	 down to 0.
	 */
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);
  40095a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40095e:	210b      	movs	r1, #11
  400960:	480e      	ldr	r0, [pc, #56]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  400962:	4b18      	ldr	r3, [pc, #96]	; (4009c4 <config_ADC_TEMP_RES+0xc8>)
  400964:	4798      	blx	r3
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_RES_PIN, 0x200);
  400966:	f44f 7200 	mov.w	r2, #512	; 0x200
  40096a:	2100      	movs	r1, #0
  40096c:	480b      	ldr	r0, [pc, #44]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  40096e:	4b15      	ldr	r3, [pc, #84]	; (4009c4 <config_ADC_TEMP_RES+0xc8>)
  400970:	4798      	blx	r3

	/***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  400972:	1d3b      	adds	r3, r7, #4
  400974:	4618      	mov	r0, r3
  400976:	4b14      	ldr	r3, [pc, #80]	; (4009c8 <config_ADC_TEMP_RES+0xcc>)
  400978:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  40097a:	1d3b      	adds	r3, r7, #4
  40097c:	4619      	mov	r1, r3
  40097e:	4807      	ldr	r0, [pc, #28]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  400980:	4b12      	ldr	r3, [pc, #72]	; (4009cc <config_ADC_TEMP_RES+0xd0>)
  400982:	4798      	blx	r3

	/* Selecina canal e inicializa converso */
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  400984:	210b      	movs	r1, #11
  400986:	4805      	ldr	r0, [pc, #20]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  400988:	4b11      	ldr	r3, [pc, #68]	; (4009d0 <config_ADC_TEMP_RES+0xd4>)
  40098a:	4798      	blx	r3
	afec_channel_enable(AFEC0, AFEC_CHANNEL_RES_PIN);
  40098c:	2100      	movs	r1, #0
  40098e:	4803      	ldr	r0, [pc, #12]	; (40099c <config_ADC_TEMP_RES+0xa0>)
  400990:	4b0f      	ldr	r3, [pc, #60]	; (4009d0 <config_ADC_TEMP_RES+0xd4>)
  400992:	4798      	blx	r3
}
  400994:	bf00      	nop
  400996:	372c      	adds	r7, #44	; 0x2c
  400998:	46bd      	mov	sp, r7
  40099a:	bd90      	pop	{r4, r7, pc}
  40099c:	4003c000 	.word	0x4003c000
  4009a0:	00401e09 	.word	0x00401e09
  4009a4:	00401a99 	.word	0x00401a99
  4009a8:	00401b49 	.word	0x00401b49
  4009ac:	004001f9 	.word	0x004001f9
  4009b0:	004007ed 	.word	0x004007ed
  4009b4:	00401be1 	.word	0x00401be1
  4009b8:	00400819 	.word	0x00400819
  4009bc:	00401af9 	.word	0x00401af9
  4009c0:	004019bd 	.word	0x004019bd
  4009c4:	004002d1 	.word	0x004002d1
  4009c8:	00401b19 	.word	0x00401b19
  4009cc:	00401a51 	.word	0x00401a51
  4009d0:	00400259 	.word	0x00400259

004009d4 <TC_init>:



void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4009d4:	b590      	push	{r4, r7, lr}
  4009d6:	b08b      	sub	sp, #44	; 0x2c
  4009d8:	af02      	add	r7, sp, #8
  4009da:	60f8      	str	r0, [r7, #12]
  4009dc:	60b9      	str	r1, [r7, #8]
  4009de:	607a      	str	r2, [r7, #4]
  4009e0:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  4009e2:	4b1e      	ldr	r3, [pc, #120]	; (400a5c <TC_init+0x88>)
  4009e4:	4798      	blx	r3
  4009e6:	61f8      	str	r0, [r7, #28]

	uint32_t channel = 1;
  4009e8:	2301      	movs	r3, #1
  4009ea:	61bb      	str	r3, [r7, #24]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  4009ec:	68bb      	ldr	r3, [r7, #8]
  4009ee:	4618      	mov	r0, r3
  4009f0:	4b1b      	ldr	r3, [pc, #108]	; (400a60 <TC_init+0x8c>)
  4009f2:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrup?c?o no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4009f4:	6838      	ldr	r0, [r7, #0]
  4009f6:	f107 0110 	add.w	r1, r7, #16
  4009fa:	f107 0214 	add.w	r2, r7, #20
  4009fe:	69fb      	ldr	r3, [r7, #28]
  400a00:	9300      	str	r3, [sp, #0]
  400a02:	460b      	mov	r3, r1
  400a04:	69f9      	ldr	r1, [r7, #28]
  400a06:	4c17      	ldr	r4, [pc, #92]	; (400a64 <TC_init+0x90>)
  400a08:	47a0      	blx	r4
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  400a0a:	6879      	ldr	r1, [r7, #4]
  400a0c:	693b      	ldr	r3, [r7, #16]
  400a0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  400a12:	461a      	mov	r2, r3
  400a14:	68f8      	ldr	r0, [r7, #12]
  400a16:	4b14      	ldr	r3, [pc, #80]	; (400a68 <TC_init+0x94>)
  400a18:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, ((ul_sysclk) / ul_div) / freq);
  400a1a:	6879      	ldr	r1, [r7, #4]
  400a1c:	697b      	ldr	r3, [r7, #20]
  400a1e:	69fa      	ldr	r2, [r7, #28]
  400a20:	fbb2 f2f3 	udiv	r2, r2, r3
  400a24:	683b      	ldr	r3, [r7, #0]
  400a26:	fbb2 f3f3 	udiv	r3, r2, r3
  400a2a:	461a      	mov	r2, r3
  400a2c:	68f8      	ldr	r0, [r7, #12]
  400a2e:	4b0f      	ldr	r3, [pc, #60]	; (400a6c <TC_init+0x98>)
  400a30:	4798      	blx	r3

	/* Configura e ativa interrup?c?o no TC canal 0 */
	/* Interrup??o no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  400a32:	68bb      	ldr	r3, [r7, #8]
  400a34:	b25b      	sxtb	r3, r3
  400a36:	4618      	mov	r0, r3
  400a38:	4b0d      	ldr	r3, [pc, #52]	; (400a70 <TC_init+0x9c>)
  400a3a:	4798      	blx	r3
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  400a3c:	687b      	ldr	r3, [r7, #4]
  400a3e:	2210      	movs	r2, #16
  400a40:	4619      	mov	r1, r3
  400a42:	68f8      	ldr	r0, [r7, #12]
  400a44:	4b0b      	ldr	r3, [pc, #44]	; (400a74 <TC_init+0xa0>)
  400a46:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  400a48:	687b      	ldr	r3, [r7, #4]
  400a4a:	4619      	mov	r1, r3
  400a4c:	68f8      	ldr	r0, [r7, #12]
  400a4e:	4b0a      	ldr	r3, [pc, #40]	; (400a78 <TC_init+0xa4>)
  400a50:	4798      	blx	r3
}
  400a52:	bf00      	nop
  400a54:	3724      	adds	r7, #36	; 0x24
  400a56:	46bd      	mov	sp, r7
  400a58:	bd90      	pop	{r4, r7, pc}
  400a5a:	bf00      	nop
  400a5c:	0040039d 	.word	0x0040039d
  400a60:	00402259 	.word	0x00402259
  400a64:	00400bff 	.word	0x00400bff
  400a68:	00400b31 	.word	0x00400b31
  400a6c:	00400b8d 	.word	0x00400b8d
  400a70:	004001ad 	.word	0x004001ad
  400a74:	00400bb3 	.word	0x00400bb3
  400a78:	00400b6b 	.word	0x00400b6b

00400a7c <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  400a7c:	b598      	push	{r3, r4, r7, lr}
  400a7e:	af00      	add	r7, sp, #0

	/* Initialize the SAM system. */
	sysclk_init();
  400a80:	4b1a      	ldr	r3, [pc, #104]	; (400aec <main+0x70>)
  400a82:	4798      	blx	r3
	ioport_init();
  400a84:	4b1a      	ldr	r3, [pc, #104]	; (400af0 <main+0x74>)
  400a86:	4798      	blx	r3
	board_init();
  400a88:	4b1a      	ldr	r3, [pc, #104]	; (400af4 <main+0x78>)
  400a8a:	4798      	blx	r3

	/* inicializa delay */
	delay_init(sysclk_get_cpu_hz());

	/* inicializa console (printf) */
	configure_console();
  400a8c:	4b1a      	ldr	r3, [pc, #104]	; (400af8 <main+0x7c>)
  400a8e:	4798      	blx	r3

	/* inicializa e configura adc */
	config_ADC_TEMP_RES();
  400a90:	4b1a      	ldr	r3, [pc, #104]	; (400afc <main+0x80>)
  400a92:	4798      	blx	r3

	/* Output example information. */
	puts(STRING_HEADER);
  400a94:	481a      	ldr	r0, [pc, #104]	; (400b00 <main+0x84>)
  400a96:	4b1b      	ldr	r3, [pc, #108]	; (400b04 <main+0x88>)
  400a98:	4798      	blx	r3
	
	
	TC_init(TC0, ID_TC1, 1, 1);
  400a9a:	2301      	movs	r3, #1
  400a9c:	2201      	movs	r2, #1
  400a9e:	2118      	movs	r1, #24
  400aa0:	4819      	ldr	r0, [pc, #100]	; (400b08 <main+0x8c>)
  400aa2:	4c1a      	ldr	r4, [pc, #104]	; (400b0c <main+0x90>)
  400aa4:	47a0      	blx	r4
	TC_init(TC0, ID_TC0, 0, 10);
  400aa6:	230a      	movs	r3, #10
  400aa8:	2200      	movs	r2, #0
  400aaa:	2117      	movs	r1, #23
  400aac:	4816      	ldr	r0, [pc, #88]	; (400b08 <main+0x8c>)
  400aae:	4c17      	ldr	r4, [pc, #92]	; (400b0c <main+0x90>)
  400ab0:	47a0      	blx	r4

	/* incializa converso ADC */
	afec_start_software_conversion(AFEC0);
  400ab2:	4817      	ldr	r0, [pc, #92]	; (400b10 <main+0x94>)
  400ab4:	4b17      	ldr	r3, [pc, #92]	; (400b14 <main+0x98>)
  400ab6:	4798      	blx	r3
	while (1) {
		if (g_is_conversion_done==true){
  400ab8:	4b17      	ldr	r3, [pc, #92]	; (400b18 <main+0x9c>)
  400aba:	781b      	ldrb	r3, [r3, #0]
  400abc:	b2db      	uxtb	r3, r3
  400abe:	2b00      	cmp	r3, #0
  400ac0:	d002      	beq.n	400ac8 <main+0x4c>
			//printf("Temp : %d \r\n", convert_adc_to_temp(g_ul_value));
			g_is_conversion_done = false;
  400ac2:	4b15      	ldr	r3, [pc, #84]	; (400b18 <main+0x9c>)
  400ac4:	2200      	movs	r2, #0
  400ac6:	701a      	strb	r2, [r3, #0]
		}
		if(g_is_res_done==true){
  400ac8:	4b14      	ldr	r3, [pc, #80]	; (400b1c <main+0xa0>)
  400aca:	781b      	ldrb	r3, [r3, #0]
  400acc:	b2db      	uxtb	r3, r3
  400ace:	2b00      	cmp	r3, #0
  400ad0:	d008      	beq.n	400ae4 <main+0x68>
			printf("Res : %d \r\n", (g_res_value));
  400ad2:	4b13      	ldr	r3, [pc, #76]	; (400b20 <main+0xa4>)
  400ad4:	681b      	ldr	r3, [r3, #0]
  400ad6:	4619      	mov	r1, r3
  400ad8:	4812      	ldr	r0, [pc, #72]	; (400b24 <main+0xa8>)
  400ada:	4b13      	ldr	r3, [pc, #76]	; (400b28 <main+0xac>)
  400adc:	4798      	blx	r3
			g_is_res_done = false;
  400ade:	4b0f      	ldr	r3, [pc, #60]	; (400b1c <main+0xa0>)
  400ae0:	2200      	movs	r2, #0
  400ae2:	701a      	strb	r2, [r3, #0]
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  400ae4:	2002      	movs	r0, #2
  400ae6:	4b11      	ldr	r3, [pc, #68]	; (400b2c <main+0xb0>)
  400ae8:	4798      	blx	r3
		if (g_is_conversion_done==true){
  400aea:	e7e5      	b.n	400ab8 <main+0x3c>
  400aec:	00400fa5 	.word	0x00400fa5
  400af0:	004003e1 	.word	0x004003e1
  400af4:	00401575 	.word	0x00401575
  400af8:	004008c5 	.word	0x004008c5
  400afc:	004008fd 	.word	0x004008fd
  400b00:	00405ec8 	.word	0x00405ec8
  400b04:	00403031 	.word	0x00403031
  400b08:	4000c000 	.word	0x4000c000
  400b0c:	004009d5 	.word	0x004009d5
  400b10:	4003c000 	.word	0x4003c000
  400b14:	0040023d 	.word	0x0040023d
  400b18:	204009d4 	.word	0x204009d4
  400b1c:	204009d5 	.word	0x204009d5
  400b20:	204009dc 	.word	0x204009dc
  400b24:	00405f28 	.word	0x00405f28
  400b28:	00402ed1 	.word	0x00402ed1
  400b2c:	0040238d 	.word	0x0040238d

00400b30 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400b30:	b480      	push	{r7}
  400b32:	b087      	sub	sp, #28
  400b34:	af00      	add	r7, sp, #0
  400b36:	60f8      	str	r0, [r7, #12]
  400b38:	60b9      	str	r1, [r7, #8]
  400b3a:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b3c:	68fa      	ldr	r2, [r7, #12]
  400b3e:	68bb      	ldr	r3, [r7, #8]
  400b40:	019b      	lsls	r3, r3, #6
  400b42:	4413      	add	r3, r2
  400b44:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400b46:	697b      	ldr	r3, [r7, #20]
  400b48:	2202      	movs	r2, #2
  400b4a:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400b4c:	697b      	ldr	r3, [r7, #20]
  400b4e:	f04f 32ff 	mov.w	r2, #4294967295
  400b52:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400b54:	697b      	ldr	r3, [r7, #20]
  400b56:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400b58:	697b      	ldr	r3, [r7, #20]
  400b5a:	687a      	ldr	r2, [r7, #4]
  400b5c:	605a      	str	r2, [r3, #4]
}
  400b5e:	bf00      	nop
  400b60:	371c      	adds	r7, #28
  400b62:	46bd      	mov	sp, r7
  400b64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b68:	4770      	bx	lr

00400b6a <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400b6a:	b480      	push	{r7}
  400b6c:	b083      	sub	sp, #12
  400b6e:	af00      	add	r7, sp, #0
  400b70:	6078      	str	r0, [r7, #4]
  400b72:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400b74:	687a      	ldr	r2, [r7, #4]
  400b76:	683b      	ldr	r3, [r7, #0]
  400b78:	019b      	lsls	r3, r3, #6
  400b7a:	4413      	add	r3, r2
  400b7c:	2205      	movs	r2, #5
  400b7e:	601a      	str	r2, [r3, #0]
}
  400b80:	bf00      	nop
  400b82:	370c      	adds	r7, #12
  400b84:	46bd      	mov	sp, r7
  400b86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b8a:	4770      	bx	lr

00400b8c <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400b8c:	b480      	push	{r7}
  400b8e:	b085      	sub	sp, #20
  400b90:	af00      	add	r7, sp, #0
  400b92:	60f8      	str	r0, [r7, #12]
  400b94:	60b9      	str	r1, [r7, #8]
  400b96:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400b98:	68fa      	ldr	r2, [r7, #12]
  400b9a:	68bb      	ldr	r3, [r7, #8]
  400b9c:	019b      	lsls	r3, r3, #6
  400b9e:	4413      	add	r3, r2
  400ba0:	331c      	adds	r3, #28
  400ba2:	687a      	ldr	r2, [r7, #4]
  400ba4:	601a      	str	r2, [r3, #0]
}
  400ba6:	bf00      	nop
  400ba8:	3714      	adds	r7, #20
  400baa:	46bd      	mov	sp, r7
  400bac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bb0:	4770      	bx	lr

00400bb2 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400bb2:	b480      	push	{r7}
  400bb4:	b087      	sub	sp, #28
  400bb6:	af00      	add	r7, sp, #0
  400bb8:	60f8      	str	r0, [r7, #12]
  400bba:	60b9      	str	r1, [r7, #8]
  400bbc:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400bbe:	68fa      	ldr	r2, [r7, #12]
  400bc0:	68bb      	ldr	r3, [r7, #8]
  400bc2:	019b      	lsls	r3, r3, #6
  400bc4:	4413      	add	r3, r2
  400bc6:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400bc8:	697b      	ldr	r3, [r7, #20]
  400bca:	687a      	ldr	r2, [r7, #4]
  400bcc:	625a      	str	r2, [r3, #36]	; 0x24
}
  400bce:	bf00      	nop
  400bd0:	371c      	adds	r7, #28
  400bd2:	46bd      	mov	sp, r7
  400bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bd8:	4770      	bx	lr

00400bda <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400bda:	b480      	push	{r7}
  400bdc:	b085      	sub	sp, #20
  400bde:	af00      	add	r7, sp, #0
  400be0:	6078      	str	r0, [r7, #4]
  400be2:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400be4:	687a      	ldr	r2, [r7, #4]
  400be6:	683b      	ldr	r3, [r7, #0]
  400be8:	019b      	lsls	r3, r3, #6
  400bea:	4413      	add	r3, r2
  400bec:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400bee:	68fb      	ldr	r3, [r7, #12]
  400bf0:	6a1b      	ldr	r3, [r3, #32]
}
  400bf2:	4618      	mov	r0, r3
  400bf4:	3714      	adds	r7, #20
  400bf6:	46bd      	mov	sp, r7
  400bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bfc:	4770      	bx	lr

00400bfe <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400bfe:	b480      	push	{r7}
  400c00:	b08d      	sub	sp, #52	; 0x34
  400c02:	af00      	add	r7, sp, #0
  400c04:	60f8      	str	r0, [r7, #12]
  400c06:	60b9      	str	r1, [r7, #8]
  400c08:	607a      	str	r2, [r7, #4]
  400c0a:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400c0c:	2302      	movs	r3, #2
  400c0e:	613b      	str	r3, [r7, #16]
  400c10:	2308      	movs	r3, #8
  400c12:	617b      	str	r3, [r7, #20]
  400c14:	2320      	movs	r3, #32
  400c16:	61bb      	str	r3, [r7, #24]
  400c18:	2380      	movs	r3, #128	; 0x80
  400c1a:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400c1e:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400c20:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400c22:	2300      	movs	r3, #0
  400c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  400c26:	e01a      	b.n	400c5e <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c2a:	009b      	lsls	r3, r3, #2
  400c2c:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400c30:	4413      	add	r3, r2
  400c32:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400c36:	68ba      	ldr	r2, [r7, #8]
  400c38:	fbb2 f3f3 	udiv	r3, r2, r3
  400c3c:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400c40:	0c1b      	lsrs	r3, r3, #16
  400c42:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400c44:	68fa      	ldr	r2, [r7, #12]
  400c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400c48:	429a      	cmp	r2, r3
  400c4a:	d901      	bls.n	400c50 <tc_find_mck_divisor+0x52>
			return 0;
  400c4c:	2300      	movs	r3, #0
  400c4e:	e023      	b.n	400c98 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400c50:	68fa      	ldr	r2, [r7, #12]
  400c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c54:	429a      	cmp	r2, r3
  400c56:	d206      	bcs.n	400c66 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c5a:	3301      	adds	r3, #1
  400c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c60:	2b04      	cmp	r3, #4
  400c62:	d9e1      	bls.n	400c28 <tc_find_mck_divisor+0x2a>
  400c64:	e000      	b.n	400c68 <tc_find_mck_divisor+0x6a>
			break;
  400c66:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c6a:	2b04      	cmp	r3, #4
  400c6c:	d901      	bls.n	400c72 <tc_find_mck_divisor+0x74>
		return 0;
  400c6e:	2300      	movs	r3, #0
  400c70:	e012      	b.n	400c98 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400c72:	687b      	ldr	r3, [r7, #4]
  400c74:	2b00      	cmp	r3, #0
  400c76:	d008      	beq.n	400c8a <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c7a:	009b      	lsls	r3, r3, #2
  400c7c:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400c80:	4413      	add	r3, r2
  400c82:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400c86:	687b      	ldr	r3, [r7, #4]
  400c88:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400c8a:	683b      	ldr	r3, [r7, #0]
  400c8c:	2b00      	cmp	r3, #0
  400c8e:	d002      	beq.n	400c96 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400c90:	683b      	ldr	r3, [r7, #0]
  400c92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400c94:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400c96:	2301      	movs	r3, #1
}
  400c98:	4618      	mov	r0, r3
  400c9a:	3734      	adds	r7, #52	; 0x34
  400c9c:	46bd      	mov	sp, r7
  400c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca2:	4770      	bx	lr

00400ca4 <osc_enable>:
{
  400ca4:	b580      	push	{r7, lr}
  400ca6:	b082      	sub	sp, #8
  400ca8:	af00      	add	r7, sp, #0
  400caa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400cac:	687b      	ldr	r3, [r7, #4]
  400cae:	2b07      	cmp	r3, #7
  400cb0:	d831      	bhi.n	400d16 <osc_enable+0x72>
  400cb2:	a201      	add	r2, pc, #4	; (adr r2, 400cb8 <osc_enable+0x14>)
  400cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400cb8:	00400d15 	.word	0x00400d15
  400cbc:	00400cd9 	.word	0x00400cd9
  400cc0:	00400ce1 	.word	0x00400ce1
  400cc4:	00400ce9 	.word	0x00400ce9
  400cc8:	00400cf1 	.word	0x00400cf1
  400ccc:	00400cf9 	.word	0x00400cf9
  400cd0:	00400d01 	.word	0x00400d01
  400cd4:	00400d0b 	.word	0x00400d0b
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400cd8:	2000      	movs	r0, #0
  400cda:	4b11      	ldr	r3, [pc, #68]	; (400d20 <osc_enable+0x7c>)
  400cdc:	4798      	blx	r3
		break;
  400cde:	e01a      	b.n	400d16 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400ce0:	2001      	movs	r0, #1
  400ce2:	4b0f      	ldr	r3, [pc, #60]	; (400d20 <osc_enable+0x7c>)
  400ce4:	4798      	blx	r3
		break;
  400ce6:	e016      	b.n	400d16 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400ce8:	2000      	movs	r0, #0
  400cea:	4b0e      	ldr	r3, [pc, #56]	; (400d24 <osc_enable+0x80>)
  400cec:	4798      	blx	r3
		break;
  400cee:	e012      	b.n	400d16 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400cf0:	2010      	movs	r0, #16
  400cf2:	4b0c      	ldr	r3, [pc, #48]	; (400d24 <osc_enable+0x80>)
  400cf4:	4798      	blx	r3
		break;
  400cf6:	e00e      	b.n	400d16 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400cf8:	2020      	movs	r0, #32
  400cfa:	4b0a      	ldr	r3, [pc, #40]	; (400d24 <osc_enable+0x80>)
  400cfc:	4798      	blx	r3
		break;
  400cfe:	e00a      	b.n	400d16 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400d00:	213e      	movs	r1, #62	; 0x3e
  400d02:	2000      	movs	r0, #0
  400d04:	4b08      	ldr	r3, [pc, #32]	; (400d28 <osc_enable+0x84>)
  400d06:	4798      	blx	r3
		break;
  400d08:	e005      	b.n	400d16 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400d0a:	213e      	movs	r1, #62	; 0x3e
  400d0c:	2001      	movs	r0, #1
  400d0e:	4b06      	ldr	r3, [pc, #24]	; (400d28 <osc_enable+0x84>)
  400d10:	4798      	blx	r3
		break;
  400d12:	e000      	b.n	400d16 <osc_enable+0x72>
		break;
  400d14:	bf00      	nop
}
  400d16:	bf00      	nop
  400d18:	3708      	adds	r7, #8
  400d1a:	46bd      	mov	sp, r7
  400d1c:	bd80      	pop	{r7, pc}
  400d1e:	bf00      	nop
  400d20:	00402095 	.word	0x00402095
  400d24:	00402101 	.word	0x00402101
  400d28:	00402171 	.word	0x00402171

00400d2c <osc_is_ready>:
{
  400d2c:	b580      	push	{r7, lr}
  400d2e:	b082      	sub	sp, #8
  400d30:	af00      	add	r7, sp, #0
  400d32:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d34:	687b      	ldr	r3, [r7, #4]
  400d36:	2b07      	cmp	r3, #7
  400d38:	d826      	bhi.n	400d88 <osc_is_ready+0x5c>
  400d3a:	a201      	add	r2, pc, #4	; (adr r2, 400d40 <osc_is_ready+0x14>)
  400d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d40:	00400d61 	.word	0x00400d61
  400d44:	00400d65 	.word	0x00400d65
  400d48:	00400d65 	.word	0x00400d65
  400d4c:	00400d77 	.word	0x00400d77
  400d50:	00400d77 	.word	0x00400d77
  400d54:	00400d77 	.word	0x00400d77
  400d58:	00400d77 	.word	0x00400d77
  400d5c:	00400d77 	.word	0x00400d77
		return 1;
  400d60:	2301      	movs	r3, #1
  400d62:	e012      	b.n	400d8a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  400d64:	4b0b      	ldr	r3, [pc, #44]	; (400d94 <osc_is_ready+0x68>)
  400d66:	4798      	blx	r3
  400d68:	4603      	mov	r3, r0
  400d6a:	2b00      	cmp	r3, #0
  400d6c:	bf14      	ite	ne
  400d6e:	2301      	movne	r3, #1
  400d70:	2300      	moveq	r3, #0
  400d72:	b2db      	uxtb	r3, r3
  400d74:	e009      	b.n	400d8a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  400d76:	4b08      	ldr	r3, [pc, #32]	; (400d98 <osc_is_ready+0x6c>)
  400d78:	4798      	blx	r3
  400d7a:	4603      	mov	r3, r0
  400d7c:	2b00      	cmp	r3, #0
  400d7e:	bf14      	ite	ne
  400d80:	2301      	movne	r3, #1
  400d82:	2300      	moveq	r3, #0
  400d84:	b2db      	uxtb	r3, r3
  400d86:	e000      	b.n	400d8a <osc_is_ready+0x5e>
	return 0;
  400d88:	2300      	movs	r3, #0
}
  400d8a:	4618      	mov	r0, r3
  400d8c:	3708      	adds	r7, #8
  400d8e:	46bd      	mov	sp, r7
  400d90:	bd80      	pop	{r7, pc}
  400d92:	bf00      	nop
  400d94:	004020cd 	.word	0x004020cd
  400d98:	004021e9 	.word	0x004021e9

00400d9c <osc_get_rate>:
{
  400d9c:	b480      	push	{r7}
  400d9e:	b083      	sub	sp, #12
  400da0:	af00      	add	r7, sp, #0
  400da2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400da4:	687b      	ldr	r3, [r7, #4]
  400da6:	2b07      	cmp	r3, #7
  400da8:	d825      	bhi.n	400df6 <osc_get_rate+0x5a>
  400daa:	a201      	add	r2, pc, #4	; (adr r2, 400db0 <osc_get_rate+0x14>)
  400dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400db0:	00400dd1 	.word	0x00400dd1
  400db4:	00400dd7 	.word	0x00400dd7
  400db8:	00400ddd 	.word	0x00400ddd
  400dbc:	00400de3 	.word	0x00400de3
  400dc0:	00400de7 	.word	0x00400de7
  400dc4:	00400deb 	.word	0x00400deb
  400dc8:	00400def 	.word	0x00400def
  400dcc:	00400df3 	.word	0x00400df3
		return OSC_SLCK_32K_RC_HZ;
  400dd0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400dd4:	e010      	b.n	400df8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400dd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400dda:	e00d      	b.n	400df8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400ddc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400de0:	e00a      	b.n	400df8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400de2:	4b08      	ldr	r3, [pc, #32]	; (400e04 <osc_get_rate+0x68>)
  400de4:	e008      	b.n	400df8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400de6:	4b08      	ldr	r3, [pc, #32]	; (400e08 <osc_get_rate+0x6c>)
  400de8:	e006      	b.n	400df8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400dea:	4b08      	ldr	r3, [pc, #32]	; (400e0c <osc_get_rate+0x70>)
  400dec:	e004      	b.n	400df8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400dee:	4b07      	ldr	r3, [pc, #28]	; (400e0c <osc_get_rate+0x70>)
  400df0:	e002      	b.n	400df8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400df2:	4b06      	ldr	r3, [pc, #24]	; (400e0c <osc_get_rate+0x70>)
  400df4:	e000      	b.n	400df8 <osc_get_rate+0x5c>
	return 0;
  400df6:	2300      	movs	r3, #0
}
  400df8:	4618      	mov	r0, r3
  400dfa:	370c      	adds	r7, #12
  400dfc:	46bd      	mov	sp, r7
  400dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e02:	4770      	bx	lr
  400e04:	003d0900 	.word	0x003d0900
  400e08:	007a1200 	.word	0x007a1200
  400e0c:	00b71b00 	.word	0x00b71b00

00400e10 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400e10:	b580      	push	{r7, lr}
  400e12:	b082      	sub	sp, #8
  400e14:	af00      	add	r7, sp, #0
  400e16:	4603      	mov	r3, r0
  400e18:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400e1a:	bf00      	nop
  400e1c:	79fb      	ldrb	r3, [r7, #7]
  400e1e:	4618      	mov	r0, r3
  400e20:	4b05      	ldr	r3, [pc, #20]	; (400e38 <osc_wait_ready+0x28>)
  400e22:	4798      	blx	r3
  400e24:	4603      	mov	r3, r0
  400e26:	f083 0301 	eor.w	r3, r3, #1
  400e2a:	b2db      	uxtb	r3, r3
  400e2c:	2b00      	cmp	r3, #0
  400e2e:	d1f5      	bne.n	400e1c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400e30:	bf00      	nop
  400e32:	3708      	adds	r7, #8
  400e34:	46bd      	mov	sp, r7
  400e36:	bd80      	pop	{r7, pc}
  400e38:	00400d2d 	.word	0x00400d2d

00400e3c <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400e3c:	b580      	push	{r7, lr}
  400e3e:	b086      	sub	sp, #24
  400e40:	af00      	add	r7, sp, #0
  400e42:	60f8      	str	r0, [r7, #12]
  400e44:	607a      	str	r2, [r7, #4]
  400e46:	603b      	str	r3, [r7, #0]
  400e48:	460b      	mov	r3, r1
  400e4a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400e4c:	687b      	ldr	r3, [r7, #4]
  400e4e:	2b00      	cmp	r3, #0
  400e50:	d107      	bne.n	400e62 <pll_config_init+0x26>
  400e52:	683b      	ldr	r3, [r7, #0]
  400e54:	2b00      	cmp	r3, #0
  400e56:	d104      	bne.n	400e62 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400e58:	68fb      	ldr	r3, [r7, #12]
  400e5a:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400e5e:	601a      	str	r2, [r3, #0]
  400e60:	e019      	b.n	400e96 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400e62:	7afb      	ldrb	r3, [r7, #11]
  400e64:	4618      	mov	r0, r3
  400e66:	4b0e      	ldr	r3, [pc, #56]	; (400ea0 <pll_config_init+0x64>)
  400e68:	4798      	blx	r3
  400e6a:	4602      	mov	r2, r0
  400e6c:	687b      	ldr	r3, [r7, #4]
  400e6e:	fbb2 f3f3 	udiv	r3, r2, r3
  400e72:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400e74:	697b      	ldr	r3, [r7, #20]
  400e76:	683a      	ldr	r2, [r7, #0]
  400e78:	fb02 f303 	mul.w	r3, r2, r3
  400e7c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400e7e:	683b      	ldr	r3, [r7, #0]
  400e80:	3b01      	subs	r3, #1
  400e82:	041a      	lsls	r2, r3, #16
  400e84:	4b07      	ldr	r3, [pc, #28]	; (400ea4 <pll_config_init+0x68>)
  400e86:	4013      	ands	r3, r2
  400e88:	687a      	ldr	r2, [r7, #4]
  400e8a:	b2d2      	uxtb	r2, r2
  400e8c:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400e8e:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400e92:	68fb      	ldr	r3, [r7, #12]
  400e94:	601a      	str	r2, [r3, #0]
	}
}
  400e96:	bf00      	nop
  400e98:	3718      	adds	r7, #24
  400e9a:	46bd      	mov	sp, r7
  400e9c:	bd80      	pop	{r7, pc}
  400e9e:	bf00      	nop
  400ea0:	00400d9d 	.word	0x00400d9d
  400ea4:	07ff0000 	.word	0x07ff0000

00400ea8 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400ea8:	b580      	push	{r7, lr}
  400eaa:	b082      	sub	sp, #8
  400eac:	af00      	add	r7, sp, #0
  400eae:	6078      	str	r0, [r7, #4]
  400eb0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400eb2:	683b      	ldr	r3, [r7, #0]
  400eb4:	2b00      	cmp	r3, #0
  400eb6:	d108      	bne.n	400eca <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400eb8:	4b09      	ldr	r3, [pc, #36]	; (400ee0 <pll_enable+0x38>)
  400eba:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400ebc:	4a09      	ldr	r2, [pc, #36]	; (400ee4 <pll_enable+0x3c>)
  400ebe:	687b      	ldr	r3, [r7, #4]
  400ec0:	681b      	ldr	r3, [r3, #0]
  400ec2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400ec6:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400ec8:	e005      	b.n	400ed6 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400eca:	4a06      	ldr	r2, [pc, #24]	; (400ee4 <pll_enable+0x3c>)
  400ecc:	687b      	ldr	r3, [r7, #4]
  400ece:	681b      	ldr	r3, [r3, #0]
  400ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400ed4:	61d3      	str	r3, [r2, #28]
}
  400ed6:	bf00      	nop
  400ed8:	3708      	adds	r7, #8
  400eda:	46bd      	mov	sp, r7
  400edc:	bd80      	pop	{r7, pc}
  400ede:	bf00      	nop
  400ee0:	00402205 	.word	0x00402205
  400ee4:	400e0600 	.word	0x400e0600

00400ee8 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400ee8:	b580      	push	{r7, lr}
  400eea:	b082      	sub	sp, #8
  400eec:	af00      	add	r7, sp, #0
  400eee:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400ef0:	687b      	ldr	r3, [r7, #4]
  400ef2:	2b00      	cmp	r3, #0
  400ef4:	d103      	bne.n	400efe <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400ef6:	4b05      	ldr	r3, [pc, #20]	; (400f0c <pll_is_locked+0x24>)
  400ef8:	4798      	blx	r3
  400efa:	4603      	mov	r3, r0
  400efc:	e002      	b.n	400f04 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400efe:	4b04      	ldr	r3, [pc, #16]	; (400f10 <pll_is_locked+0x28>)
  400f00:	4798      	blx	r3
  400f02:	4603      	mov	r3, r0
	}
}
  400f04:	4618      	mov	r0, r3
  400f06:	3708      	adds	r7, #8
  400f08:	46bd      	mov	sp, r7
  400f0a:	bd80      	pop	{r7, pc}
  400f0c:	00402221 	.word	0x00402221
  400f10:	0040223d 	.word	0x0040223d

00400f14 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400f14:	b580      	push	{r7, lr}
  400f16:	b082      	sub	sp, #8
  400f18:	af00      	add	r7, sp, #0
  400f1a:	4603      	mov	r3, r0
  400f1c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400f1e:	79fb      	ldrb	r3, [r7, #7]
  400f20:	3b03      	subs	r3, #3
  400f22:	2b04      	cmp	r3, #4
  400f24:	d808      	bhi.n	400f38 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400f26:	79fb      	ldrb	r3, [r7, #7]
  400f28:	4618      	mov	r0, r3
  400f2a:	4b06      	ldr	r3, [pc, #24]	; (400f44 <pll_enable_source+0x30>)
  400f2c:	4798      	blx	r3
		osc_wait_ready(e_src);
  400f2e:	79fb      	ldrb	r3, [r7, #7]
  400f30:	4618      	mov	r0, r3
  400f32:	4b05      	ldr	r3, [pc, #20]	; (400f48 <pll_enable_source+0x34>)
  400f34:	4798      	blx	r3
		break;
  400f36:	e000      	b.n	400f3a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400f38:	bf00      	nop
	}
}
  400f3a:	bf00      	nop
  400f3c:	3708      	adds	r7, #8
  400f3e:	46bd      	mov	sp, r7
  400f40:	bd80      	pop	{r7, pc}
  400f42:	bf00      	nop
  400f44:	00400ca5 	.word	0x00400ca5
  400f48:	00400e11 	.word	0x00400e11

00400f4c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400f4c:	b580      	push	{r7, lr}
  400f4e:	b082      	sub	sp, #8
  400f50:	af00      	add	r7, sp, #0
  400f52:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400f54:	bf00      	nop
  400f56:	6878      	ldr	r0, [r7, #4]
  400f58:	4b04      	ldr	r3, [pc, #16]	; (400f6c <pll_wait_for_lock+0x20>)
  400f5a:	4798      	blx	r3
  400f5c:	4603      	mov	r3, r0
  400f5e:	2b00      	cmp	r3, #0
  400f60:	d0f9      	beq.n	400f56 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400f62:	2300      	movs	r3, #0
}
  400f64:	4618      	mov	r0, r3
  400f66:	3708      	adds	r7, #8
  400f68:	46bd      	mov	sp, r7
  400f6a:	bd80      	pop	{r7, pc}
  400f6c:	00400ee9 	.word	0x00400ee9

00400f70 <sysclk_get_main_hz>:
{
  400f70:	b580      	push	{r7, lr}
  400f72:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400f74:	2006      	movs	r0, #6
  400f76:	4b05      	ldr	r3, [pc, #20]	; (400f8c <sysclk_get_main_hz+0x1c>)
  400f78:	4798      	blx	r3
  400f7a:	4602      	mov	r2, r0
  400f7c:	4613      	mov	r3, r2
  400f7e:	009b      	lsls	r3, r3, #2
  400f80:	4413      	add	r3, r2
  400f82:	009a      	lsls	r2, r3, #2
  400f84:	4413      	add	r3, r2
}
  400f86:	4618      	mov	r0, r3
  400f88:	bd80      	pop	{r7, pc}
  400f8a:	bf00      	nop
  400f8c:	00400d9d 	.word	0x00400d9d

00400f90 <sysclk_get_cpu_hz>:
{
  400f90:	b580      	push	{r7, lr}
  400f92:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400f94:	4b02      	ldr	r3, [pc, #8]	; (400fa0 <sysclk_get_cpu_hz+0x10>)
  400f96:	4798      	blx	r3
  400f98:	4603      	mov	r3, r0
}
  400f9a:	4618      	mov	r0, r3
  400f9c:	bd80      	pop	{r7, pc}
  400f9e:	bf00      	nop
  400fa0:	00400f71 	.word	0x00400f71

00400fa4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400fa4:	b590      	push	{r4, r7, lr}
  400fa6:	b083      	sub	sp, #12
  400fa8:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400faa:	4813      	ldr	r0, [pc, #76]	; (400ff8 <sysclk_init+0x54>)
  400fac:	4b13      	ldr	r3, [pc, #76]	; (400ffc <sysclk_init+0x58>)
  400fae:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400fb0:	2006      	movs	r0, #6
  400fb2:	4b13      	ldr	r3, [pc, #76]	; (401000 <sysclk_init+0x5c>)
  400fb4:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400fb6:	1d38      	adds	r0, r7, #4
  400fb8:	2319      	movs	r3, #25
  400fba:	2201      	movs	r2, #1
  400fbc:	2106      	movs	r1, #6
  400fbe:	4c11      	ldr	r4, [pc, #68]	; (401004 <sysclk_init+0x60>)
  400fc0:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400fc2:	1d3b      	adds	r3, r7, #4
  400fc4:	2100      	movs	r1, #0
  400fc6:	4618      	mov	r0, r3
  400fc8:	4b0f      	ldr	r3, [pc, #60]	; (401008 <sysclk_init+0x64>)
  400fca:	4798      	blx	r3
		pll_wait_for_lock(0);
  400fcc:	2000      	movs	r0, #0
  400fce:	4b0f      	ldr	r3, [pc, #60]	; (40100c <sysclk_init+0x68>)
  400fd0:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400fd2:	2002      	movs	r0, #2
  400fd4:	4b0e      	ldr	r3, [pc, #56]	; (401010 <sysclk_init+0x6c>)
  400fd6:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400fd8:	2000      	movs	r0, #0
  400fda:	4b0e      	ldr	r3, [pc, #56]	; (401014 <sysclk_init+0x70>)
  400fdc:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400fde:	4b0e      	ldr	r3, [pc, #56]	; (401018 <sysclk_init+0x74>)
  400fe0:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400fe2:	4b0e      	ldr	r3, [pc, #56]	; (40101c <sysclk_init+0x78>)
  400fe4:	4798      	blx	r3
  400fe6:	4603      	mov	r3, r0
  400fe8:	4618      	mov	r0, r3
  400fea:	4b04      	ldr	r3, [pc, #16]	; (400ffc <sysclk_init+0x58>)
  400fec:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400fee:	bf00      	nop
  400ff0:	370c      	adds	r7, #12
  400ff2:	46bd      	mov	sp, r7
  400ff4:	bd90      	pop	{r4, r7, pc}
  400ff6:	bf00      	nop
  400ff8:	11e1a300 	.word	0x11e1a300
  400ffc:	00402d11 	.word	0x00402d11
  401000:	00400f15 	.word	0x00400f15
  401004:	00400e3d 	.word	0x00400e3d
  401008:	00400ea9 	.word	0x00400ea9
  40100c:	00400f4d 	.word	0x00400f4d
  401010:	00401f95 	.word	0x00401f95
  401014:	00402011 	.word	0x00402011
  401018:	00402ba9 	.word	0x00402ba9
  40101c:	00400f91 	.word	0x00400f91

00401020 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401020:	b580      	push	{r7, lr}
  401022:	b086      	sub	sp, #24
  401024:	af00      	add	r7, sp, #0
  401026:	60f8      	str	r0, [r7, #12]
  401028:	60b9      	str	r1, [r7, #8]
  40102a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40102c:	2300      	movs	r3, #0
  40102e:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  401030:	68fb      	ldr	r3, [r7, #12]
  401032:	2b00      	cmp	r3, #0
  401034:	d012      	beq.n	40105c <_read+0x3c>
		return -1;
  401036:	f04f 33ff 	mov.w	r3, #4294967295
  40103a:	e013      	b.n	401064 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  40103c:	4b0b      	ldr	r3, [pc, #44]	; (40106c <_read+0x4c>)
  40103e:	681b      	ldr	r3, [r3, #0]
  401040:	4a0b      	ldr	r2, [pc, #44]	; (401070 <_read+0x50>)
  401042:	6812      	ldr	r2, [r2, #0]
  401044:	68b9      	ldr	r1, [r7, #8]
  401046:	4610      	mov	r0, r2
  401048:	4798      	blx	r3
		ptr++;
  40104a:	68bb      	ldr	r3, [r7, #8]
  40104c:	3301      	adds	r3, #1
  40104e:	60bb      	str	r3, [r7, #8]
		nChars++;
  401050:	697b      	ldr	r3, [r7, #20]
  401052:	3301      	adds	r3, #1
  401054:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  401056:	687b      	ldr	r3, [r7, #4]
  401058:	3b01      	subs	r3, #1
  40105a:	607b      	str	r3, [r7, #4]
  40105c:	687b      	ldr	r3, [r7, #4]
  40105e:	2b00      	cmp	r3, #0
  401060:	dcec      	bgt.n	40103c <_read+0x1c>
	}
	return nChars;
  401062:	697b      	ldr	r3, [r7, #20]
}
  401064:	4618      	mov	r0, r3
  401066:	3718      	adds	r7, #24
  401068:	46bd      	mov	sp, r7
  40106a:	bd80      	pop	{r7, pc}
  40106c:	20400a9c 	.word	0x20400a9c
  401070:	20400aa4 	.word	0x20400aa4

00401074 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401074:	b580      	push	{r7, lr}
  401076:	b086      	sub	sp, #24
  401078:	af00      	add	r7, sp, #0
  40107a:	60f8      	str	r0, [r7, #12]
  40107c:	60b9      	str	r1, [r7, #8]
  40107e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401080:	2300      	movs	r3, #0
  401082:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  401084:	68fb      	ldr	r3, [r7, #12]
  401086:	2b01      	cmp	r3, #1
  401088:	d01e      	beq.n	4010c8 <_write+0x54>
  40108a:	68fb      	ldr	r3, [r7, #12]
  40108c:	2b02      	cmp	r3, #2
  40108e:	d01b      	beq.n	4010c8 <_write+0x54>
  401090:	68fb      	ldr	r3, [r7, #12]
  401092:	2b03      	cmp	r3, #3
  401094:	d018      	beq.n	4010c8 <_write+0x54>
		return -1;
  401096:	f04f 33ff 	mov.w	r3, #4294967295
  40109a:	e019      	b.n	4010d0 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40109c:	4b0e      	ldr	r3, [pc, #56]	; (4010d8 <_write+0x64>)
  40109e:	681a      	ldr	r2, [r3, #0]
  4010a0:	4b0e      	ldr	r3, [pc, #56]	; (4010dc <_write+0x68>)
  4010a2:	6818      	ldr	r0, [r3, #0]
  4010a4:	68bb      	ldr	r3, [r7, #8]
  4010a6:	1c59      	adds	r1, r3, #1
  4010a8:	60b9      	str	r1, [r7, #8]
  4010aa:	781b      	ldrb	r3, [r3, #0]
  4010ac:	4619      	mov	r1, r3
  4010ae:	4790      	blx	r2
  4010b0:	4603      	mov	r3, r0
  4010b2:	2b00      	cmp	r3, #0
  4010b4:	da02      	bge.n	4010bc <_write+0x48>
			return -1;
  4010b6:	f04f 33ff 	mov.w	r3, #4294967295
  4010ba:	e009      	b.n	4010d0 <_write+0x5c>
		}
		++nChars;
  4010bc:	697b      	ldr	r3, [r7, #20]
  4010be:	3301      	adds	r3, #1
  4010c0:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4010c2:	687b      	ldr	r3, [r7, #4]
  4010c4:	3b01      	subs	r3, #1
  4010c6:	607b      	str	r3, [r7, #4]
  4010c8:	687b      	ldr	r3, [r7, #4]
  4010ca:	2b00      	cmp	r3, #0
  4010cc:	d1e6      	bne.n	40109c <_write+0x28>
	}
	return nChars;
  4010ce:	697b      	ldr	r3, [r7, #20]
}
  4010d0:	4618      	mov	r0, r3
  4010d2:	3718      	adds	r7, #24
  4010d4:	46bd      	mov	sp, r7
  4010d6:	bd80      	pop	{r7, pc}
  4010d8:	20400aa0 	.word	0x20400aa0
  4010dc:	20400aa4 	.word	0x20400aa4

004010e0 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4010e0:	b480      	push	{r7}
  4010e2:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4010e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4010e8:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4010ec:	4b09      	ldr	r3, [pc, #36]	; (401114 <SCB_EnableICache+0x34>)
  4010ee:	2200      	movs	r2, #0
  4010f0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4010f4:	4a07      	ldr	r2, [pc, #28]	; (401114 <SCB_EnableICache+0x34>)
  4010f6:	4b07      	ldr	r3, [pc, #28]	; (401114 <SCB_EnableICache+0x34>)
  4010f8:	695b      	ldr	r3, [r3, #20]
  4010fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4010fe:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  401100:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401104:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  401108:	bf00      	nop
  40110a:	46bd      	mov	sp, r7
  40110c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401110:	4770      	bx	lr
  401112:	bf00      	nop
  401114:	e000ed00 	.word	0xe000ed00

00401118 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  401118:	b480      	push	{r7}
  40111a:	b08b      	sub	sp, #44	; 0x2c
  40111c:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40111e:	4b26      	ldr	r3, [pc, #152]	; (4011b8 <SCB_EnableDCache+0xa0>)
  401120:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401124:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401126:	69fb      	ldr	r3, [r7, #28]
  401128:	0b5b      	lsrs	r3, r3, #13
  40112a:	f3c3 030e 	ubfx	r3, r3, #0, #15
  40112e:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401130:	69fb      	ldr	r3, [r7, #28]
  401132:	f003 0307 	and.w	r3, r3, #7
  401136:	3304      	adds	r3, #4
  401138:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  40113a:	69fb      	ldr	r3, [r7, #28]
  40113c:	08db      	lsrs	r3, r3, #3
  40113e:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401142:	617b      	str	r3, [r7, #20]
  401144:	697b      	ldr	r3, [r7, #20]
  401146:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401148:	68bb      	ldr	r3, [r7, #8]
  40114a:	fab3 f383 	clz	r3, r3
  40114e:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401150:	687b      	ldr	r3, [r7, #4]
  401152:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401154:	f003 031f 	and.w	r3, r3, #31
  401158:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  40115a:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  40115e:	697b      	ldr	r3, [r7, #20]
  401160:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401162:	6a3a      	ldr	r2, [r7, #32]
  401164:	693b      	ldr	r3, [r7, #16]
  401166:	fa02 f303 	lsl.w	r3, r2, r3
  40116a:	4619      	mov	r1, r3
  40116c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40116e:	69bb      	ldr	r3, [r7, #24]
  401170:	fa02 f303 	lsl.w	r3, r2, r3
  401174:	430b      	orrs	r3, r1
  401176:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401178:	4a0f      	ldr	r2, [pc, #60]	; (4011b8 <SCB_EnableDCache+0xa0>)
  40117a:	68fb      	ldr	r3, [r7, #12]
  40117c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401180:	6a3b      	ldr	r3, [r7, #32]
  401182:	1e5a      	subs	r2, r3, #1
  401184:	623a      	str	r2, [r7, #32]
  401186:	2b00      	cmp	r3, #0
  401188:	d1eb      	bne.n	401162 <SCB_EnableDCache+0x4a>
        } while(sets--);
  40118a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40118c:	1e5a      	subs	r2, r3, #1
  40118e:	627a      	str	r2, [r7, #36]	; 0x24
  401190:	2b00      	cmp	r3, #0
  401192:	d1e4      	bne.n	40115e <SCB_EnableDCache+0x46>
  401194:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401198:	4a07      	ldr	r2, [pc, #28]	; (4011b8 <SCB_EnableDCache+0xa0>)
  40119a:	4b07      	ldr	r3, [pc, #28]	; (4011b8 <SCB_EnableDCache+0xa0>)
  40119c:	695b      	ldr	r3, [r3, #20]
  40119e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4011a2:	6153      	str	r3, [r2, #20]
  4011a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4011a8:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4011ac:	bf00      	nop
  4011ae:	372c      	adds	r7, #44	; 0x2c
  4011b0:	46bd      	mov	sp, r7
  4011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011b6:	4770      	bx	lr
  4011b8:	e000ed00 	.word	0xe000ed00

004011bc <sysclk_enable_peripheral_clock>:
{
  4011bc:	b580      	push	{r7, lr}
  4011be:	b082      	sub	sp, #8
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4011c4:	6878      	ldr	r0, [r7, #4]
  4011c6:	4b03      	ldr	r3, [pc, #12]	; (4011d4 <sysclk_enable_peripheral_clock+0x18>)
  4011c8:	4798      	blx	r3
}
  4011ca:	bf00      	nop
  4011cc:	3708      	adds	r7, #8
  4011ce:	46bd      	mov	sp, r7
  4011d0:	bd80      	pop	{r7, pc}
  4011d2:	bf00      	nop
  4011d4:	00402259 	.word	0x00402259

004011d8 <ioport_init>:
{
  4011d8:	b580      	push	{r7, lr}
  4011da:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  4011dc:	200a      	movs	r0, #10
  4011de:	4b08      	ldr	r3, [pc, #32]	; (401200 <ioport_init+0x28>)
  4011e0:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  4011e2:	200b      	movs	r0, #11
  4011e4:	4b06      	ldr	r3, [pc, #24]	; (401200 <ioport_init+0x28>)
  4011e6:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  4011e8:	200c      	movs	r0, #12
  4011ea:	4b05      	ldr	r3, [pc, #20]	; (401200 <ioport_init+0x28>)
  4011ec:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  4011ee:	2010      	movs	r0, #16
  4011f0:	4b03      	ldr	r3, [pc, #12]	; (401200 <ioport_init+0x28>)
  4011f2:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  4011f4:	2011      	movs	r0, #17
  4011f6:	4b02      	ldr	r3, [pc, #8]	; (401200 <ioport_init+0x28>)
  4011f8:	4798      	blx	r3
}
  4011fa:	bf00      	nop
  4011fc:	bd80      	pop	{r7, pc}
  4011fe:	bf00      	nop
  401200:	004011bd 	.word	0x004011bd

00401204 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  401204:	b480      	push	{r7}
  401206:	b089      	sub	sp, #36	; 0x24
  401208:	af00      	add	r7, sp, #0
  40120a:	6078      	str	r0, [r7, #4]
  40120c:	687b      	ldr	r3, [r7, #4]
  40120e:	61fb      	str	r3, [r7, #28]
  401210:	69fb      	ldr	r3, [r7, #28]
  401212:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401214:	69bb      	ldr	r3, [r7, #24]
  401216:	095a      	lsrs	r2, r3, #5
  401218:	69fb      	ldr	r3, [r7, #28]
  40121a:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  40121c:	697b      	ldr	r3, [r7, #20]
  40121e:	f003 031f 	and.w	r3, r3, #31
  401222:	2101      	movs	r1, #1
  401224:	fa01 f303 	lsl.w	r3, r1, r3
  401228:	613a      	str	r2, [r7, #16]
  40122a:	60fb      	str	r3, [r7, #12]
  40122c:	693b      	ldr	r3, [r7, #16]
  40122e:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401230:	68ba      	ldr	r2, [r7, #8]
  401232:	4b06      	ldr	r3, [pc, #24]	; (40124c <ioport_disable_pin+0x48>)
  401234:	4413      	add	r3, r2
  401236:	025b      	lsls	r3, r3, #9
  401238:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40123a:	68fb      	ldr	r3, [r7, #12]
  40123c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  40123e:	bf00      	nop
  401240:	3724      	adds	r7, #36	; 0x24
  401242:	46bd      	mov	sp, r7
  401244:	f85d 7b04 	ldr.w	r7, [sp], #4
  401248:	4770      	bx	lr
  40124a:	bf00      	nop
  40124c:	00200707 	.word	0x00200707

00401250 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  401250:	b480      	push	{r7}
  401252:	b08d      	sub	sp, #52	; 0x34
  401254:	af00      	add	r7, sp, #0
  401256:	6078      	str	r0, [r7, #4]
  401258:	6039      	str	r1, [r7, #0]
  40125a:	687b      	ldr	r3, [r7, #4]
  40125c:	62fb      	str	r3, [r7, #44]	; 0x2c
  40125e:	683b      	ldr	r3, [r7, #0]
  401260:	62bb      	str	r3, [r7, #40]	; 0x28
  401262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401264:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401268:	095a      	lsrs	r2, r3, #5
  40126a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40126c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40126e:	6a3b      	ldr	r3, [r7, #32]
  401270:	f003 031f 	and.w	r3, r3, #31
  401274:	2101      	movs	r1, #1
  401276:	fa01 f303 	lsl.w	r3, r1, r3
  40127a:	61fa      	str	r2, [r7, #28]
  40127c:	61bb      	str	r3, [r7, #24]
  40127e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401280:	617b      	str	r3, [r7, #20]
  401282:	69fb      	ldr	r3, [r7, #28]
  401284:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401286:	693a      	ldr	r2, [r7, #16]
  401288:	4b37      	ldr	r3, [pc, #220]	; (401368 <ioport_set_pin_mode+0x118>)
  40128a:	4413      	add	r3, r2
  40128c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  40128e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  401290:	697b      	ldr	r3, [r7, #20]
  401292:	f003 0308 	and.w	r3, r3, #8
  401296:	2b00      	cmp	r3, #0
  401298:	d003      	beq.n	4012a2 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  40129a:	68fb      	ldr	r3, [r7, #12]
  40129c:	69ba      	ldr	r2, [r7, #24]
  40129e:	665a      	str	r2, [r3, #100]	; 0x64
  4012a0:	e002      	b.n	4012a8 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4012a2:	68fb      	ldr	r3, [r7, #12]
  4012a4:	69ba      	ldr	r2, [r7, #24]
  4012a6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4012a8:	697b      	ldr	r3, [r7, #20]
  4012aa:	f003 0310 	and.w	r3, r3, #16
  4012ae:	2b00      	cmp	r3, #0
  4012b0:	d004      	beq.n	4012bc <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4012b2:	68fb      	ldr	r3, [r7, #12]
  4012b4:	69ba      	ldr	r2, [r7, #24]
  4012b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4012ba:	e003      	b.n	4012c4 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4012bc:	68fb      	ldr	r3, [r7, #12]
  4012be:	69ba      	ldr	r2, [r7, #24]
  4012c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4012c4:	697b      	ldr	r3, [r7, #20]
  4012c6:	f003 0320 	and.w	r3, r3, #32
  4012ca:	2b00      	cmp	r3, #0
  4012cc:	d003      	beq.n	4012d6 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4012ce:	68fb      	ldr	r3, [r7, #12]
  4012d0:	69ba      	ldr	r2, [r7, #24]
  4012d2:	651a      	str	r2, [r3, #80]	; 0x50
  4012d4:	e002      	b.n	4012dc <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4012d6:	68fb      	ldr	r3, [r7, #12]
  4012d8:	69ba      	ldr	r2, [r7, #24]
  4012da:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4012dc:	697b      	ldr	r3, [r7, #20]
  4012de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4012e2:	2b00      	cmp	r3, #0
  4012e4:	d003      	beq.n	4012ee <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4012e6:	68fb      	ldr	r3, [r7, #12]
  4012e8:	69ba      	ldr	r2, [r7, #24]
  4012ea:	621a      	str	r2, [r3, #32]
  4012ec:	e002      	b.n	4012f4 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4012ee:	68fb      	ldr	r3, [r7, #12]
  4012f0:	69ba      	ldr	r2, [r7, #24]
  4012f2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4012f4:	697b      	ldr	r3, [r7, #20]
  4012f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4012fa:	2b00      	cmp	r3, #0
  4012fc:	d004      	beq.n	401308 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4012fe:	68fb      	ldr	r3, [r7, #12]
  401300:	69ba      	ldr	r2, [r7, #24]
  401302:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401306:	e003      	b.n	401310 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401308:	68fb      	ldr	r3, [r7, #12]
  40130a:	69ba      	ldr	r2, [r7, #24]
  40130c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401310:	697b      	ldr	r3, [r7, #20]
  401312:	f003 0301 	and.w	r3, r3, #1
  401316:	2b00      	cmp	r3, #0
  401318:	d006      	beq.n	401328 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40131a:	68fb      	ldr	r3, [r7, #12]
  40131c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40131e:	69bb      	ldr	r3, [r7, #24]
  401320:	431a      	orrs	r2, r3
  401322:	68fb      	ldr	r3, [r7, #12]
  401324:	671a      	str	r2, [r3, #112]	; 0x70
  401326:	e006      	b.n	401336 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401328:	68fb      	ldr	r3, [r7, #12]
  40132a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40132c:	69bb      	ldr	r3, [r7, #24]
  40132e:	43db      	mvns	r3, r3
  401330:	401a      	ands	r2, r3
  401332:	68fb      	ldr	r3, [r7, #12]
  401334:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  401336:	697b      	ldr	r3, [r7, #20]
  401338:	f003 0302 	and.w	r3, r3, #2
  40133c:	2b00      	cmp	r3, #0
  40133e:	d006      	beq.n	40134e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401340:	68fb      	ldr	r3, [r7, #12]
  401342:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401344:	69bb      	ldr	r3, [r7, #24]
  401346:	431a      	orrs	r2, r3
  401348:	68fb      	ldr	r3, [r7, #12]
  40134a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40134c:	e006      	b.n	40135c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40134e:	68fb      	ldr	r3, [r7, #12]
  401350:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401352:	69bb      	ldr	r3, [r7, #24]
  401354:	43db      	mvns	r3, r3
  401356:	401a      	ands	r2, r3
  401358:	68fb      	ldr	r3, [r7, #12]
  40135a:	675a      	str	r2, [r3, #116]	; 0x74
  40135c:	bf00      	nop
  40135e:	3734      	adds	r7, #52	; 0x34
  401360:	46bd      	mov	sp, r7
  401362:	f85d 7b04 	ldr.w	r7, [sp], #4
  401366:	4770      	bx	lr
  401368:	00200707 	.word	0x00200707

0040136c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  40136c:	b480      	push	{r7}
  40136e:	b08d      	sub	sp, #52	; 0x34
  401370:	af00      	add	r7, sp, #0
  401372:	6078      	str	r0, [r7, #4]
  401374:	460b      	mov	r3, r1
  401376:	70fb      	strb	r3, [r7, #3]
  401378:	687b      	ldr	r3, [r7, #4]
  40137a:	62fb      	str	r3, [r7, #44]	; 0x2c
  40137c:	78fb      	ldrb	r3, [r7, #3]
  40137e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401384:	627b      	str	r3, [r7, #36]	; 0x24
  401386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401388:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  40138a:	6a3b      	ldr	r3, [r7, #32]
  40138c:	095b      	lsrs	r3, r3, #5
  40138e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401390:	69fa      	ldr	r2, [r7, #28]
  401392:	4b17      	ldr	r3, [pc, #92]	; (4013f0 <ioport_set_pin_dir+0x84>)
  401394:	4413      	add	r3, r2
  401396:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401398:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40139a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40139e:	2b01      	cmp	r3, #1
  4013a0:	d109      	bne.n	4013b6 <ioport_set_pin_dir+0x4a>
  4013a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013a4:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4013a6:	697b      	ldr	r3, [r7, #20]
  4013a8:	f003 031f 	and.w	r3, r3, #31
  4013ac:	2201      	movs	r2, #1
  4013ae:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013b0:	69bb      	ldr	r3, [r7, #24]
  4013b2:	611a      	str	r2, [r3, #16]
  4013b4:	e00c      	b.n	4013d0 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4013b6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4013ba:	2b00      	cmp	r3, #0
  4013bc:	d108      	bne.n	4013d0 <ioport_set_pin_dir+0x64>
  4013be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013c0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4013c2:	693b      	ldr	r3, [r7, #16]
  4013c4:	f003 031f 	and.w	r3, r3, #31
  4013c8:	2201      	movs	r2, #1
  4013ca:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4013cc:	69bb      	ldr	r3, [r7, #24]
  4013ce:	615a      	str	r2, [r3, #20]
  4013d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013d2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4013d4:	68fb      	ldr	r3, [r7, #12]
  4013d6:	f003 031f 	and.w	r3, r3, #31
  4013da:	2201      	movs	r2, #1
  4013dc:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4013de:	69bb      	ldr	r3, [r7, #24]
  4013e0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4013e4:	bf00      	nop
  4013e6:	3734      	adds	r7, #52	; 0x34
  4013e8:	46bd      	mov	sp, r7
  4013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013ee:	4770      	bx	lr
  4013f0:	00200707 	.word	0x00200707

004013f4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4013f4:	b480      	push	{r7}
  4013f6:	b08b      	sub	sp, #44	; 0x2c
  4013f8:	af00      	add	r7, sp, #0
  4013fa:	6078      	str	r0, [r7, #4]
  4013fc:	460b      	mov	r3, r1
  4013fe:	70fb      	strb	r3, [r7, #3]
  401400:	687b      	ldr	r3, [r7, #4]
  401402:	627b      	str	r3, [r7, #36]	; 0x24
  401404:	78fb      	ldrb	r3, [r7, #3]
  401406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40140a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40140c:	61fb      	str	r3, [r7, #28]
  40140e:	69fb      	ldr	r3, [r7, #28]
  401410:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401412:	69bb      	ldr	r3, [r7, #24]
  401414:	095b      	lsrs	r3, r3, #5
  401416:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401418:	697a      	ldr	r2, [r7, #20]
  40141a:	4b10      	ldr	r3, [pc, #64]	; (40145c <ioport_set_pin_level+0x68>)
  40141c:	4413      	add	r3, r2
  40141e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401420:	613b      	str	r3, [r7, #16]

	if (level) {
  401422:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401426:	2b00      	cmp	r3, #0
  401428:	d009      	beq.n	40143e <ioport_set_pin_level+0x4a>
  40142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40142c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40142e:	68fb      	ldr	r3, [r7, #12]
  401430:	f003 031f 	and.w	r3, r3, #31
  401434:	2201      	movs	r2, #1
  401436:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401438:	693b      	ldr	r3, [r7, #16]
  40143a:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  40143c:	e008      	b.n	401450 <ioport_set_pin_level+0x5c>
  40143e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401440:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401442:	68bb      	ldr	r3, [r7, #8]
  401444:	f003 031f 	and.w	r3, r3, #31
  401448:	2201      	movs	r2, #1
  40144a:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40144c:	693b      	ldr	r3, [r7, #16]
  40144e:	635a      	str	r2, [r3, #52]	; 0x34
  401450:	bf00      	nop
  401452:	372c      	adds	r7, #44	; 0x2c
  401454:	46bd      	mov	sp, r7
  401456:	f85d 7b04 	ldr.w	r7, [sp], #4
  40145a:	4770      	bx	lr
  40145c:	00200707 	.word	0x00200707

00401460 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401460:	b480      	push	{r7}
  401462:	b08d      	sub	sp, #52	; 0x34
  401464:	af00      	add	r7, sp, #0
  401466:	6078      	str	r0, [r7, #4]
  401468:	460b      	mov	r3, r1
  40146a:	70fb      	strb	r3, [r7, #3]
  40146c:	687b      	ldr	r3, [r7, #4]
  40146e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401470:	78fb      	ldrb	r3, [r7, #3]
  401472:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401478:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40147a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40147c:	095a      	lsrs	r2, r3, #5
  40147e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401480:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401482:	6a3b      	ldr	r3, [r7, #32]
  401484:	f003 031f 	and.w	r3, r3, #31
  401488:	2101      	movs	r1, #1
  40148a:	fa01 f303 	lsl.w	r3, r1, r3
  40148e:	61fa      	str	r2, [r7, #28]
  401490:	61bb      	str	r3, [r7, #24]
  401492:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401496:	75fb      	strb	r3, [r7, #23]
  401498:	69fb      	ldr	r3, [r7, #28]
  40149a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40149c:	693a      	ldr	r2, [r7, #16]
  40149e:	4b23      	ldr	r3, [pc, #140]	; (40152c <ioport_set_pin_sense_mode+0xcc>)
  4014a0:	4413      	add	r3, r2
  4014a2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4014a4:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4014a6:	7dfb      	ldrb	r3, [r7, #23]
  4014a8:	3b01      	subs	r3, #1
  4014aa:	2b03      	cmp	r3, #3
  4014ac:	d82e      	bhi.n	40150c <ioport_set_pin_sense_mode+0xac>
  4014ae:	a201      	add	r2, pc, #4	; (adr r2, 4014b4 <ioport_set_pin_sense_mode+0x54>)
  4014b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014b4:	004014e9 	.word	0x004014e9
  4014b8:	004014fb 	.word	0x004014fb
  4014bc:	004014c5 	.word	0x004014c5
  4014c0:	004014d7 	.word	0x004014d7
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4014c4:	68fb      	ldr	r3, [r7, #12]
  4014c6:	69ba      	ldr	r2, [r7, #24]
  4014c8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4014cc:	68fb      	ldr	r3, [r7, #12]
  4014ce:	69ba      	ldr	r2, [r7, #24]
  4014d0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4014d4:	e01f      	b.n	401516 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4014d6:	68fb      	ldr	r3, [r7, #12]
  4014d8:	69ba      	ldr	r2, [r7, #24]
  4014da:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4014de:	68fb      	ldr	r3, [r7, #12]
  4014e0:	69ba      	ldr	r2, [r7, #24]
  4014e2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4014e6:	e016      	b.n	401516 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4014e8:	68fb      	ldr	r3, [r7, #12]
  4014ea:	69ba      	ldr	r2, [r7, #24]
  4014ec:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4014f0:	68fb      	ldr	r3, [r7, #12]
  4014f2:	69ba      	ldr	r2, [r7, #24]
  4014f4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4014f8:	e00d      	b.n	401516 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4014fa:	68fb      	ldr	r3, [r7, #12]
  4014fc:	69ba      	ldr	r2, [r7, #24]
  4014fe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401502:	68fb      	ldr	r3, [r7, #12]
  401504:	69ba      	ldr	r2, [r7, #24]
  401506:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40150a:	e004      	b.n	401516 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  40150c:	68fb      	ldr	r3, [r7, #12]
  40150e:	69ba      	ldr	r2, [r7, #24]
  401510:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401514:	e003      	b.n	40151e <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401516:	68fb      	ldr	r3, [r7, #12]
  401518:	69ba      	ldr	r2, [r7, #24]
  40151a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40151e:	bf00      	nop
  401520:	3734      	adds	r7, #52	; 0x34
  401522:	46bd      	mov	sp, r7
  401524:	f85d 7b04 	ldr.w	r7, [sp], #4
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	00200707 	.word	0x00200707

00401530 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401530:	b480      	push	{r7}
  401532:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401534:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401538:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40153c:	4a0c      	ldr	r2, [pc, #48]	; (401570 <tcm_disable+0x40>)
  40153e:	4b0c      	ldr	r3, [pc, #48]	; (401570 <tcm_disable+0x40>)
  401540:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401544:	f023 0301 	bic.w	r3, r3, #1
  401548:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40154c:	4a08      	ldr	r2, [pc, #32]	; (401570 <tcm_disable+0x40>)
  40154e:	4b08      	ldr	r3, [pc, #32]	; (401570 <tcm_disable+0x40>)
  401550:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401554:	f023 0301 	bic.w	r3, r3, #1
  401558:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  40155c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401560:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401564:	bf00      	nop
  401566:	46bd      	mov	sp, r7
  401568:	f85d 7b04 	ldr.w	r7, [sp], #4
  40156c:	4770      	bx	lr
  40156e:	bf00      	nop
  401570:	e000ed00 	.word	0xe000ed00

00401574 <board_init>:
#endif

void board_init(void)
{
  401574:	b580      	push	{r7, lr}
  401576:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401578:	4b1e      	ldr	r3, [pc, #120]	; (4015f4 <board_init+0x80>)
  40157a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40157e:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401580:	4b1d      	ldr	r3, [pc, #116]	; (4015f8 <board_init+0x84>)
  401582:	4798      	blx	r3
	SCB_EnableDCache();
  401584:	4b1d      	ldr	r3, [pc, #116]	; (4015fc <board_init+0x88>)
  401586:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401588:	4b1d      	ldr	r3, [pc, #116]	; (401600 <board_init+0x8c>)
  40158a:	4a1e      	ldr	r2, [pc, #120]	; (401604 <board_init+0x90>)
  40158c:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40158e:	4b1c      	ldr	r3, [pc, #112]	; (401600 <board_init+0x8c>)
  401590:	4a1d      	ldr	r2, [pc, #116]	; (401608 <board_init+0x94>)
  401592:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401594:	4b1d      	ldr	r3, [pc, #116]	; (40160c <board_init+0x98>)
  401596:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401598:	4b1d      	ldr	r3, [pc, #116]	; (401610 <board_init+0x9c>)
  40159a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  40159c:	2101      	movs	r1, #1
  40159e:	2048      	movs	r0, #72	; 0x48
  4015a0:	4b1c      	ldr	r3, [pc, #112]	; (401614 <board_init+0xa0>)
  4015a2:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4015a4:	2101      	movs	r1, #1
  4015a6:	2048      	movs	r0, #72	; 0x48
  4015a8:	4b1b      	ldr	r3, [pc, #108]	; (401618 <board_init+0xa4>)
  4015aa:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4015ac:	2100      	movs	r1, #0
  4015ae:	200b      	movs	r0, #11
  4015b0:	4b18      	ldr	r3, [pc, #96]	; (401614 <board_init+0xa0>)
  4015b2:	4798      	blx	r3
  4015b4:	2188      	movs	r1, #136	; 0x88
  4015b6:	200b      	movs	r0, #11
  4015b8:	4b18      	ldr	r3, [pc, #96]	; (40161c <board_init+0xa8>)
  4015ba:	4798      	blx	r3
  4015bc:	2102      	movs	r1, #2
  4015be:	200b      	movs	r0, #11
  4015c0:	4b17      	ldr	r3, [pc, #92]	; (401620 <board_init+0xac>)
  4015c2:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  4015c4:	2100      	movs	r1, #0
  4015c6:	2015      	movs	r0, #21
  4015c8:	4b14      	ldr	r3, [pc, #80]	; (40161c <board_init+0xa8>)
  4015ca:	4798      	blx	r3
  4015cc:	2015      	movs	r0, #21
  4015ce:	4b15      	ldr	r3, [pc, #84]	; (401624 <board_init+0xb0>)
  4015d0:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4015d2:	4a15      	ldr	r2, [pc, #84]	; (401628 <board_init+0xb4>)
  4015d4:	4b14      	ldr	r3, [pc, #80]	; (401628 <board_init+0xb4>)
  4015d6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4015da:	f043 0310 	orr.w	r3, r3, #16
  4015de:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  4015e2:	2103      	movs	r1, #3
  4015e4:	2024      	movs	r0, #36	; 0x24
  4015e6:	4b0d      	ldr	r3, [pc, #52]	; (40161c <board_init+0xa8>)
  4015e8:	4798      	blx	r3
  4015ea:	2024      	movs	r0, #36	; 0x24
  4015ec:	4b0d      	ldr	r3, [pc, #52]	; (401624 <board_init+0xb0>)
  4015ee:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4015f0:	bf00      	nop
  4015f2:	bd80      	pop	{r7, pc}
  4015f4:	400e1850 	.word	0x400e1850
  4015f8:	004010e1 	.word	0x004010e1
  4015fc:	00401119 	.word	0x00401119
  401600:	400e0c00 	.word	0x400e0c00
  401604:	5a00080c 	.word	0x5a00080c
  401608:	5a00070c 	.word	0x5a00070c
  40160c:	00401531 	.word	0x00401531
  401610:	004011d9 	.word	0x004011d9
  401614:	0040136d 	.word	0x0040136d
  401618:	004013f5 	.word	0x004013f5
  40161c:	00401251 	.word	0x00401251
  401620:	00401461 	.word	0x00401461
  401624:	00401205 	.word	0x00401205
  401628:	40088000 	.word	0x40088000

0040162c <NVIC_EnableIRQ>:
{
  40162c:	b480      	push	{r7}
  40162e:	b083      	sub	sp, #12
  401630:	af00      	add	r7, sp, #0
  401632:	4603      	mov	r3, r0
  401634:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401636:	4909      	ldr	r1, [pc, #36]	; (40165c <NVIC_EnableIRQ+0x30>)
  401638:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40163c:	095b      	lsrs	r3, r3, #5
  40163e:	79fa      	ldrb	r2, [r7, #7]
  401640:	f002 021f 	and.w	r2, r2, #31
  401644:	2001      	movs	r0, #1
  401646:	fa00 f202 	lsl.w	r2, r0, r2
  40164a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40164e:	bf00      	nop
  401650:	370c      	adds	r7, #12
  401652:	46bd      	mov	sp, r7
  401654:	f85d 7b04 	ldr.w	r7, [sp], #4
  401658:	4770      	bx	lr
  40165a:	bf00      	nop
  40165c:	e000e100 	.word	0xe000e100

00401660 <NVIC_ClearPendingIRQ>:
{
  401660:	b480      	push	{r7}
  401662:	b083      	sub	sp, #12
  401664:	af00      	add	r7, sp, #0
  401666:	4603      	mov	r3, r0
  401668:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40166a:	4909      	ldr	r1, [pc, #36]	; (401690 <NVIC_ClearPendingIRQ+0x30>)
  40166c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401670:	095b      	lsrs	r3, r3, #5
  401672:	79fa      	ldrb	r2, [r7, #7]
  401674:	f002 021f 	and.w	r2, r2, #31
  401678:	2001      	movs	r0, #1
  40167a:	fa00 f202 	lsl.w	r2, r0, r2
  40167e:	3360      	adds	r3, #96	; 0x60
  401680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401684:	bf00      	nop
  401686:	370c      	adds	r7, #12
  401688:	46bd      	mov	sp, r7
  40168a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40168e:	4770      	bx	lr
  401690:	e000e100 	.word	0xe000e100

00401694 <NVIC_SetPriority>:
{
  401694:	b480      	push	{r7}
  401696:	b083      	sub	sp, #12
  401698:	af00      	add	r7, sp, #0
  40169a:	4603      	mov	r3, r0
  40169c:	6039      	str	r1, [r7, #0]
  40169e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4016a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4016a4:	2b00      	cmp	r3, #0
  4016a6:	da0b      	bge.n	4016c0 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4016a8:	490d      	ldr	r1, [pc, #52]	; (4016e0 <NVIC_SetPriority+0x4c>)
  4016aa:	79fb      	ldrb	r3, [r7, #7]
  4016ac:	f003 030f 	and.w	r3, r3, #15
  4016b0:	3b04      	subs	r3, #4
  4016b2:	683a      	ldr	r2, [r7, #0]
  4016b4:	b2d2      	uxtb	r2, r2
  4016b6:	0152      	lsls	r2, r2, #5
  4016b8:	b2d2      	uxtb	r2, r2
  4016ba:	440b      	add	r3, r1
  4016bc:	761a      	strb	r2, [r3, #24]
}
  4016be:	e009      	b.n	4016d4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4016c0:	4908      	ldr	r1, [pc, #32]	; (4016e4 <NVIC_SetPriority+0x50>)
  4016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4016c6:	683a      	ldr	r2, [r7, #0]
  4016c8:	b2d2      	uxtb	r2, r2
  4016ca:	0152      	lsls	r2, r2, #5
  4016cc:	b2d2      	uxtb	r2, r2
  4016ce:	440b      	add	r3, r1
  4016d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4016d4:	bf00      	nop
  4016d6:	370c      	adds	r7, #12
  4016d8:	46bd      	mov	sp, r7
  4016da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016de:	4770      	bx	lr
  4016e0:	e000ed00 	.word	0xe000ed00
  4016e4:	e000e100 	.word	0xe000e100

004016e8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4016e8:	b480      	push	{r7}
  4016ea:	b083      	sub	sp, #12
  4016ec:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4016ee:	f3ef 8310 	mrs	r3, PRIMASK
  4016f2:	607b      	str	r3, [r7, #4]
  return(result);
  4016f4:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	bf0c      	ite	eq
  4016fa:	2301      	moveq	r3, #1
  4016fc:	2300      	movne	r3, #0
  4016fe:	b2db      	uxtb	r3, r3
  401700:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401702:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401704:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401708:	4b04      	ldr	r3, [pc, #16]	; (40171c <cpu_irq_save+0x34>)
  40170a:	2200      	movs	r2, #0
  40170c:	701a      	strb	r2, [r3, #0]
	return flags;
  40170e:	683b      	ldr	r3, [r7, #0]
}
  401710:	4618      	mov	r0, r3
  401712:	370c      	adds	r7, #12
  401714:	46bd      	mov	sp, r7
  401716:	f85d 7b04 	ldr.w	r7, [sp], #4
  40171a:	4770      	bx	lr
  40171c:	20400000 	.word	0x20400000

00401720 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401720:	b480      	push	{r7}
  401722:	b083      	sub	sp, #12
  401724:	af00      	add	r7, sp, #0
  401726:	6078      	str	r0, [r7, #4]
	return (flags);
  401728:	687b      	ldr	r3, [r7, #4]
  40172a:	2b00      	cmp	r3, #0
  40172c:	bf14      	ite	ne
  40172e:	2301      	movne	r3, #1
  401730:	2300      	moveq	r3, #0
  401732:	b2db      	uxtb	r3, r3
}
  401734:	4618      	mov	r0, r3
  401736:	370c      	adds	r7, #12
  401738:	46bd      	mov	sp, r7
  40173a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40173e:	4770      	bx	lr

00401740 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401740:	b580      	push	{r7, lr}
  401742:	b082      	sub	sp, #8
  401744:	af00      	add	r7, sp, #0
  401746:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401748:	6878      	ldr	r0, [r7, #4]
  40174a:	4b07      	ldr	r3, [pc, #28]	; (401768 <cpu_irq_restore+0x28>)
  40174c:	4798      	blx	r3
  40174e:	4603      	mov	r3, r0
  401750:	2b00      	cmp	r3, #0
  401752:	d005      	beq.n	401760 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401754:	4b05      	ldr	r3, [pc, #20]	; (40176c <cpu_irq_restore+0x2c>)
  401756:	2201      	movs	r2, #1
  401758:	701a      	strb	r2, [r3, #0]
  40175a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40175e:	b662      	cpsie	i
}
  401760:	bf00      	nop
  401762:	3708      	adds	r7, #8
  401764:	46bd      	mov	sp, r7
  401766:	bd80      	pop	{r7, pc}
  401768:	00401721 	.word	0x00401721
  40176c:	20400000 	.word	0x20400000

00401770 <afec_ch_sanity_check>:
{
  401770:	b480      	push	{r7}
  401772:	b083      	sub	sp, #12
  401774:	af00      	add	r7, sp, #0
  401776:	6078      	str	r0, [r7, #4]
  401778:	460b      	mov	r3, r1
  40177a:	807b      	strh	r3, [r7, #2]
}
  40177c:	bf00      	nop
  40177e:	370c      	adds	r7, #12
  401780:	46bd      	mov	sp, r7
  401782:	f85d 7b04 	ldr.w	r7, [sp], #4
  401786:	4770      	bx	lr

00401788 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  401788:	b480      	push	{r7}
  40178a:	b083      	sub	sp, #12
  40178c:	af00      	add	r7, sp, #0
  40178e:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  401790:	687b      	ldr	r3, [r7, #4]
  401792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401794:	4618      	mov	r0, r3
  401796:	370c      	adds	r7, #12
  401798:	46bd      	mov	sp, r7
  40179a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40179e:	4770      	bx	lr

004017a0 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  4017a0:	b480      	push	{r7}
  4017a2:	b083      	sub	sp, #12
  4017a4:	af00      	add	r7, sp, #0
  4017a6:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  4017a8:	687b      	ldr	r3, [r7, #4]
  4017aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4017ac:	4618      	mov	r0, r3
  4017ae:	370c      	adds	r7, #12
  4017b0:	46bd      	mov	sp, r7
  4017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017b6:	4770      	bx	lr

004017b8 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
  4017b8:	b580      	push	{r7, lr}
  4017ba:	b084      	sub	sp, #16
  4017bc:	af00      	add	r7, sp, #0
  4017be:	4603      	mov	r3, r0
  4017c0:	71fb      	strb	r3, [r7, #7]
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4017c2:	79fb      	ldrb	r3, [r7, #7]
  4017c4:	4a0a      	ldr	r2, [pc, #40]	; (4017f0 <sleepmgr_lock_mode+0x38>)
  4017c6:	5cd3      	ldrb	r3, [r2, r3]
  4017c8:	2bff      	cmp	r3, #255	; 0xff
  4017ca:	d100      	bne.n	4017ce <sleepmgr_lock_mode+0x16>
		while (true) {
  4017cc:	e7fe      	b.n	4017cc <sleepmgr_lock_mode+0x14>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
  4017ce:	4b09      	ldr	r3, [pc, #36]	; (4017f4 <sleepmgr_lock_mode+0x3c>)
  4017d0:	4798      	blx	r3
  4017d2:	60f8      	str	r0, [r7, #12]

	++sleepmgr_locks[mode];
  4017d4:	79fb      	ldrb	r3, [r7, #7]
  4017d6:	4a06      	ldr	r2, [pc, #24]	; (4017f0 <sleepmgr_lock_mode+0x38>)
  4017d8:	5cd2      	ldrb	r2, [r2, r3]
  4017da:	3201      	adds	r2, #1
  4017dc:	b2d1      	uxtb	r1, r2
  4017de:	4a04      	ldr	r2, [pc, #16]	; (4017f0 <sleepmgr_lock_mode+0x38>)
  4017e0:	54d1      	strb	r1, [r2, r3]

	// Leave the critical section
	cpu_irq_restore(flags);
  4017e2:	68f8      	ldr	r0, [r7, #12]
  4017e4:	4b04      	ldr	r3, [pc, #16]	; (4017f8 <sleepmgr_lock_mode+0x40>)
  4017e6:	4798      	blx	r3
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
  4017e8:	bf00      	nop
  4017ea:	3710      	adds	r7, #16
  4017ec:	46bd      	mov	sp, r7
  4017ee:	bd80      	pop	{r7, pc}
  4017f0:	20400a94 	.word	0x20400a94
  4017f4:	004016e9 	.word	0x004016e9
  4017f8:	00401741 	.word	0x00401741

004017fc <osc_get_rate>:
{
  4017fc:	b480      	push	{r7}
  4017fe:	b083      	sub	sp, #12
  401800:	af00      	add	r7, sp, #0
  401802:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401804:	687b      	ldr	r3, [r7, #4]
  401806:	2b07      	cmp	r3, #7
  401808:	d825      	bhi.n	401856 <osc_get_rate+0x5a>
  40180a:	a201      	add	r2, pc, #4	; (adr r2, 401810 <osc_get_rate+0x14>)
  40180c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401810:	00401831 	.word	0x00401831
  401814:	00401837 	.word	0x00401837
  401818:	0040183d 	.word	0x0040183d
  40181c:	00401843 	.word	0x00401843
  401820:	00401847 	.word	0x00401847
  401824:	0040184b 	.word	0x0040184b
  401828:	0040184f 	.word	0x0040184f
  40182c:	00401853 	.word	0x00401853
		return OSC_SLCK_32K_RC_HZ;
  401830:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401834:	e010      	b.n	401858 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401836:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40183a:	e00d      	b.n	401858 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40183c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401840:	e00a      	b.n	401858 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401842:	4b08      	ldr	r3, [pc, #32]	; (401864 <osc_get_rate+0x68>)
  401844:	e008      	b.n	401858 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401846:	4b08      	ldr	r3, [pc, #32]	; (401868 <osc_get_rate+0x6c>)
  401848:	e006      	b.n	401858 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40184a:	4b08      	ldr	r3, [pc, #32]	; (40186c <osc_get_rate+0x70>)
  40184c:	e004      	b.n	401858 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40184e:	4b07      	ldr	r3, [pc, #28]	; (40186c <osc_get_rate+0x70>)
  401850:	e002      	b.n	401858 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401852:	4b06      	ldr	r3, [pc, #24]	; (40186c <osc_get_rate+0x70>)
  401854:	e000      	b.n	401858 <osc_get_rate+0x5c>
	return 0;
  401856:	2300      	movs	r3, #0
}
  401858:	4618      	mov	r0, r3
  40185a:	370c      	adds	r7, #12
  40185c:	46bd      	mov	sp, r7
  40185e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401862:	4770      	bx	lr
  401864:	003d0900 	.word	0x003d0900
  401868:	007a1200 	.word	0x007a1200
  40186c:	00b71b00 	.word	0x00b71b00

00401870 <sysclk_get_main_hz>:
{
  401870:	b580      	push	{r7, lr}
  401872:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401874:	2006      	movs	r0, #6
  401876:	4b05      	ldr	r3, [pc, #20]	; (40188c <sysclk_get_main_hz+0x1c>)
  401878:	4798      	blx	r3
  40187a:	4602      	mov	r2, r0
  40187c:	4613      	mov	r3, r2
  40187e:	009b      	lsls	r3, r3, #2
  401880:	4413      	add	r3, r2
  401882:	009a      	lsls	r2, r3, #2
  401884:	4413      	add	r3, r2
}
  401886:	4618      	mov	r0, r3
  401888:	bd80      	pop	{r7, pc}
  40188a:	bf00      	nop
  40188c:	004017fd 	.word	0x004017fd

00401890 <sysclk_get_cpu_hz>:
{
  401890:	b580      	push	{r7, lr}
  401892:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401894:	4b02      	ldr	r3, [pc, #8]	; (4018a0 <sysclk_get_cpu_hz+0x10>)
  401896:	4798      	blx	r3
  401898:	4603      	mov	r3, r0
}
  40189a:	4618      	mov	r0, r3
  40189c:	bd80      	pop	{r7, pc}
  40189e:	bf00      	nop
  4018a0:	00401871 	.word	0x00401871

004018a4 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  4018a4:	b480      	push	{r7}
  4018a6:	b083      	sub	sp, #12
  4018a8:	af00      	add	r7, sp, #0
  4018aa:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  4018ac:	687b      	ldr	r3, [r7, #4]
  4018ae:	4a09      	ldr	r2, [pc, #36]	; (4018d4 <afec_find_inst_num+0x30>)
  4018b0:	4293      	cmp	r3, r2
  4018b2:	d101      	bne.n	4018b8 <afec_find_inst_num+0x14>
		return 1;
  4018b4:	2301      	movs	r3, #1
  4018b6:	e006      	b.n	4018c6 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  4018b8:	687b      	ldr	r3, [r7, #4]
  4018ba:	4a07      	ldr	r2, [pc, #28]	; (4018d8 <afec_find_inst_num+0x34>)
  4018bc:	4293      	cmp	r3, r2
  4018be:	d101      	bne.n	4018c4 <afec_find_inst_num+0x20>
		return 0;
  4018c0:	2300      	movs	r3, #0
  4018c2:	e000      	b.n	4018c6 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  4018c4:	2300      	movs	r3, #0
}
  4018c6:	4618      	mov	r0, r3
  4018c8:	370c      	adds	r7, #12
  4018ca:	46bd      	mov	sp, r7
  4018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018d0:	4770      	bx	lr
  4018d2:	bf00      	nop
  4018d4:	40064000 	.word	0x40064000
  4018d8:	4003c000 	.word	0x4003c000

004018dc <afec_find_pid>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC Peripheral ID
 */
static uint32_t afec_find_pid(Afec *const afec)
{
  4018dc:	b480      	push	{r7}
  4018de:	b083      	sub	sp, #12
  4018e0:	af00      	add	r7, sp, #0
  4018e2:	6078      	str	r0, [r7, #4]
#if defined(ID_AFEC1)
	if (afec == AFEC1) {
  4018e4:	687b      	ldr	r3, [r7, #4]
  4018e6:	4a09      	ldr	r2, [pc, #36]	; (40190c <afec_find_pid+0x30>)
  4018e8:	4293      	cmp	r3, r2
  4018ea:	d101      	bne.n	4018f0 <afec_find_pid+0x14>
		return ID_AFEC1;
  4018ec:	2328      	movs	r3, #40	; 0x28
  4018ee:	e006      	b.n	4018fe <afec_find_pid+0x22>
	}
#endif
#if defined(ID_AFEC0)
	if (afec == AFEC0) {
  4018f0:	687b      	ldr	r3, [r7, #4]
  4018f2:	4a07      	ldr	r2, [pc, #28]	; (401910 <afec_find_pid+0x34>)
  4018f4:	4293      	cmp	r3, r2
  4018f6:	d101      	bne.n	4018fc <afec_find_pid+0x20>
		return ID_AFEC0;
  4018f8:	231d      	movs	r3, #29
  4018fa:	e000      	b.n	4018fe <afec_find_pid+0x22>
	}
#endif
	return ID_AFEC0;
  4018fc:	231d      	movs	r3, #29
}
  4018fe:	4618      	mov	r0, r3
  401900:	370c      	adds	r7, #12
  401902:	46bd      	mov	sp, r7
  401904:	f85d 7b04 	ldr.w	r7, [sp], #4
  401908:	4770      	bx	lr
  40190a:	bf00      	nop
  40190c:	40064000 	.word	0x40064000
  401910:	4003c000 	.word	0x4003c000

00401914 <afec_set_config>:
 *
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
  401914:	b480      	push	{r7}
  401916:	b085      	sub	sp, #20
  401918:	af00      	add	r7, sp, #0
  40191a:	6078      	str	r0, [r7, #4]
  40191c:	6039      	str	r1, [r7, #0]
	uint32_t reg = 0;
  40191e:	2300      	movs	r3, #0
  401920:	60fb      	str	r3, [r7, #12]

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401922:	683b      	ldr	r3, [r7, #0]
  401924:	7cdb      	ldrb	r3, [r3, #19]
  401926:	2b00      	cmp	r3, #0
  401928:	d002      	beq.n	401930 <afec_set_config+0x1c>
  40192a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40192e:	e000      	b.n	401932 <afec_set_config+0x1e>
  401930:	2200      	movs	r2, #0
		#if (SAMV71 || SAMV70 || SAME70 || SAMS70)
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  401932:	683b      	ldr	r3, [r7, #0]
  401934:	6859      	ldr	r1, [r3, #4]
  401936:	683b      	ldr	r3, [r7, #0]
  401938:	689b      	ldr	r3, [r3, #8]
  40193a:	fbb1 f3f3 	udiv	r3, r1, r3
  40193e:	3b01      	subs	r3, #1
  401940:	021b      	lsls	r3, r3, #8
  401942:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401944:	431a      	orrs	r2, r3
		#else
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
			(config->settling_time) |		
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
  401946:	683b      	ldr	r3, [r7, #0]
  401948:	7c1b      	ldrb	r3, [r3, #16]
  40194a:	061b      	lsls	r3, r3, #24
  40194c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
			AFEC_MR_ONE |
  401950:	431a      	orrs	r2, r3
			AFEC_MR_TRANSFER(config->transfer) |
  401952:	683b      	ldr	r3, [r7, #0]
  401954:	7c5b      	ldrb	r3, [r3, #17]
  401956:	071b      	lsls	r3, r3, #28
  401958:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
			AFEC_MR_TRACKTIM(config->tracktim) |
  40195c:	431a      	orrs	r2, r3
			(config->startup_time);
  40195e:	683b      	ldr	r3, [r7, #0]
  401960:	68db      	ldr	r3, [r3, #12]
			AFEC_MR_TRANSFER(config->transfer) |
  401962:	4313      	orrs	r3, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401964:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  401968:	60fb      	str	r3, [r7, #12]

	afec->AFEC_MR = reg;
  40196a:	687b      	ldr	r3, [r7, #4]
  40196c:	68fa      	ldr	r2, [r7, #12]
  40196e:	605a      	str	r2, [r3, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401970:	683b      	ldr	r3, [r7, #0]
  401972:	7d1b      	ldrb	r3, [r3, #20]
  401974:	2b00      	cmp	r3, #0
  401976:	d002      	beq.n	40197e <afec_set_config+0x6a>
  401978:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40197c:	e000      	b.n	401980 <afec_set_config+0x6c>
  40197e:	2200      	movs	r2, #0
			(config->resolution) |
  401980:	683b      	ldr	r3, [r7, #0]
  401982:	681b      	ldr	r3, [r3, #0]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401984:	431a      	orrs	r2, r3
			(config->stm ? AFEC_EMR_STM : 0);
  401986:	683b      	ldr	r3, [r7, #0]
  401988:	7d5b      	ldrb	r3, [r3, #21]
  40198a:	2b00      	cmp	r3, #0
  40198c:	d002      	beq.n	401994 <afec_set_config+0x80>
  40198e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  401992:	e000      	b.n	401996 <afec_set_config+0x82>
  401994:	2300      	movs	r3, #0
			(config->resolution) |
  401996:	431a      	orrs	r2, r3
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401998:	687b      	ldr	r3, [r7, #4]
  40199a:	609a      	str	r2, [r3, #8]
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40199c:	683b      	ldr	r3, [r7, #0]
  40199e:	7d9b      	ldrb	r3, [r3, #22]
  4019a0:	021b      	lsls	r3, r3, #8
  4019a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4019a6:	f043 020c 	orr.w	r2, r3, #12
  4019aa:	687b      	ldr	r3, [r7, #4]
  4019ac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  #else
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  #endif
}
  4019b0:	bf00      	nop
  4019b2:	3714      	adds	r7, #20
  4019b4:	46bd      	mov	sp, r7
  4019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ba:	4770      	bx	lr

004019bc <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  4019bc:	b580      	push	{r7, lr}
  4019be:	b086      	sub	sp, #24
  4019c0:	af00      	add	r7, sp, #0
  4019c2:	60f8      	str	r0, [r7, #12]
  4019c4:	460b      	mov	r3, r1
  4019c6:	607a      	str	r2, [r7, #4]
  4019c8:	817b      	strh	r3, [r7, #10]
	afec_ch_sanity_check(afec, channel);
  4019ca:	897b      	ldrh	r3, [r7, #10]
  4019cc:	4619      	mov	r1, r3
  4019ce:	68f8      	ldr	r0, [r7, #12]
  4019d0:	4b1e      	ldr	r3, [pc, #120]	; (401a4c <afec_ch_set_config+0x90>)
  4019d2:	4798      	blx	r3
	uint32_t reg = 0;
  4019d4:	2300      	movs	r3, #0
  4019d6:	617b      	str	r3, [r7, #20]

	reg = afec->AFEC_DIFFR;
  4019d8:	68fb      	ldr	r3, [r7, #12]
  4019da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  4019dc:	617b      	str	r3, [r7, #20]
	reg &= ~(0x1u << channel);
  4019de:	897b      	ldrh	r3, [r7, #10]
  4019e0:	2201      	movs	r2, #1
  4019e2:	fa02 f303 	lsl.w	r3, r2, r3
  4019e6:	43db      	mvns	r3, r3
  4019e8:	697a      	ldr	r2, [r7, #20]
  4019ea:	4013      	ands	r3, r2
  4019ec:	617b      	str	r3, [r7, #20]
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4019ee:	687b      	ldr	r3, [r7, #4]
  4019f0:	781b      	ldrb	r3, [r3, #0]
  4019f2:	2b00      	cmp	r3, #0
  4019f4:	d004      	beq.n	401a00 <afec_ch_set_config+0x44>
  4019f6:	897b      	ldrh	r3, [r7, #10]
  4019f8:	2201      	movs	r2, #1
  4019fa:	fa02 f303 	lsl.w	r3, r2, r3
  4019fe:	e000      	b.n	401a02 <afec_ch_set_config+0x46>
  401a00:	2300      	movs	r3, #0
  401a02:	697a      	ldr	r2, [r7, #20]
  401a04:	4313      	orrs	r3, r2
  401a06:	617b      	str	r3, [r7, #20]
	afec->AFEC_DIFFR = reg;
  401a08:	68fb      	ldr	r3, [r7, #12]
  401a0a:	697a      	ldr	r2, [r7, #20]
  401a0c:	661a      	str	r2, [r3, #96]	; 0x60

	reg = afec->AFEC_CGR;
  401a0e:	68fb      	ldr	r3, [r7, #12]
  401a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  401a12:	617b      	str	r3, [r7, #20]
	reg &= ~(0x03u << (2 * channel));
  401a14:	897b      	ldrh	r3, [r7, #10]
  401a16:	005b      	lsls	r3, r3, #1
  401a18:	2203      	movs	r2, #3
  401a1a:	fa02 f303 	lsl.w	r3, r2, r3
  401a1e:	43db      	mvns	r3, r3
  401a20:	697a      	ldr	r2, [r7, #20]
  401a22:	4013      	ands	r3, r2
  401a24:	617b      	str	r3, [r7, #20]
	reg |= (config->gain) << (2 * channel);
  401a26:	687b      	ldr	r3, [r7, #4]
  401a28:	785b      	ldrb	r3, [r3, #1]
  401a2a:	461a      	mov	r2, r3
  401a2c:	897b      	ldrh	r3, [r7, #10]
  401a2e:	005b      	lsls	r3, r3, #1
  401a30:	fa02 f303 	lsl.w	r3, r2, r3
  401a34:	461a      	mov	r2, r3
  401a36:	697b      	ldr	r3, [r7, #20]
  401a38:	4313      	orrs	r3, r2
  401a3a:	617b      	str	r3, [r7, #20]
	afec->AFEC_CGR = reg;
  401a3c:	68fb      	ldr	r3, [r7, #12]
  401a3e:	697a      	ldr	r2, [r7, #20]
  401a40:	655a      	str	r2, [r3, #84]	; 0x54
}
  401a42:	bf00      	nop
  401a44:	3718      	adds	r7, #24
  401a46:	46bd      	mov	sp, r7
  401a48:	bd80      	pop	{r7, pc}
  401a4a:	bf00      	nop
  401a4c:	00401771 	.word	0x00401771

00401a50 <afec_temp_sensor_set_config>:
 * \param afec  Base address of the AFEC
 * \param config   Configuration for the AFEC temperature sensor
 */
void afec_temp_sensor_set_config(Afec *const afec,
		struct afec_temp_sensor_config *config)
{
  401a50:	b480      	push	{r7}
  401a52:	b085      	sub	sp, #20
  401a54:	af00      	add	r7, sp, #0
  401a56:	6078      	str	r0, [r7, #4]
  401a58:	6039      	str	r1, [r7, #0]
	Assert(afec == AFEC0);

	uint32_t reg = 0;
  401a5a:	2300      	movs	r3, #0
  401a5c:	60fb      	str	r3, [r7, #12]

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  401a5e:	683b      	ldr	r3, [r7, #0]
  401a60:	781b      	ldrb	r3, [r3, #0]
  401a62:	2b00      	cmp	r3, #0
  401a64:	d001      	beq.n	401a6a <afec_temp_sensor_set_config+0x1a>
  401a66:	2301      	movs	r3, #1
  401a68:	e000      	b.n	401a6c <afec_temp_sensor_set_config+0x1c>
  401a6a:	2300      	movs	r3, #0
  401a6c:	683a      	ldr	r2, [r7, #0]
  401a6e:	7852      	ldrb	r2, [r2, #1]
  401a70:	4313      	orrs	r3, r2
  401a72:	60fb      	str	r3, [r7, #12]
	afec->AFEC_TEMPMR = reg;
  401a74:	687b      	ldr	r3, [r7, #4]
  401a76:	68fa      	ldr	r2, [r7, #12]
  401a78:	671a      	str	r2, [r3, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  401a7a:	683b      	ldr	r3, [r7, #0]
  401a7c:	885b      	ldrh	r3, [r3, #2]
  401a7e:	461a      	mov	r2, r3
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  401a80:	683b      	ldr	r3, [r7, #0]
  401a82:	889b      	ldrh	r3, [r3, #4]
  401a84:	041b      	lsls	r3, r3, #16
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  401a86:	431a      	orrs	r2, r3
  401a88:	687b      	ldr	r3, [r7, #4]
  401a8a:	675a      	str	r2, [r3, #116]	; 0x74
			
}
  401a8c:	bf00      	nop
  401a8e:	3714      	adds	r7, #20
  401a90:	46bd      	mov	sp, r7
  401a92:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a96:	4770      	bx	lr

00401a98 <afec_get_config_defaults>:
 * - AFE Bias Current Control value is 1
 *
 * \param cfg Pointer to configuration structure to be initiated.
 */
void afec_get_config_defaults(struct afec_config *const cfg)
{
  401a98:	b580      	push	{r7, lr}
  401a9a:	b082      	sub	sp, #8
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	6078      	str	r0, [r7, #4]
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  401aa0:	687b      	ldr	r3, [r7, #4]
  401aa2:	2200      	movs	r2, #0
  401aa4:	601a      	str	r2, [r3, #0]
	cfg->mck = sysclk_get_cpu_hz();
  401aa6:	4b12      	ldr	r3, [pc, #72]	; (401af0 <afec_get_config_defaults+0x58>)
  401aa8:	4798      	blx	r3
  401aaa:	4602      	mov	r2, r0
  401aac:	687b      	ldr	r3, [r7, #4]
  401aae:	605a      	str	r2, [r3, #4]
		cfg->afec_clock = 6000000UL;
  401ab0:	687b      	ldr	r3, [r7, #4]
  401ab2:	4a10      	ldr	r2, [pc, #64]	; (401af4 <afec_get_config_defaults+0x5c>)
  401ab4:	609a      	str	r2, [r3, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  401ab6:	687b      	ldr	r3, [r7, #4]
  401ab8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401abc:	60da      	str	r2, [r3, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  401abe:	687b      	ldr	r3, [r7, #4]
  401ac0:	2202      	movs	r2, #2
  401ac2:	741a      	strb	r2, [r3, #16]
		cfg->transfer = 1;
  401ac4:	687b      	ldr	r3, [r7, #4]
  401ac6:	2201      	movs	r2, #1
  401ac8:	745a      	strb	r2, [r3, #17]
		cfg->anach = true;
  401aca:	687b      	ldr	r3, [r7, #4]
  401acc:	2201      	movs	r2, #1
  401ace:	749a      	strb	r2, [r3, #18]
		cfg->useq = false;
  401ad0:	687b      	ldr	r3, [r7, #4]
  401ad2:	2200      	movs	r2, #0
  401ad4:	74da      	strb	r2, [r3, #19]
		cfg->tag = true;
  401ad6:	687b      	ldr	r3, [r7, #4]
  401ad8:	2201      	movs	r2, #1
  401ada:	751a      	strb	r2, [r3, #20]
		cfg->stm = true;
  401adc:	687b      	ldr	r3, [r7, #4]
  401ade:	2201      	movs	r2, #1
  401ae0:	755a      	strb	r2, [r3, #21]
		cfg->ibctl = 1;
  401ae2:	687b      	ldr	r3, [r7, #4]
  401ae4:	2201      	movs	r2, #1
  401ae6:	759a      	strb	r2, [r3, #22]
}
  401ae8:	bf00      	nop
  401aea:	3708      	adds	r7, #8
  401aec:	46bd      	mov	sp, r7
  401aee:	bd80      	pop	{r7, pc}
  401af0:	00401891 	.word	0x00401891
  401af4:	005b8d80 	.word	0x005b8d80

00401af8 <afec_ch_get_config_defaults>:
 * - Gain value is 1
 *
 * \param cfg Pointer to channel configuration structure to be initiated.
 */
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
  401af8:	b480      	push	{r7}
  401afa:	b083      	sub	sp, #12
  401afc:	af00      	add	r7, sp, #0
  401afe:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  401b00:	687b      	ldr	r3, [r7, #4]
  401b02:	2200      	movs	r2, #0
  401b04:	701a      	strb	r2, [r3, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  401b06:	687b      	ldr	r3, [r7, #4]
  401b08:	2201      	movs	r2, #1
  401b0a:	705a      	strb	r2, [r3, #1]

}
  401b0c:	bf00      	nop
  401b0e:	370c      	adds	r7, #12
  401b10:	46bd      	mov	sp, r7
  401b12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b16:	4770      	bx	lr

00401b18 <afec_temp_sensor_get_config_defaults>:
 * \param cfg Pointer to temperature sensor configuration structure
 *        to be initiated.
 */
void afec_temp_sensor_get_config_defaults(
		struct afec_temp_sensor_config *const cfg)
{
  401b18:	b480      	push	{r7}
  401b1a:	b083      	sub	sp, #12
  401b1c:	af00      	add	r7, sp, #0
  401b1e:	6078      	str	r0, [r7, #4]
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  401b20:	687b      	ldr	r3, [r7, #4]
  401b22:	2200      	movs	r2, #0
  401b24:	701a      	strb	r2, [r3, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  401b26:	687b      	ldr	r3, [r7, #4]
  401b28:	2220      	movs	r2, #32
  401b2a:	705a      	strb	r2, [r3, #1]
	cfg->low_threshold= 0xFF;
  401b2c:	687b      	ldr	r3, [r7, #4]
  401b2e:	22ff      	movs	r2, #255	; 0xff
  401b30:	805a      	strh	r2, [r3, #2]
	cfg->high_threshold= 0xFFF;
  401b32:	687b      	ldr	r3, [r7, #4]
  401b34:	f640 72ff 	movw	r2, #4095	; 0xfff
  401b38:	809a      	strh	r2, [r3, #4]
}
  401b3a:	bf00      	nop
  401b3c:	370c      	adds	r7, #12
  401b3e:	46bd      	mov	sp, r7
  401b40:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b44:	4770      	bx	lr
	...

00401b48 <afec_init>:
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  401b48:	b580      	push	{r7, lr}
  401b4a:	b084      	sub	sp, #16
  401b4c:	af00      	add	r7, sp, #0
  401b4e:	6078      	str	r0, [r7, #4]
  401b50:	6039      	str	r1, [r7, #0]
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  401b52:	6878      	ldr	r0, [r7, #4]
  401b54:	4b1d      	ldr	r3, [pc, #116]	; (401bcc <afec_init+0x84>)
  401b56:	4798      	blx	r3
  401b58:	4603      	mov	r3, r0
  401b5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401b5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401b62:	d101      	bne.n	401b68 <afec_init+0x20>
		return STATUS_ERR_BUSY;
  401b64:	2319      	movs	r3, #25
  401b66:	e02c      	b.n	401bc2 <afec_init+0x7a>
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  401b68:	687b      	ldr	r3, [r7, #4]
  401b6a:	2201      	movs	r2, #1
  401b6c:	601a      	str	r2, [r3, #0]
	afec_set_config(afec, config);
  401b6e:	6839      	ldr	r1, [r7, #0]
  401b70:	6878      	ldr	r0, [r7, #4]
  401b72:	4b17      	ldr	r3, [pc, #92]	; (401bd0 <afec_init+0x88>)
  401b74:	4798      	blx	r3

	uint32_t i;
	if(afec == AFEC0) {
  401b76:	687b      	ldr	r3, [r7, #4]
  401b78:	4a16      	ldr	r2, [pc, #88]	; (401bd4 <afec_init+0x8c>)
  401b7a:	4293      	cmp	r3, r2
  401b7c:	d10d      	bne.n	401b9a <afec_init+0x52>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401b7e:	2300      	movs	r3, #0
  401b80:	60fb      	str	r3, [r7, #12]
  401b82:	e007      	b.n	401b94 <afec_init+0x4c>
			afec_callback_pointer[0][i] = 0;
  401b84:	4a14      	ldr	r2, [pc, #80]	; (401bd8 <afec_init+0x90>)
  401b86:	68fb      	ldr	r3, [r7, #12]
  401b88:	2100      	movs	r1, #0
  401b8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401b8e:	68fb      	ldr	r3, [r7, #12]
  401b90:	3301      	adds	r3, #1
  401b92:	60fb      	str	r3, [r7, #12]
  401b94:	68fb      	ldr	r3, [r7, #12]
  401b96:	2b0f      	cmp	r3, #15
  401b98:	d9f4      	bls.n	401b84 <afec_init+0x3c>
		}
	}
	if(afec == AFEC1) {
  401b9a:	687b      	ldr	r3, [r7, #4]
  401b9c:	4a0f      	ldr	r2, [pc, #60]	; (401bdc <afec_init+0x94>)
  401b9e:	4293      	cmp	r3, r2
  401ba0:	d10e      	bne.n	401bc0 <afec_init+0x78>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401ba2:	2300      	movs	r3, #0
  401ba4:	60fb      	str	r3, [r7, #12]
  401ba6:	e008      	b.n	401bba <afec_init+0x72>
			afec_callback_pointer[1][i] = 0;
  401ba8:	4a0b      	ldr	r2, [pc, #44]	; (401bd8 <afec_init+0x90>)
  401baa:	68fb      	ldr	r3, [r7, #12]
  401bac:	3310      	adds	r3, #16
  401bae:	2100      	movs	r1, #0
  401bb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401bb4:	68fb      	ldr	r3, [r7, #12]
  401bb6:	3301      	adds	r3, #1
  401bb8:	60fb      	str	r3, [r7, #12]
  401bba:	68fb      	ldr	r3, [r7, #12]
  401bbc:	2b0f      	cmp	r3, #15
  401bbe:	d9f3      	bls.n	401ba8 <afec_init+0x60>
		}
	}

	return STATUS_OK;
  401bc0:	2300      	movs	r3, #0
}
  401bc2:	4618      	mov	r0, r3
  401bc4:	3710      	adds	r7, #16
  401bc6:	46bd      	mov	sp, r7
  401bc8:	bd80      	pop	{r7, pc}
  401bca:	bf00      	nop
  401bcc:	00401789 	.word	0x00401789
  401bd0:	00401915 	.word	0x00401915
  401bd4:	4003c000 	.word	0x4003c000
  401bd8:	20400aa8 	.word	0x20400aa8
  401bdc:	40064000 	.word	0x40064000

00401be0 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  401be0:	b580      	push	{r7, lr}
  401be2:	b086      	sub	sp, #24
  401be4:	af00      	add	r7, sp, #0
  401be6:	60f8      	str	r0, [r7, #12]
  401be8:	60b9      	str	r1, [r7, #8]
  401bea:	607a      	str	r2, [r7, #4]
  401bec:	70fb      	strb	r3, [r7, #3]
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
  401bee:	68f8      	ldr	r0, [r7, #12]
  401bf0:	4b17      	ldr	r3, [pc, #92]	; (401c50 <afec_set_callback+0x70>)
  401bf2:	4798      	blx	r3
  401bf4:	6178      	str	r0, [r7, #20]
	afec_callback_pointer[i][source] = callback;
  401bf6:	4917      	ldr	r1, [pc, #92]	; (401c54 <afec_set_callback+0x74>)
  401bf8:	697b      	ldr	r3, [r7, #20]
  401bfa:	011a      	lsls	r2, r3, #4
  401bfc:	68bb      	ldr	r3, [r7, #8]
  401bfe:	4413      	add	r3, r2
  401c00:	687a      	ldr	r2, [r7, #4]
  401c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if (!i) {
  401c06:	697b      	ldr	r3, [r7, #20]
  401c08:	2b00      	cmp	r3, #0
  401c0a:	d10b      	bne.n	401c24 <afec_set_callback+0x44>
		irq_register_handler(AFEC0_IRQn, irq_level);
  401c0c:	201d      	movs	r0, #29
  401c0e:	4b12      	ldr	r3, [pc, #72]	; (401c58 <afec_set_callback+0x78>)
  401c10:	4798      	blx	r3
  401c12:	78fb      	ldrb	r3, [r7, #3]
  401c14:	4619      	mov	r1, r3
  401c16:	201d      	movs	r0, #29
  401c18:	4b10      	ldr	r3, [pc, #64]	; (401c5c <afec_set_callback+0x7c>)
  401c1a:	4798      	blx	r3
  401c1c:	201d      	movs	r0, #29
  401c1e:	4b10      	ldr	r3, [pc, #64]	; (401c60 <afec_set_callback+0x80>)
  401c20:	4798      	blx	r3
  401c22:	e00d      	b.n	401c40 <afec_set_callback+0x60>
	} else if (i == 1) {
  401c24:	697b      	ldr	r3, [r7, #20]
  401c26:	2b01      	cmp	r3, #1
  401c28:	d10a      	bne.n	401c40 <afec_set_callback+0x60>
		irq_register_handler(AFEC1_IRQn, irq_level);
  401c2a:	2028      	movs	r0, #40	; 0x28
  401c2c:	4b0a      	ldr	r3, [pc, #40]	; (401c58 <afec_set_callback+0x78>)
  401c2e:	4798      	blx	r3
  401c30:	78fb      	ldrb	r3, [r7, #3]
  401c32:	4619      	mov	r1, r3
  401c34:	2028      	movs	r0, #40	; 0x28
  401c36:	4b09      	ldr	r3, [pc, #36]	; (401c5c <afec_set_callback+0x7c>)
  401c38:	4798      	blx	r3
  401c3a:	2028      	movs	r0, #40	; 0x28
  401c3c:	4b08      	ldr	r3, [pc, #32]	; (401c60 <afec_set_callback+0x80>)
  401c3e:	4798      	blx	r3
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  401c40:	68b9      	ldr	r1, [r7, #8]
  401c42:	68f8      	ldr	r0, [r7, #12]
  401c44:	4b07      	ldr	r3, [pc, #28]	; (401c64 <afec_set_callback+0x84>)
  401c46:	4798      	blx	r3
}
  401c48:	bf00      	nop
  401c4a:	3718      	adds	r7, #24
  401c4c:	46bd      	mov	sp, r7
  401c4e:	bd80      	pop	{r7, pc}
  401c50:	004018a5 	.word	0x004018a5
  401c54:	20400aa8 	.word	0x20400aa8
  401c58:	00401661 	.word	0x00401661
  401c5c:	00401695 	.word	0x00401695
  401c60:	0040162d 	.word	0x0040162d
  401c64:	00401c69 	.word	0x00401c69

00401c68 <afec_enable_interrupt>:
 * \param afec  Base address of the AFEC.
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
  401c68:	b480      	push	{r7}
  401c6a:	b083      	sub	sp, #12
  401c6c:	af00      	add	r7, sp, #0
  401c6e:	6078      	str	r0, [r7, #4]
  401c70:	6039      	str	r1, [r7, #0]
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  401c72:	683b      	ldr	r3, [r7, #0]
  401c74:	4a19      	ldr	r2, [pc, #100]	; (401cdc <afec_enable_interrupt+0x74>)
  401c76:	4293      	cmp	r3, r2
  401c78:	d103      	bne.n	401c82 <afec_enable_interrupt+0x1a>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  401c7a:	687b      	ldr	r3, [r7, #4]
  401c7c:	4a17      	ldr	r2, [pc, #92]	; (401cdc <afec_enable_interrupt+0x74>)
  401c7e:	625a      	str	r2, [r3, #36]	; 0x24
		return;
  401c80:	e026      	b.n	401cd0 <afec_enable_interrupt+0x68>
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  401c82:	683b      	ldr	r3, [r7, #0]
  401c84:	2b0b      	cmp	r3, #11
  401c86:	d80f      	bhi.n	401ca8 <afec_enable_interrupt+0x40>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  401c88:	683b      	ldr	r3, [r7, #0]
  401c8a:	2b0b      	cmp	r3, #11
  401c8c:	d104      	bne.n	401c98 <afec_enable_interrupt+0x30>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  401c8e:	687b      	ldr	r3, [r7, #4]
  401c90:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401c94:	625a      	str	r2, [r3, #36]	; 0x24
  401c96:	e01b      	b.n	401cd0 <afec_enable_interrupt+0x68>
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  401c98:	2201      	movs	r2, #1
  401c9a:	683b      	ldr	r3, [r7, #0]
  401c9c:	fa02 f303 	lsl.w	r3, r2, r3
  401ca0:	461a      	mov	r2, r3
  401ca2:	687b      	ldr	r3, [r7, #4]
  401ca4:	625a      	str	r2, [r3, #36]	; 0x24
  401ca6:	e013      	b.n	401cd0 <afec_enable_interrupt+0x68>
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  401ca8:	683b      	ldr	r3, [r7, #0]
  401caa:	2b0e      	cmp	r3, #14
  401cac:	d808      	bhi.n	401cc0 <afec_enable_interrupt+0x58>
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  401cae:	683b      	ldr	r3, [r7, #0]
  401cb0:	330c      	adds	r3, #12
  401cb2:	2201      	movs	r2, #1
  401cb4:	fa02 f303 	lsl.w	r3, r2, r3
  401cb8:	461a      	mov	r2, r3
  401cba:	687b      	ldr	r3, [r7, #4]
  401cbc:	625a      	str	r2, [r3, #36]	; 0x24
  401cbe:	e007      	b.n	401cd0 <afec_enable_interrupt+0x68>
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
				+ AFEC_INTERRUPT_GAP2);
  401cc0:	683b      	ldr	r3, [r7, #0]
  401cc2:	330f      	adds	r3, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  401cc4:	2201      	movs	r2, #1
  401cc6:	fa02 f303 	lsl.w	r3, r2, r3
  401cca:	461a      	mov	r2, r3
  401ccc:	687b      	ldr	r3, [r7, #4]
  401cce:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
  401cd0:	370c      	adds	r7, #12
  401cd2:	46bd      	mov	sp, r7
  401cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cd8:	4770      	bx	lr
  401cda:	bf00      	nop
  401cdc:	47000fff 	.word	0x47000fff

00401ce0 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  401ce0:	b580      	push	{r7, lr}
  401ce2:	b082      	sub	sp, #8
  401ce4:	af00      	add	r7, sp, #0
  401ce6:	4603      	mov	r3, r0
  401ce8:	6039      	str	r1, [r7, #0]
  401cea:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  401cec:	79fb      	ldrb	r3, [r7, #7]
  401cee:	490a      	ldr	r1, [pc, #40]	; (401d18 <afec_interrupt+0x38>)
  401cf0:	011a      	lsls	r2, r3, #4
  401cf2:	683b      	ldr	r3, [r7, #0]
  401cf4:	4413      	add	r3, r2
  401cf6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401cfa:	2b00      	cmp	r3, #0
  401cfc:	d007      	beq.n	401d0e <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  401cfe:	79fb      	ldrb	r3, [r7, #7]
  401d00:	4905      	ldr	r1, [pc, #20]	; (401d18 <afec_interrupt+0x38>)
  401d02:	011a      	lsls	r2, r3, #4
  401d04:	683b      	ldr	r3, [r7, #0]
  401d06:	4413      	add	r3, r2
  401d08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401d0c:	4798      	blx	r3
	}
}
  401d0e:	bf00      	nop
  401d10:	3708      	adds	r7, #8
  401d12:	46bd      	mov	sp, r7
  401d14:	bd80      	pop	{r7, pc}
  401d16:	bf00      	nop
  401d18:	20400aa8 	.word	0x20400aa8

00401d1c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  401d1c:	b590      	push	{r4, r7, lr}
  401d1e:	b087      	sub	sp, #28
  401d20:	af00      	add	r7, sp, #0
  401d22:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  401d24:	6878      	ldr	r0, [r7, #4]
  401d26:	4b28      	ldr	r3, [pc, #160]	; (401dc8 <afec_process_callback+0xac>)
  401d28:	4798      	blx	r3
  401d2a:	4604      	mov	r4, r0
  401d2c:	6878      	ldr	r0, [r7, #4]
  401d2e:	4b27      	ldr	r3, [pc, #156]	; (401dcc <afec_process_callback+0xb0>)
  401d30:	4798      	blx	r3
  401d32:	4603      	mov	r3, r0
  401d34:	4023      	ands	r3, r4
  401d36:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  401d38:	6878      	ldr	r0, [r7, #4]
  401d3a:	4b25      	ldr	r3, [pc, #148]	; (401dd0 <afec_process_callback+0xb4>)
  401d3c:	4798      	blx	r3
  401d3e:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401d40:	2300      	movs	r3, #0
  401d42:	617b      	str	r3, [r7, #20]
  401d44:	e039      	b.n	401dba <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  401d46:	697b      	ldr	r3, [r7, #20]
  401d48:	2b0b      	cmp	r3, #11
  401d4a:	d80f      	bhi.n	401d6c <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  401d4c:	2201      	movs	r2, #1
  401d4e:	697b      	ldr	r3, [r7, #20]
  401d50:	fa02 f303 	lsl.w	r3, r2, r3
  401d54:	461a      	mov	r2, r3
  401d56:	68fb      	ldr	r3, [r7, #12]
  401d58:	4013      	ands	r3, r2
  401d5a:	2b00      	cmp	r3, #0
  401d5c:	d02a      	beq.n	401db4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401d5e:	693b      	ldr	r3, [r7, #16]
  401d60:	b2db      	uxtb	r3, r3
  401d62:	6979      	ldr	r1, [r7, #20]
  401d64:	4618      	mov	r0, r3
  401d66:	4b1b      	ldr	r3, [pc, #108]	; (401dd4 <afec_process_callback+0xb8>)
  401d68:	4798      	blx	r3
  401d6a:	e023      	b.n	401db4 <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  401d6c:	697b      	ldr	r3, [r7, #20]
  401d6e:	2b0e      	cmp	r3, #14
  401d70:	d810      	bhi.n	401d94 <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  401d72:	697b      	ldr	r3, [r7, #20]
  401d74:	330c      	adds	r3, #12
  401d76:	2201      	movs	r2, #1
  401d78:	fa02 f303 	lsl.w	r3, r2, r3
  401d7c:	461a      	mov	r2, r3
  401d7e:	68fb      	ldr	r3, [r7, #12]
  401d80:	4013      	ands	r3, r2
  401d82:	2b00      	cmp	r3, #0
  401d84:	d016      	beq.n	401db4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401d86:	693b      	ldr	r3, [r7, #16]
  401d88:	b2db      	uxtb	r3, r3
  401d8a:	6979      	ldr	r1, [r7, #20]
  401d8c:	4618      	mov	r0, r3
  401d8e:	4b11      	ldr	r3, [pc, #68]	; (401dd4 <afec_process_callback+0xb8>)
  401d90:	4798      	blx	r3
  401d92:	e00f      	b.n	401db4 <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  401d94:	697b      	ldr	r3, [r7, #20]
  401d96:	330f      	adds	r3, #15
  401d98:	2201      	movs	r2, #1
  401d9a:	fa02 f303 	lsl.w	r3, r2, r3
  401d9e:	461a      	mov	r2, r3
  401da0:	68fb      	ldr	r3, [r7, #12]
  401da2:	4013      	ands	r3, r2
  401da4:	2b00      	cmp	r3, #0
  401da6:	d005      	beq.n	401db4 <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  401da8:	693b      	ldr	r3, [r7, #16]
  401daa:	b2db      	uxtb	r3, r3
  401dac:	6979      	ldr	r1, [r7, #20]
  401dae:	4618      	mov	r0, r3
  401db0:	4b08      	ldr	r3, [pc, #32]	; (401dd4 <afec_process_callback+0xb8>)
  401db2:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  401db4:	697b      	ldr	r3, [r7, #20]
  401db6:	3301      	adds	r3, #1
  401db8:	617b      	str	r3, [r7, #20]
  401dba:	697b      	ldr	r3, [r7, #20]
  401dbc:	2b0f      	cmp	r3, #15
  401dbe:	d9c2      	bls.n	401d46 <afec_process_callback+0x2a>
			}
		}
	}
}
  401dc0:	bf00      	nop
  401dc2:	371c      	adds	r7, #28
  401dc4:	46bd      	mov	sp, r7
  401dc6:	bd90      	pop	{r4, r7, pc}
  401dc8:	00401789 	.word	0x00401789
  401dcc:	004017a1 	.word	0x004017a1
  401dd0:	004018a5 	.word	0x004018a5
  401dd4:	00401ce1 	.word	0x00401ce1

00401dd8 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401dd8:	b580      	push	{r7, lr}
  401dda:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  401ddc:	4802      	ldr	r0, [pc, #8]	; (401de8 <AFEC0_Handler+0x10>)
  401dde:	4b03      	ldr	r3, [pc, #12]	; (401dec <AFEC0_Handler+0x14>)
  401de0:	4798      	blx	r3
}
  401de2:	bf00      	nop
  401de4:	bd80      	pop	{r7, pc}
  401de6:	bf00      	nop
  401de8:	4003c000 	.word	0x4003c000
  401dec:	00401d1d 	.word	0x00401d1d

00401df0 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401df0:	b580      	push	{r7, lr}
  401df2:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  401df4:	4802      	ldr	r0, [pc, #8]	; (401e00 <AFEC1_Handler+0x10>)
  401df6:	4b03      	ldr	r3, [pc, #12]	; (401e04 <AFEC1_Handler+0x14>)
  401df8:	4798      	blx	r3
}
  401dfa:	bf00      	nop
  401dfc:	bd80      	pop	{r7, pc}
  401dfe:	bf00      	nop
  401e00:	40064000 	.word	0x40064000
  401e04:	00401d1d 	.word	0x00401d1d

00401e08 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401e08:	b580      	push	{r7, lr}
  401e0a:	b084      	sub	sp, #16
  401e0c:	af00      	add	r7, sp, #0
  401e0e:	6078      	str	r0, [r7, #4]
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
  401e10:	6878      	ldr	r0, [r7, #4]
  401e12:	4b06      	ldr	r3, [pc, #24]	; (401e2c <afec_enable+0x24>)
  401e14:	4798      	blx	r3
  401e16:	60f8      	str	r0, [r7, #12]
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  401e18:	68f8      	ldr	r0, [r7, #12]
  401e1a:	4b05      	ldr	r3, [pc, #20]	; (401e30 <afec_enable+0x28>)
  401e1c:	4798      	blx	r3
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
  401e1e:	2002      	movs	r0, #2
  401e20:	4b04      	ldr	r3, [pc, #16]	; (401e34 <afec_enable+0x2c>)
  401e22:	4798      	blx	r3
}
  401e24:	bf00      	nop
  401e26:	3710      	adds	r7, #16
  401e28:	46bd      	mov	sp, r7
  401e2a:	bd80      	pop	{r7, pc}
  401e2c:	004018dd 	.word	0x004018dd
  401e30:	00402259 	.word	0x00402259
  401e34:	004017b9 	.word	0x004017b9

00401e38 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401e38:	b480      	push	{r7}
  401e3a:	b083      	sub	sp, #12
  401e3c:	af00      	add	r7, sp, #0
  401e3e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401e40:	687b      	ldr	r3, [r7, #4]
  401e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401e44:	4618      	mov	r0, r3
  401e46:	370c      	adds	r7, #12
  401e48:	46bd      	mov	sp, r7
  401e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e4e:	4770      	bx	lr

00401e50 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401e50:	b480      	push	{r7}
  401e52:	b083      	sub	sp, #12
  401e54:	af00      	add	r7, sp, #0
  401e56:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401e58:	687b      	ldr	r3, [r7, #4]
  401e5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401e5c:	4618      	mov	r0, r3
  401e5e:	370c      	adds	r7, #12
  401e60:	46bd      	mov	sp, r7
  401e62:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e66:	4770      	bx	lr

00401e68 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401e68:	b580      	push	{r7, lr}
  401e6a:	b084      	sub	sp, #16
  401e6c:	af00      	add	r7, sp, #0
  401e6e:	6078      	str	r0, [r7, #4]
  401e70:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401e72:	6878      	ldr	r0, [r7, #4]
  401e74:	4b26      	ldr	r3, [pc, #152]	; (401f10 <pio_handler_process+0xa8>)
  401e76:	4798      	blx	r3
  401e78:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401e7a:	6878      	ldr	r0, [r7, #4]
  401e7c:	4b25      	ldr	r3, [pc, #148]	; (401f14 <pio_handler_process+0xac>)
  401e7e:	4798      	blx	r3
  401e80:	4602      	mov	r2, r0
  401e82:	68fb      	ldr	r3, [r7, #12]
  401e84:	4013      	ands	r3, r2
  401e86:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401e88:	68fb      	ldr	r3, [r7, #12]
  401e8a:	2b00      	cmp	r3, #0
  401e8c:	d03c      	beq.n	401f08 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  401e8e:	2300      	movs	r3, #0
  401e90:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401e92:	e034      	b.n	401efe <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401e94:	4a20      	ldr	r2, [pc, #128]	; (401f18 <pio_handler_process+0xb0>)
  401e96:	68bb      	ldr	r3, [r7, #8]
  401e98:	011b      	lsls	r3, r3, #4
  401e9a:	4413      	add	r3, r2
  401e9c:	681a      	ldr	r2, [r3, #0]
  401e9e:	683b      	ldr	r3, [r7, #0]
  401ea0:	429a      	cmp	r2, r3
  401ea2:	d126      	bne.n	401ef2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ea4:	4a1c      	ldr	r2, [pc, #112]	; (401f18 <pio_handler_process+0xb0>)
  401ea6:	68bb      	ldr	r3, [r7, #8]
  401ea8:	011b      	lsls	r3, r3, #4
  401eaa:	4413      	add	r3, r2
  401eac:	3304      	adds	r3, #4
  401eae:	681a      	ldr	r2, [r3, #0]
  401eb0:	68fb      	ldr	r3, [r7, #12]
  401eb2:	4013      	ands	r3, r2
  401eb4:	2b00      	cmp	r3, #0
  401eb6:	d01c      	beq.n	401ef2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401eb8:	4a17      	ldr	r2, [pc, #92]	; (401f18 <pio_handler_process+0xb0>)
  401eba:	68bb      	ldr	r3, [r7, #8]
  401ebc:	011b      	lsls	r3, r3, #4
  401ebe:	4413      	add	r3, r2
  401ec0:	330c      	adds	r3, #12
  401ec2:	681b      	ldr	r3, [r3, #0]
  401ec4:	4914      	ldr	r1, [pc, #80]	; (401f18 <pio_handler_process+0xb0>)
  401ec6:	68ba      	ldr	r2, [r7, #8]
  401ec8:	0112      	lsls	r2, r2, #4
  401eca:	440a      	add	r2, r1
  401ecc:	6810      	ldr	r0, [r2, #0]
  401ece:	4912      	ldr	r1, [pc, #72]	; (401f18 <pio_handler_process+0xb0>)
  401ed0:	68ba      	ldr	r2, [r7, #8]
  401ed2:	0112      	lsls	r2, r2, #4
  401ed4:	440a      	add	r2, r1
  401ed6:	3204      	adds	r2, #4
  401ed8:	6812      	ldr	r2, [r2, #0]
  401eda:	4611      	mov	r1, r2
  401edc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401ede:	4a0e      	ldr	r2, [pc, #56]	; (401f18 <pio_handler_process+0xb0>)
  401ee0:	68bb      	ldr	r3, [r7, #8]
  401ee2:	011b      	lsls	r3, r3, #4
  401ee4:	4413      	add	r3, r2
  401ee6:	3304      	adds	r3, #4
  401ee8:	681b      	ldr	r3, [r3, #0]
  401eea:	43db      	mvns	r3, r3
  401eec:	68fa      	ldr	r2, [r7, #12]
  401eee:	4013      	ands	r3, r2
  401ef0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401ef2:	68bb      	ldr	r3, [r7, #8]
  401ef4:	3301      	adds	r3, #1
  401ef6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401ef8:	68bb      	ldr	r3, [r7, #8]
  401efa:	2b06      	cmp	r3, #6
  401efc:	d803      	bhi.n	401f06 <pio_handler_process+0x9e>
		while (status != 0) {
  401efe:	68fb      	ldr	r3, [r7, #12]
  401f00:	2b00      	cmp	r3, #0
  401f02:	d1c7      	bne.n	401e94 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  401f04:	e000      	b.n	401f08 <pio_handler_process+0xa0>
				break;
  401f06:	bf00      	nop
}
  401f08:	bf00      	nop
  401f0a:	3710      	adds	r7, #16
  401f0c:	46bd      	mov	sp, r7
  401f0e:	bd80      	pop	{r7, pc}
  401f10:	00401e39 	.word	0x00401e39
  401f14:	00401e51 	.word	0x00401e51
  401f18:	204009e0 	.word	0x204009e0

00401f1c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401f1c:	b580      	push	{r7, lr}
  401f1e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401f20:	210a      	movs	r1, #10
  401f22:	4802      	ldr	r0, [pc, #8]	; (401f2c <PIOA_Handler+0x10>)
  401f24:	4b02      	ldr	r3, [pc, #8]	; (401f30 <PIOA_Handler+0x14>)
  401f26:	4798      	blx	r3
}
  401f28:	bf00      	nop
  401f2a:	bd80      	pop	{r7, pc}
  401f2c:	400e0e00 	.word	0x400e0e00
  401f30:	00401e69 	.word	0x00401e69

00401f34 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401f34:	b580      	push	{r7, lr}
  401f36:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401f38:	210b      	movs	r1, #11
  401f3a:	4802      	ldr	r0, [pc, #8]	; (401f44 <PIOB_Handler+0x10>)
  401f3c:	4b02      	ldr	r3, [pc, #8]	; (401f48 <PIOB_Handler+0x14>)
  401f3e:	4798      	blx	r3
}
  401f40:	bf00      	nop
  401f42:	bd80      	pop	{r7, pc}
  401f44:	400e1000 	.word	0x400e1000
  401f48:	00401e69 	.word	0x00401e69

00401f4c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401f4c:	b580      	push	{r7, lr}
  401f4e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401f50:	210c      	movs	r1, #12
  401f52:	4802      	ldr	r0, [pc, #8]	; (401f5c <PIOC_Handler+0x10>)
  401f54:	4b02      	ldr	r3, [pc, #8]	; (401f60 <PIOC_Handler+0x14>)
  401f56:	4798      	blx	r3
}
  401f58:	bf00      	nop
  401f5a:	bd80      	pop	{r7, pc}
  401f5c:	400e1200 	.word	0x400e1200
  401f60:	00401e69 	.word	0x00401e69

00401f64 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401f64:	b580      	push	{r7, lr}
  401f66:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401f68:	2110      	movs	r1, #16
  401f6a:	4802      	ldr	r0, [pc, #8]	; (401f74 <PIOD_Handler+0x10>)
  401f6c:	4b02      	ldr	r3, [pc, #8]	; (401f78 <PIOD_Handler+0x14>)
  401f6e:	4798      	blx	r3
}
  401f70:	bf00      	nop
  401f72:	bd80      	pop	{r7, pc}
  401f74:	400e1400 	.word	0x400e1400
  401f78:	00401e69 	.word	0x00401e69

00401f7c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401f7c:	b580      	push	{r7, lr}
  401f7e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401f80:	2111      	movs	r1, #17
  401f82:	4802      	ldr	r0, [pc, #8]	; (401f8c <PIOE_Handler+0x10>)
  401f84:	4b02      	ldr	r3, [pc, #8]	; (401f90 <PIOE_Handler+0x14>)
  401f86:	4798      	blx	r3
}
  401f88:	bf00      	nop
  401f8a:	bd80      	pop	{r7, pc}
  401f8c:	400e1600 	.word	0x400e1600
  401f90:	00401e69 	.word	0x00401e69

00401f94 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401f94:	b480      	push	{r7}
  401f96:	b083      	sub	sp, #12
  401f98:	af00      	add	r7, sp, #0
  401f9a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  401f9c:	687b      	ldr	r3, [r7, #4]
  401f9e:	3b01      	subs	r3, #1
  401fa0:	2b03      	cmp	r3, #3
  401fa2:	d81a      	bhi.n	401fda <pmc_mck_set_division+0x46>
  401fa4:	a201      	add	r2, pc, #4	; (adr r2, 401fac <pmc_mck_set_division+0x18>)
  401fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401faa:	bf00      	nop
  401fac:	00401fbd 	.word	0x00401fbd
  401fb0:	00401fc3 	.word	0x00401fc3
  401fb4:	00401fcb 	.word	0x00401fcb
  401fb8:	00401fd3 	.word	0x00401fd3
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401fbc:	2300      	movs	r3, #0
  401fbe:	607b      	str	r3, [r7, #4]
			break;
  401fc0:	e00e      	b.n	401fe0 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401fc2:	f44f 7380 	mov.w	r3, #256	; 0x100
  401fc6:	607b      	str	r3, [r7, #4]
			break;
  401fc8:	e00a      	b.n	401fe0 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401fca:	f44f 7340 	mov.w	r3, #768	; 0x300
  401fce:	607b      	str	r3, [r7, #4]
			break;
  401fd0:	e006      	b.n	401fe0 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401fd2:	f44f 7300 	mov.w	r3, #512	; 0x200
  401fd6:	607b      	str	r3, [r7, #4]
			break;
  401fd8:	e002      	b.n	401fe0 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401fda:	2300      	movs	r3, #0
  401fdc:	607b      	str	r3, [r7, #4]
			break;
  401fde:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401fe0:	490a      	ldr	r1, [pc, #40]	; (40200c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401fe2:	4b0a      	ldr	r3, [pc, #40]	; (40200c <pmc_mck_set_division+0x78>)
  401fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fe6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  401fea:	687b      	ldr	r3, [r7, #4]
  401fec:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  401fee:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401ff0:	bf00      	nop
  401ff2:	4b06      	ldr	r3, [pc, #24]	; (40200c <pmc_mck_set_division+0x78>)
  401ff4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ff6:	f003 0308 	and.w	r3, r3, #8
  401ffa:	2b00      	cmp	r3, #0
  401ffc:	d0f9      	beq.n	401ff2 <pmc_mck_set_division+0x5e>
}
  401ffe:	bf00      	nop
  402000:	370c      	adds	r7, #12
  402002:	46bd      	mov	sp, r7
  402004:	f85d 7b04 	ldr.w	r7, [sp], #4
  402008:	4770      	bx	lr
  40200a:	bf00      	nop
  40200c:	400e0600 	.word	0x400e0600

00402010 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402010:	b480      	push	{r7}
  402012:	b085      	sub	sp, #20
  402014:	af00      	add	r7, sp, #0
  402016:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402018:	491d      	ldr	r1, [pc, #116]	; (402090 <pmc_switch_mck_to_pllack+0x80>)
  40201a:	4b1d      	ldr	r3, [pc, #116]	; (402090 <pmc_switch_mck_to_pllack+0x80>)
  40201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40201e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402022:	687b      	ldr	r3, [r7, #4]
  402024:	4313      	orrs	r3, r2
  402026:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402028:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40202c:	60fb      	str	r3, [r7, #12]
  40202e:	e007      	b.n	402040 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402030:	68fb      	ldr	r3, [r7, #12]
  402032:	2b00      	cmp	r3, #0
  402034:	d101      	bne.n	40203a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  402036:	2301      	movs	r3, #1
  402038:	e023      	b.n	402082 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40203a:	68fb      	ldr	r3, [r7, #12]
  40203c:	3b01      	subs	r3, #1
  40203e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402040:	4b13      	ldr	r3, [pc, #76]	; (402090 <pmc_switch_mck_to_pllack+0x80>)
  402042:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402044:	f003 0308 	and.w	r3, r3, #8
  402048:	2b00      	cmp	r3, #0
  40204a:	d0f1      	beq.n	402030 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40204c:	4a10      	ldr	r2, [pc, #64]	; (402090 <pmc_switch_mck_to_pllack+0x80>)
  40204e:	4b10      	ldr	r3, [pc, #64]	; (402090 <pmc_switch_mck_to_pllack+0x80>)
  402050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402052:	f023 0303 	bic.w	r3, r3, #3
  402056:	f043 0302 	orr.w	r3, r3, #2
  40205a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40205c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402060:	60fb      	str	r3, [r7, #12]
  402062:	e007      	b.n	402074 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402064:	68fb      	ldr	r3, [r7, #12]
  402066:	2b00      	cmp	r3, #0
  402068:	d101      	bne.n	40206e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40206a:	2301      	movs	r3, #1
  40206c:	e009      	b.n	402082 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40206e:	68fb      	ldr	r3, [r7, #12]
  402070:	3b01      	subs	r3, #1
  402072:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402074:	4b06      	ldr	r3, [pc, #24]	; (402090 <pmc_switch_mck_to_pllack+0x80>)
  402076:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402078:	f003 0308 	and.w	r3, r3, #8
  40207c:	2b00      	cmp	r3, #0
  40207e:	d0f1      	beq.n	402064 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402080:	2300      	movs	r3, #0
}
  402082:	4618      	mov	r0, r3
  402084:	3714      	adds	r7, #20
  402086:	46bd      	mov	sp, r7
  402088:	f85d 7b04 	ldr.w	r7, [sp], #4
  40208c:	4770      	bx	lr
  40208e:	bf00      	nop
  402090:	400e0600 	.word	0x400e0600

00402094 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402094:	b480      	push	{r7}
  402096:	b083      	sub	sp, #12
  402098:	af00      	add	r7, sp, #0
  40209a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40209c:	687b      	ldr	r3, [r7, #4]
  40209e:	2b01      	cmp	r3, #1
  4020a0:	d105      	bne.n	4020ae <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4020a2:	4907      	ldr	r1, [pc, #28]	; (4020c0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4020a4:	4b06      	ldr	r3, [pc, #24]	; (4020c0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4020a6:	689a      	ldr	r2, [r3, #8]
  4020a8:	4b06      	ldr	r3, [pc, #24]	; (4020c4 <pmc_switch_sclk_to_32kxtal+0x30>)
  4020aa:	4313      	orrs	r3, r2
  4020ac:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4020ae:	4b04      	ldr	r3, [pc, #16]	; (4020c0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4020b0:	4a05      	ldr	r2, [pc, #20]	; (4020c8 <pmc_switch_sclk_to_32kxtal+0x34>)
  4020b2:	601a      	str	r2, [r3, #0]
}
  4020b4:	bf00      	nop
  4020b6:	370c      	adds	r7, #12
  4020b8:	46bd      	mov	sp, r7
  4020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020be:	4770      	bx	lr
  4020c0:	400e1810 	.word	0x400e1810
  4020c4:	a5100000 	.word	0xa5100000
  4020c8:	a5000008 	.word	0xa5000008

004020cc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4020cc:	b480      	push	{r7}
  4020ce:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4020d0:	4b09      	ldr	r3, [pc, #36]	; (4020f8 <pmc_osc_is_ready_32kxtal+0x2c>)
  4020d2:	695b      	ldr	r3, [r3, #20]
  4020d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4020d8:	2b00      	cmp	r3, #0
  4020da:	d007      	beq.n	4020ec <pmc_osc_is_ready_32kxtal+0x20>
  4020dc:	4b07      	ldr	r3, [pc, #28]	; (4020fc <pmc_osc_is_ready_32kxtal+0x30>)
  4020de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4020e4:	2b00      	cmp	r3, #0
  4020e6:	d001      	beq.n	4020ec <pmc_osc_is_ready_32kxtal+0x20>
  4020e8:	2301      	movs	r3, #1
  4020ea:	e000      	b.n	4020ee <pmc_osc_is_ready_32kxtal+0x22>
  4020ec:	2300      	movs	r3, #0
}
  4020ee:	4618      	mov	r0, r3
  4020f0:	46bd      	mov	sp, r7
  4020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020f6:	4770      	bx	lr
  4020f8:	400e1810 	.word	0x400e1810
  4020fc:	400e0600 	.word	0x400e0600

00402100 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402100:	b480      	push	{r7}
  402102:	b083      	sub	sp, #12
  402104:	af00      	add	r7, sp, #0
  402106:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402108:	4915      	ldr	r1, [pc, #84]	; (402160 <pmc_switch_mainck_to_fastrc+0x60>)
  40210a:	4b15      	ldr	r3, [pc, #84]	; (402160 <pmc_switch_mainck_to_fastrc+0x60>)
  40210c:	6a1a      	ldr	r2, [r3, #32]
  40210e:	4b15      	ldr	r3, [pc, #84]	; (402164 <pmc_switch_mainck_to_fastrc+0x64>)
  402110:	4313      	orrs	r3, r2
  402112:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402114:	bf00      	nop
  402116:	4b12      	ldr	r3, [pc, #72]	; (402160 <pmc_switch_mainck_to_fastrc+0x60>)
  402118:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40211a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40211e:	2b00      	cmp	r3, #0
  402120:	d0f9      	beq.n	402116 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402122:	490f      	ldr	r1, [pc, #60]	; (402160 <pmc_switch_mainck_to_fastrc+0x60>)
  402124:	4b0e      	ldr	r3, [pc, #56]	; (402160 <pmc_switch_mainck_to_fastrc+0x60>)
  402126:	6a1a      	ldr	r2, [r3, #32]
  402128:	4b0f      	ldr	r3, [pc, #60]	; (402168 <pmc_switch_mainck_to_fastrc+0x68>)
  40212a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40212c:	687a      	ldr	r2, [r7, #4]
  40212e:	4313      	orrs	r3, r2
  402130:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402134:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402136:	bf00      	nop
  402138:	4b09      	ldr	r3, [pc, #36]	; (402160 <pmc_switch_mainck_to_fastrc+0x60>)
  40213a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40213c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402140:	2b00      	cmp	r3, #0
  402142:	d0f9      	beq.n	402138 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402144:	4906      	ldr	r1, [pc, #24]	; (402160 <pmc_switch_mainck_to_fastrc+0x60>)
  402146:	4b06      	ldr	r3, [pc, #24]	; (402160 <pmc_switch_mainck_to_fastrc+0x60>)
  402148:	6a1a      	ldr	r2, [r3, #32]
  40214a:	4b08      	ldr	r3, [pc, #32]	; (40216c <pmc_switch_mainck_to_fastrc+0x6c>)
  40214c:	4013      	ands	r3, r2
  40214e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402152:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402154:	bf00      	nop
  402156:	370c      	adds	r7, #12
  402158:	46bd      	mov	sp, r7
  40215a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40215e:	4770      	bx	lr
  402160:	400e0600 	.word	0x400e0600
  402164:	00370008 	.word	0x00370008
  402168:	ffc8ff8f 	.word	0xffc8ff8f
  40216c:	fec8ffff 	.word	0xfec8ffff

00402170 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402170:	b480      	push	{r7}
  402172:	b083      	sub	sp, #12
  402174:	af00      	add	r7, sp, #0
  402176:	6078      	str	r0, [r7, #4]
  402178:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40217a:	687b      	ldr	r3, [r7, #4]
  40217c:	2b00      	cmp	r3, #0
  40217e:	d008      	beq.n	402192 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402180:	4913      	ldr	r1, [pc, #76]	; (4021d0 <pmc_switch_mainck_to_xtal+0x60>)
  402182:	4b13      	ldr	r3, [pc, #76]	; (4021d0 <pmc_switch_mainck_to_xtal+0x60>)
  402184:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402186:	4a13      	ldr	r2, [pc, #76]	; (4021d4 <pmc_switch_mainck_to_xtal+0x64>)
  402188:	401a      	ands	r2, r3
  40218a:	4b13      	ldr	r3, [pc, #76]	; (4021d8 <pmc_switch_mainck_to_xtal+0x68>)
  40218c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40218e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402190:	e018      	b.n	4021c4 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402192:	490f      	ldr	r1, [pc, #60]	; (4021d0 <pmc_switch_mainck_to_xtal+0x60>)
  402194:	4b0e      	ldr	r3, [pc, #56]	; (4021d0 <pmc_switch_mainck_to_xtal+0x60>)
  402196:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402198:	4b10      	ldr	r3, [pc, #64]	; (4021dc <pmc_switch_mainck_to_xtal+0x6c>)
  40219a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40219c:	683a      	ldr	r2, [r7, #0]
  40219e:	0212      	lsls	r2, r2, #8
  4021a0:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4021a2:	431a      	orrs	r2, r3
  4021a4:	4b0e      	ldr	r3, [pc, #56]	; (4021e0 <pmc_switch_mainck_to_xtal+0x70>)
  4021a6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4021a8:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4021aa:	bf00      	nop
  4021ac:	4b08      	ldr	r3, [pc, #32]	; (4021d0 <pmc_switch_mainck_to_xtal+0x60>)
  4021ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021b0:	f003 0301 	and.w	r3, r3, #1
  4021b4:	2b00      	cmp	r3, #0
  4021b6:	d0f9      	beq.n	4021ac <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4021b8:	4905      	ldr	r1, [pc, #20]	; (4021d0 <pmc_switch_mainck_to_xtal+0x60>)
  4021ba:	4b05      	ldr	r3, [pc, #20]	; (4021d0 <pmc_switch_mainck_to_xtal+0x60>)
  4021bc:	6a1a      	ldr	r2, [r3, #32]
  4021be:	4b09      	ldr	r3, [pc, #36]	; (4021e4 <pmc_switch_mainck_to_xtal+0x74>)
  4021c0:	4313      	orrs	r3, r2
  4021c2:	620b      	str	r3, [r1, #32]
}
  4021c4:	bf00      	nop
  4021c6:	370c      	adds	r7, #12
  4021c8:	46bd      	mov	sp, r7
  4021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021ce:	4770      	bx	lr
  4021d0:	400e0600 	.word	0x400e0600
  4021d4:	fec8fffc 	.word	0xfec8fffc
  4021d8:	01370002 	.word	0x01370002
  4021dc:	ffc8fffc 	.word	0xffc8fffc
  4021e0:	00370001 	.word	0x00370001
  4021e4:	01370000 	.word	0x01370000

004021e8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4021e8:	b480      	push	{r7}
  4021ea:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4021ec:	4b04      	ldr	r3, [pc, #16]	; (402200 <pmc_osc_is_ready_mainck+0x18>)
  4021ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4021f4:	4618      	mov	r0, r3
  4021f6:	46bd      	mov	sp, r7
  4021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021fc:	4770      	bx	lr
  4021fe:	bf00      	nop
  402200:	400e0600 	.word	0x400e0600

00402204 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402204:	b480      	push	{r7}
  402206:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402208:	4b04      	ldr	r3, [pc, #16]	; (40221c <pmc_disable_pllack+0x18>)
  40220a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40220e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402210:	bf00      	nop
  402212:	46bd      	mov	sp, r7
  402214:	f85d 7b04 	ldr.w	r7, [sp], #4
  402218:	4770      	bx	lr
  40221a:	bf00      	nop
  40221c:	400e0600 	.word	0x400e0600

00402220 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402220:	b480      	push	{r7}
  402222:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402224:	4b04      	ldr	r3, [pc, #16]	; (402238 <pmc_is_locked_pllack+0x18>)
  402226:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402228:	f003 0302 	and.w	r3, r3, #2
}
  40222c:	4618      	mov	r0, r3
  40222e:	46bd      	mov	sp, r7
  402230:	f85d 7b04 	ldr.w	r7, [sp], #4
  402234:	4770      	bx	lr
  402236:	bf00      	nop
  402238:	400e0600 	.word	0x400e0600

0040223c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  40223c:	b480      	push	{r7}
  40223e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402240:	4b04      	ldr	r3, [pc, #16]	; (402254 <pmc_is_locked_upll+0x18>)
  402242:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402244:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  402248:	4618      	mov	r0, r3
  40224a:	46bd      	mov	sp, r7
  40224c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402250:	4770      	bx	lr
  402252:	bf00      	nop
  402254:	400e0600 	.word	0x400e0600

00402258 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402258:	b480      	push	{r7}
  40225a:	b083      	sub	sp, #12
  40225c:	af00      	add	r7, sp, #0
  40225e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402260:	687b      	ldr	r3, [r7, #4]
  402262:	2b3f      	cmp	r3, #63	; 0x3f
  402264:	d901      	bls.n	40226a <pmc_enable_periph_clk+0x12>
		return 1;
  402266:	2301      	movs	r3, #1
  402268:	e02f      	b.n	4022ca <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40226a:	687b      	ldr	r3, [r7, #4]
  40226c:	2b1f      	cmp	r3, #31
  40226e:	d813      	bhi.n	402298 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402270:	4b19      	ldr	r3, [pc, #100]	; (4022d8 <pmc_enable_periph_clk+0x80>)
  402272:	699a      	ldr	r2, [r3, #24]
  402274:	2101      	movs	r1, #1
  402276:	687b      	ldr	r3, [r7, #4]
  402278:	fa01 f303 	lsl.w	r3, r1, r3
  40227c:	401a      	ands	r2, r3
  40227e:	2101      	movs	r1, #1
  402280:	687b      	ldr	r3, [r7, #4]
  402282:	fa01 f303 	lsl.w	r3, r1, r3
  402286:	429a      	cmp	r2, r3
  402288:	d01e      	beq.n	4022c8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40228a:	4a13      	ldr	r2, [pc, #76]	; (4022d8 <pmc_enable_periph_clk+0x80>)
  40228c:	2101      	movs	r1, #1
  40228e:	687b      	ldr	r3, [r7, #4]
  402290:	fa01 f303 	lsl.w	r3, r1, r3
  402294:	6113      	str	r3, [r2, #16]
  402296:	e017      	b.n	4022c8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402298:	687b      	ldr	r3, [r7, #4]
  40229a:	3b20      	subs	r3, #32
  40229c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40229e:	4b0e      	ldr	r3, [pc, #56]	; (4022d8 <pmc_enable_periph_clk+0x80>)
  4022a0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4022a4:	2101      	movs	r1, #1
  4022a6:	687b      	ldr	r3, [r7, #4]
  4022a8:	fa01 f303 	lsl.w	r3, r1, r3
  4022ac:	401a      	ands	r2, r3
  4022ae:	2101      	movs	r1, #1
  4022b0:	687b      	ldr	r3, [r7, #4]
  4022b2:	fa01 f303 	lsl.w	r3, r1, r3
  4022b6:	429a      	cmp	r2, r3
  4022b8:	d006      	beq.n	4022c8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4022ba:	4a07      	ldr	r2, [pc, #28]	; (4022d8 <pmc_enable_periph_clk+0x80>)
  4022bc:	2101      	movs	r1, #1
  4022be:	687b      	ldr	r3, [r7, #4]
  4022c0:	fa01 f303 	lsl.w	r3, r1, r3
  4022c4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4022c8:	2300      	movs	r3, #0
}
  4022ca:	4618      	mov	r0, r3
  4022cc:	370c      	adds	r7, #12
  4022ce:	46bd      	mov	sp, r7
  4022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022d4:	4770      	bx	lr
  4022d6:	bf00      	nop
  4022d8:	400e0600 	.word	0x400e0600

004022dc <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  4022dc:	b480      	push	{r7}
  4022de:	b083      	sub	sp, #12
  4022e0:	af00      	add	r7, sp, #0
  4022e2:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  4022e4:	4a04      	ldr	r2, [pc, #16]	; (4022f8 <pmc_set_flash_in_wait_mode+0x1c>)
  4022e6:	687b      	ldr	r3, [r7, #4]
  4022e8:	6013      	str	r3, [r2, #0]
}
  4022ea:	bf00      	nop
  4022ec:	370c      	adds	r7, #12
  4022ee:	46bd      	mov	sp, r7
  4022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022f4:	4770      	bx	lr
  4022f6:	bf00      	nop
  4022f8:	20400004 	.word	0x20400004

004022fc <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  4022fc:	b480      	push	{r7}
  4022fe:	b083      	sub	sp, #12
  402300:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  402302:	4b20      	ldr	r3, [pc, #128]	; (402384 <pmc_enable_waitmode+0x88>)
  402304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402306:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402308:	687b      	ldr	r3, [r7, #4]
  40230a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  40230e:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402310:	687b      	ldr	r3, [r7, #4]
  402312:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402316:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  402318:	4a1a      	ldr	r2, [pc, #104]	; (402384 <pmc_enable_waitmode+0x88>)
  40231a:	687b      	ldr	r3, [r7, #4]
  40231c:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40231e:	4919      	ldr	r1, [pc, #100]	; (402384 <pmc_enable_waitmode+0x88>)
  402320:	4b18      	ldr	r3, [pc, #96]	; (402384 <pmc_enable_waitmode+0x88>)
  402322:	6a1a      	ldr	r2, [r3, #32]
  402324:	4b18      	ldr	r3, [pc, #96]	; (402388 <pmc_enable_waitmode+0x8c>)
  402326:	4313      	orrs	r3, r2
  402328:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40232a:	bf00      	nop
  40232c:	4b15      	ldr	r3, [pc, #84]	; (402384 <pmc_enable_waitmode+0x88>)
  40232e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402330:	f003 0308 	and.w	r3, r3, #8
  402334:	2b00      	cmp	r3, #0
  402336:	d0f9      	beq.n	40232c <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  402338:	2300      	movs	r3, #0
  40233a:	607b      	str	r3, [r7, #4]
  40233c:	e003      	b.n	402346 <pmc_enable_waitmode+0x4a>
  __ASM volatile ("nop");
  40233e:	bf00      	nop
  402340:	687b      	ldr	r3, [r7, #4]
  402342:	3301      	adds	r3, #1
  402344:	607b      	str	r3, [r7, #4]
  402346:	687b      	ldr	r3, [r7, #4]
  402348:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  40234c:	d3f7      	bcc.n	40233e <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  40234e:	bf00      	nop
  402350:	4b0c      	ldr	r3, [pc, #48]	; (402384 <pmc_enable_waitmode+0x88>)
  402352:	6a1b      	ldr	r3, [r3, #32]
  402354:	f003 0308 	and.w	r3, r3, #8
  402358:	2b00      	cmp	r3, #0
  40235a:	d0f9      	beq.n	402350 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40235c:	4b09      	ldr	r3, [pc, #36]	; (402384 <pmc_enable_waitmode+0x88>)
  40235e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402360:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402362:	687b      	ldr	r3, [r7, #4]
  402364:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402368:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40236a:	687b      	ldr	r3, [r7, #4]
  40236c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402370:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  402372:	4a04      	ldr	r2, [pc, #16]	; (402384 <pmc_enable_waitmode+0x88>)
  402374:	687b      	ldr	r3, [r7, #4]
  402376:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  402378:	bf00      	nop
  40237a:	370c      	adds	r7, #12
  40237c:	46bd      	mov	sp, r7
  40237e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402382:	4770      	bx	lr
  402384:	400e0600 	.word	0x400e0600
  402388:	00370004 	.word	0x00370004

0040238c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  40238c:	b590      	push	{r4, r7, lr}
  40238e:	b099      	sub	sp, #100	; 0x64
  402390:	af00      	add	r7, sp, #0
  402392:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  402394:	687b      	ldr	r3, [r7, #4]
  402396:	3b01      	subs	r3, #1
  402398:	2b04      	cmp	r3, #4
  40239a:	f200 81a5 	bhi.w	4026e8 <pmc_sleep+0x35c>
  40239e:	a201      	add	r2, pc, #4	; (adr r2, 4023a4 <pmc_sleep+0x18>)
  4023a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4023a4:	004023b9 	.word	0x004023b9
  4023a8:	004023b9 	.word	0x004023b9
  4023ac:	004023d9 	.word	0x004023d9
  4023b0:	004023d9 	.word	0x004023d9
  4023b4:	004026c7 	.word	0x004026c7
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4023b8:	4a72      	ldr	r2, [pc, #456]	; (402584 <pmc_sleep+0x1f8>)
  4023ba:	4b72      	ldr	r3, [pc, #456]	; (402584 <pmc_sleep+0x1f8>)
  4023bc:	691b      	ldr	r3, [r3, #16]
  4023be:	f023 0304 	bic.w	r3, r3, #4
  4023c2:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4023c4:	4b70      	ldr	r3, [pc, #448]	; (402588 <pmc_sleep+0x1fc>)
  4023c6:	2201      	movs	r2, #1
  4023c8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4023ca:	f3bf 8f5f 	dmb	sy
  4023ce:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4023d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4023d4:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  4023d6:	e187      	b.n	4026e8 <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4023d8:	687b      	ldr	r3, [r7, #4]
  4023da:	2b03      	cmp	r3, #3
  4023dc:	d103      	bne.n	4023e6 <pmc_sleep+0x5a>
  4023de:	2000      	movs	r0, #0
  4023e0:	4b6a      	ldr	r3, [pc, #424]	; (40258c <pmc_sleep+0x200>)
  4023e2:	4798      	blx	r3
  4023e4:	e003      	b.n	4023ee <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4023e6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  4023ea:	4b68      	ldr	r3, [pc, #416]	; (40258c <pmc_sleep+0x200>)
  4023ec:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4023ee:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4023f0:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4023f4:	4b64      	ldr	r3, [pc, #400]	; (402588 <pmc_sleep+0x1fc>)
  4023f6:	2200      	movs	r2, #0
  4023f8:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4023fa:	4b65      	ldr	r3, [pc, #404]	; (402590 <pmc_sleep+0x204>)
  4023fc:	2201      	movs	r2, #1
  4023fe:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  402400:	687b      	ldr	r3, [r7, #4]
  402402:	2b04      	cmp	r3, #4
  402404:	bf0c      	ite	eq
  402406:	2301      	moveq	r3, #1
  402408:	2300      	movne	r3, #0
  40240a:	b2da      	uxtb	r2, r3
  40240c:	f107 031c 	add.w	r3, r7, #28
  402410:	643b      	str	r3, [r7, #64]	; 0x40
  402412:	f107 0318 	add.w	r3, r7, #24
  402416:	63fb      	str	r3, [r7, #60]	; 0x3c
  402418:	f107 0314 	add.w	r3, r7, #20
  40241c:	63bb      	str	r3, [r7, #56]	; 0x38
  40241e:	f107 0310 	add.w	r3, r7, #16
  402422:	637b      	str	r3, [r7, #52]	; 0x34
  402424:	f107 030c 	add.w	r3, r7, #12
  402428:	633b      	str	r3, [r7, #48]	; 0x30
  40242a:	4613      	mov	r3, r2
  40242c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  402430:	4b58      	ldr	r3, [pc, #352]	; (402594 <pmc_sleep+0x208>)
  402432:	6a1b      	ldr	r3, [r3, #32]
  402434:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  402436:	4b57      	ldr	r3, [pc, #348]	; (402594 <pmc_sleep+0x208>)
  402438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40243a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  40243c:	4b56      	ldr	r3, [pc, #344]	; (402598 <pmc_sleep+0x20c>)
  40243e:	681b      	ldr	r3, [r3, #0]
  402440:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  402442:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402444:	2b00      	cmp	r3, #0
  402446:	d002      	beq.n	40244e <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  402448:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40244a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40244c:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  40244e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402450:	2b00      	cmp	r3, #0
  402452:	d003      	beq.n	40245c <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  402454:	4b4f      	ldr	r3, [pc, #316]	; (402594 <pmc_sleep+0x208>)
  402456:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402458:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40245a:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  40245c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40245e:	2b00      	cmp	r3, #0
  402460:	d002      	beq.n	402468 <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  402462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402464:	2200      	movs	r2, #0
  402466:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  402468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40246a:	2b00      	cmp	r3, #0
  40246c:	d002      	beq.n	402474 <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  40246e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  402472:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  402474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402476:	2b00      	cmp	r3, #0
  402478:	d002      	beq.n	402480 <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  40247a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40247c:	6a3a      	ldr	r2, [r7, #32]
  40247e:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  402480:	4944      	ldr	r1, [pc, #272]	; (402594 <pmc_sleep+0x208>)
  402482:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402484:	4b45      	ldr	r3, [pc, #276]	; (40259c <pmc_sleep+0x210>)
  402486:	4313      	orrs	r3, r2
  402488:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  40248a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40248c:	f003 0303 	and.w	r3, r3, #3
  402490:	2b01      	cmp	r3, #1
  402492:	d90e      	bls.n	4024b2 <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  402494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402496:	f023 0303 	bic.w	r3, r3, #3
  40249a:	f043 0301 	orr.w	r3, r3, #1
  40249e:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4024a0:	4a3c      	ldr	r2, [pc, #240]	; (402594 <pmc_sleep+0x208>)
  4024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4024a4:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4024a6:	4b3b      	ldr	r3, [pc, #236]	; (402594 <pmc_sleep+0x208>)
  4024a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024aa:	f003 0308 	and.w	r3, r3, #8
  4024ae:	2b00      	cmp	r3, #0
  4024b0:	d0f9      	beq.n	4024a6 <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4024b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4024b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4024b8:	2b00      	cmp	r3, #0
  4024ba:	d00c      	beq.n	4024d6 <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4024bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4024be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4024c2:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4024c4:	4a33      	ldr	r2, [pc, #204]	; (402594 <pmc_sleep+0x208>)
  4024c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4024c8:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4024ca:	4b32      	ldr	r3, [pc, #200]	; (402594 <pmc_sleep+0x208>)
  4024cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024ce:	f003 0308 	and.w	r3, r3, #8
  4024d2:	2b00      	cmp	r3, #0
  4024d4:	d0f9      	beq.n	4024ca <pmc_sleep+0x13e>
	pmc_disable_pllack();
  4024d6:	4b32      	ldr	r3, [pc, #200]	; (4025a0 <pmc_sleep+0x214>)
  4024d8:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4024da:	4b2e      	ldr	r3, [pc, #184]	; (402594 <pmc_sleep+0x208>)
  4024dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4024e2:	2b00      	cmp	r3, #0
  4024e4:	d0f9      	beq.n	4024da <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4024e6:	492b      	ldr	r1, [pc, #172]	; (402594 <pmc_sleep+0x208>)
  4024e8:	4b2a      	ldr	r3, [pc, #168]	; (402594 <pmc_sleep+0x208>)
  4024ea:	6a1a      	ldr	r2, [r3, #32]
  4024ec:	4b2d      	ldr	r3, [pc, #180]	; (4025a4 <pmc_sleep+0x218>)
  4024ee:	4013      	ands	r3, r2
  4024f0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4024f4:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4024f6:	4b27      	ldr	r3, [pc, #156]	; (402594 <pmc_sleep+0x208>)
  4024f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  4024fe:	2b00      	cmp	r3, #0
  402500:	d0f9      	beq.n	4024f6 <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  402502:	4a25      	ldr	r2, [pc, #148]	; (402598 <pmc_sleep+0x20c>)
  402504:	6a3b      	ldr	r3, [r7, #32]
  402506:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  40250a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  40250c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402510:	2b00      	cmp	r3, #0
  402512:	d007      	beq.n	402524 <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402514:	491f      	ldr	r1, [pc, #124]	; (402594 <pmc_sleep+0x208>)
  402516:	4b1f      	ldr	r3, [pc, #124]	; (402594 <pmc_sleep+0x208>)
  402518:	6a1a      	ldr	r2, [r3, #32]
  40251a:	4b23      	ldr	r3, [pc, #140]	; (4025a8 <pmc_sleep+0x21c>)
  40251c:	4013      	ands	r3, r2
  40251e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402522:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  402524:	4b18      	ldr	r3, [pc, #96]	; (402588 <pmc_sleep+0x1fc>)
  402526:	2201      	movs	r2, #1
  402528:	701a      	strb	r2, [r3, #0]
  40252a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40252e:	b662      	cpsie	i

		pmc_enable_waitmode();
  402530:	4b1e      	ldr	r3, [pc, #120]	; (4025ac <pmc_sleep+0x220>)
  402532:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  402534:	b672      	cpsid	i
  402536:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40253a:	4b13      	ldr	r3, [pc, #76]	; (402588 <pmc_sleep+0x1fc>)
  40253c:	2200      	movs	r2, #0
  40253e:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  402540:	69fc      	ldr	r4, [r7, #28]
  402542:	69b8      	ldr	r0, [r7, #24]
  402544:	6979      	ldr	r1, [r7, #20]
  402546:	693a      	ldr	r2, [r7, #16]
  402548:	68fb      	ldr	r3, [r7, #12]
  40254a:	65fc      	str	r4, [r7, #92]	; 0x5c
  40254c:	65b8      	str	r0, [r7, #88]	; 0x58
  40254e:	6579      	str	r1, [r7, #84]	; 0x54
  402550:	653a      	str	r2, [r7, #80]	; 0x50
  402552:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  402554:	2300      	movs	r3, #0
  402556:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  402558:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40255a:	f003 0302 	and.w	r3, r3, #2
  40255e:	2b00      	cmp	r3, #0
  402560:	d02c      	beq.n	4025bc <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402562:	490c      	ldr	r1, [pc, #48]	; (402594 <pmc_sleep+0x208>)
  402564:	4b0b      	ldr	r3, [pc, #44]	; (402594 <pmc_sleep+0x208>)
  402566:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402568:	4a11      	ldr	r2, [pc, #68]	; (4025b0 <pmc_sleep+0x224>)
  40256a:	401a      	ands	r2, r3
  40256c:	4b11      	ldr	r3, [pc, #68]	; (4025b4 <pmc_sleep+0x228>)
  40256e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402570:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402572:	4908      	ldr	r1, [pc, #32]	; (402594 <pmc_sleep+0x208>)
  402574:	4b07      	ldr	r3, [pc, #28]	; (402594 <pmc_sleep+0x208>)
  402576:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  402578:	4b0f      	ldr	r3, [pc, #60]	; (4025b8 <pmc_sleep+0x22c>)
  40257a:	4013      	ands	r3, r2
  40257c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402580:	620b      	str	r3, [r1, #32]
  402582:	e04e      	b.n	402622 <pmc_sleep+0x296>
  402584:	e000ed00 	.word	0xe000ed00
  402588:	20400000 	.word	0x20400000
  40258c:	004022dd 	.word	0x004022dd
  402590:	20400a50 	.word	0x20400a50
  402594:	400e0600 	.word	0x400e0600
  402598:	400e0c00 	.word	0x400e0c00
  40259c:	00370008 	.word	0x00370008
  4025a0:	00402205 	.word	0x00402205
  4025a4:	fec8ffff 	.word	0xfec8ffff
  4025a8:	ffc8fffe 	.word	0xffc8fffe
  4025ac:	004022fd 	.word	0x004022fd
  4025b0:	fec8fffc 	.word	0xfec8fffc
  4025b4:	01370002 	.word	0x01370002
  4025b8:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4025bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4025be:	f003 0301 	and.w	r3, r3, #1
  4025c2:	2b00      	cmp	r3, #0
  4025c4:	d02d      	beq.n	402622 <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4025c6:	4b4a      	ldr	r3, [pc, #296]	; (4026f0 <pmc_sleep+0x364>)
  4025c8:	6a1b      	ldr	r3, [r3, #32]
  4025ca:	f003 0301 	and.w	r3, r3, #1
  4025ce:	2b00      	cmp	r3, #0
  4025d0:	d10d      	bne.n	4025ee <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4025d2:	4947      	ldr	r1, [pc, #284]	; (4026f0 <pmc_sleep+0x364>)
  4025d4:	4b46      	ldr	r3, [pc, #280]	; (4026f0 <pmc_sleep+0x364>)
  4025d6:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4025d8:	4a46      	ldr	r2, [pc, #280]	; (4026f4 <pmc_sleep+0x368>)
  4025da:	401a      	ands	r2, r3
  4025dc:	4b46      	ldr	r3, [pc, #280]	; (4026f8 <pmc_sleep+0x36c>)
  4025de:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4025e0:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4025e2:	4b43      	ldr	r3, [pc, #268]	; (4026f0 <pmc_sleep+0x364>)
  4025e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025e6:	f003 0301 	and.w	r3, r3, #1
  4025ea:	2b00      	cmp	r3, #0
  4025ec:	d0f9      	beq.n	4025e2 <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4025ee:	4b40      	ldr	r3, [pc, #256]	; (4026f0 <pmc_sleep+0x364>)
  4025f0:	6a1b      	ldr	r3, [r3, #32]
  4025f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4025f6:	2b00      	cmp	r3, #0
  4025f8:	d10b      	bne.n	402612 <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4025fa:	493d      	ldr	r1, [pc, #244]	; (4026f0 <pmc_sleep+0x364>)
  4025fc:	4b3c      	ldr	r3, [pc, #240]	; (4026f0 <pmc_sleep+0x364>)
  4025fe:	6a1a      	ldr	r2, [r3, #32]
  402600:	4b3e      	ldr	r3, [pc, #248]	; (4026fc <pmc_sleep+0x370>)
  402602:	4313      	orrs	r3, r2
  402604:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402606:	4b3a      	ldr	r3, [pc, #232]	; (4026f0 <pmc_sleep+0x364>)
  402608:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40260a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40260e:	2b00      	cmp	r3, #0
  402610:	d0f9      	beq.n	402606 <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402612:	4937      	ldr	r1, [pc, #220]	; (4026f0 <pmc_sleep+0x364>)
  402614:	4b36      	ldr	r3, [pc, #216]	; (4026f0 <pmc_sleep+0x364>)
  402616:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402618:	4b39      	ldr	r3, [pc, #228]	; (402700 <pmc_sleep+0x374>)
  40261a:	4013      	ands	r3, r2
  40261c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402620:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  402622:	6dba      	ldr	r2, [r7, #88]	; 0x58
  402624:	4b37      	ldr	r3, [pc, #220]	; (402704 <pmc_sleep+0x378>)
  402626:	4013      	ands	r3, r2
  402628:	2b00      	cmp	r3, #0
  40262a:	d008      	beq.n	40263e <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40262c:	4a30      	ldr	r2, [pc, #192]	; (4026f0 <pmc_sleep+0x364>)
  40262e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  402630:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402634:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  402636:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402638:	f043 0302 	orr.w	r3, r3, #2
  40263c:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40263e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402640:	f003 0303 	and.w	r3, r3, #3
  402644:	2b02      	cmp	r3, #2
  402646:	d105      	bne.n	402654 <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402648:	4b29      	ldr	r3, [pc, #164]	; (4026f0 <pmc_sleep+0x364>)
  40264a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40264c:	f003 0302 	and.w	r3, r3, #2
  402650:	2b00      	cmp	r3, #0
  402652:	d0f9      	beq.n	402648 <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  402654:	4b26      	ldr	r3, [pc, #152]	; (4026f0 <pmc_sleep+0x364>)
  402656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402658:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40265a:	4925      	ldr	r1, [pc, #148]	; (4026f0 <pmc_sleep+0x364>)
  40265c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  40265e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  402662:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402664:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402668:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40266a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40266c:	4b20      	ldr	r3, [pc, #128]	; (4026f0 <pmc_sleep+0x364>)
  40266e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402670:	f003 0308 	and.w	r3, r3, #8
  402674:	2b00      	cmp	r3, #0
  402676:	d0f9      	beq.n	40266c <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  402678:	4a23      	ldr	r2, [pc, #140]	; (402708 <pmc_sleep+0x37c>)
  40267a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40267c:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  40267e:	4a1c      	ldr	r2, [pc, #112]	; (4026f0 <pmc_sleep+0x364>)
  402680:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402682:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402684:	4b1a      	ldr	r3, [pc, #104]	; (4026f0 <pmc_sleep+0x364>)
  402686:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402688:	f003 0308 	and.w	r3, r3, #8
  40268c:	2b00      	cmp	r3, #0
  40268e:	d0f9      	beq.n	402684 <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  402690:	4b17      	ldr	r3, [pc, #92]	; (4026f0 <pmc_sleep+0x364>)
  402692:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402694:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402696:	4013      	ands	r3, r2
  402698:	2b00      	cmp	r3, #0
  40269a:	d0f9      	beq.n	402690 <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40269c:	4b1b      	ldr	r3, [pc, #108]	; (40270c <pmc_sleep+0x380>)
  40269e:	2200      	movs	r2, #0
  4026a0:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4026a2:	4b1b      	ldr	r3, [pc, #108]	; (402710 <pmc_sleep+0x384>)
  4026a4:	681b      	ldr	r3, [r3, #0]
  4026a6:	2b00      	cmp	r3, #0
  4026a8:	d005      	beq.n	4026b6 <pmc_sleep+0x32a>
			callback_clocks_restored();
  4026aa:	4b19      	ldr	r3, [pc, #100]	; (402710 <pmc_sleep+0x384>)
  4026ac:	681b      	ldr	r3, [r3, #0]
  4026ae:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4026b0:	4b17      	ldr	r3, [pc, #92]	; (402710 <pmc_sleep+0x384>)
  4026b2:	2200      	movs	r2, #0
  4026b4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4026b6:	4b17      	ldr	r3, [pc, #92]	; (402714 <pmc_sleep+0x388>)
  4026b8:	2201      	movs	r2, #1
  4026ba:	701a      	strb	r2, [r3, #0]
  4026bc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4026c0:	b662      	cpsie	i

		break;
  4026c2:	bf00      	nop
  4026c4:	e010      	b.n	4026e8 <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4026c6:	4a14      	ldr	r2, [pc, #80]	; (402718 <pmc_sleep+0x38c>)
  4026c8:	4b13      	ldr	r3, [pc, #76]	; (402718 <pmc_sleep+0x38c>)
  4026ca:	691b      	ldr	r3, [r3, #16]
  4026cc:	f043 0304 	orr.w	r3, r3, #4
  4026d0:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4026d2:	4b12      	ldr	r3, [pc, #72]	; (40271c <pmc_sleep+0x390>)
  4026d4:	4a12      	ldr	r2, [pc, #72]	; (402720 <pmc_sleep+0x394>)
  4026d6:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4026d8:	4b0e      	ldr	r3, [pc, #56]	; (402714 <pmc_sleep+0x388>)
  4026da:	2201      	movs	r2, #1
  4026dc:	701a      	strb	r2, [r3, #0]
  4026de:	f3bf 8f5f 	dmb	sy
  4026e2:	b662      	cpsie	i
  __ASM volatile ("wfi");
  4026e4:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  4026e6:	bf00      	nop
#endif
	}
}
  4026e8:	bf00      	nop
  4026ea:	3764      	adds	r7, #100	; 0x64
  4026ec:	46bd      	mov	sp, r7
  4026ee:	bd90      	pop	{r4, r7, pc}
  4026f0:	400e0600 	.word	0x400e0600
  4026f4:	ffc8fffc 	.word	0xffc8fffc
  4026f8:	00370001 	.word	0x00370001
  4026fc:	01370000 	.word	0x01370000
  402700:	ffc8ff87 	.word	0xffc8ff87
  402704:	07ff0000 	.word	0x07ff0000
  402708:	400e0c00 	.word	0x400e0c00
  40270c:	20400a50 	.word	0x20400a50
  402710:	20400a54 	.word	0x20400a54
  402714:	20400000 	.word	0x20400000
  402718:	e000ed00 	.word	0xe000ed00
  40271c:	400e1810 	.word	0x400e1810
  402720:	a5000004 	.word	0xa5000004

00402724 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  402724:	b480      	push	{r7}
  402726:	b085      	sub	sp, #20
  402728:	af00      	add	r7, sp, #0
  40272a:	6078      	str	r0, [r7, #4]
  40272c:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  40272e:	2300      	movs	r3, #0
  402730:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  402732:	687b      	ldr	r3, [r7, #4]
  402734:	22ac      	movs	r2, #172	; 0xac
  402736:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  402738:	683b      	ldr	r3, [r7, #0]
  40273a:	681a      	ldr	r2, [r3, #0]
  40273c:	683b      	ldr	r3, [r7, #0]
  40273e:	685b      	ldr	r3, [r3, #4]
  402740:	fbb2 f3f3 	udiv	r3, r2, r3
  402744:	091b      	lsrs	r3, r3, #4
  402746:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  402748:	68fb      	ldr	r3, [r7, #12]
  40274a:	2b00      	cmp	r3, #0
  40274c:	d003      	beq.n	402756 <uart_init+0x32>
  40274e:	68fb      	ldr	r3, [r7, #12]
  402750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  402754:	d301      	bcc.n	40275a <uart_init+0x36>
		return 1;
  402756:	2301      	movs	r3, #1
  402758:	e00a      	b.n	402770 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  40275a:	687b      	ldr	r3, [r7, #4]
  40275c:	68fa      	ldr	r2, [r7, #12]
  40275e:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  402760:	683b      	ldr	r3, [r7, #0]
  402762:	689a      	ldr	r2, [r3, #8]
  402764:	687b      	ldr	r3, [r7, #4]
  402766:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  402768:	687b      	ldr	r3, [r7, #4]
  40276a:	2250      	movs	r2, #80	; 0x50
  40276c:	601a      	str	r2, [r3, #0]

	return 0;
  40276e:	2300      	movs	r3, #0
}
  402770:	4618      	mov	r0, r3
  402772:	3714      	adds	r7, #20
  402774:	46bd      	mov	sp, r7
  402776:	f85d 7b04 	ldr.w	r7, [sp], #4
  40277a:	4770      	bx	lr

0040277c <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  40277c:	b480      	push	{r7}
  40277e:	b083      	sub	sp, #12
  402780:	af00      	add	r7, sp, #0
  402782:	6078      	str	r0, [r7, #4]
  402784:	460b      	mov	r3, r1
  402786:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  402788:	687b      	ldr	r3, [r7, #4]
  40278a:	695b      	ldr	r3, [r3, #20]
  40278c:	f003 0302 	and.w	r3, r3, #2
  402790:	2b00      	cmp	r3, #0
  402792:	d101      	bne.n	402798 <uart_write+0x1c>
		return 1;
  402794:	2301      	movs	r3, #1
  402796:	e003      	b.n	4027a0 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  402798:	78fa      	ldrb	r2, [r7, #3]
  40279a:	687b      	ldr	r3, [r7, #4]
  40279c:	61da      	str	r2, [r3, #28]
	return 0;
  40279e:	2300      	movs	r3, #0
}
  4027a0:	4618      	mov	r0, r3
  4027a2:	370c      	adds	r7, #12
  4027a4:	46bd      	mov	sp, r7
  4027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027aa:	4770      	bx	lr

004027ac <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4027ac:	b480      	push	{r7}
  4027ae:	b083      	sub	sp, #12
  4027b0:	af00      	add	r7, sp, #0
  4027b2:	6078      	str	r0, [r7, #4]
  4027b4:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4027b6:	687b      	ldr	r3, [r7, #4]
  4027b8:	695b      	ldr	r3, [r3, #20]
  4027ba:	f003 0301 	and.w	r3, r3, #1
  4027be:	2b00      	cmp	r3, #0
  4027c0:	d101      	bne.n	4027c6 <uart_read+0x1a>
		return 1;
  4027c2:	2301      	movs	r3, #1
  4027c4:	e005      	b.n	4027d2 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4027c6:	687b      	ldr	r3, [r7, #4]
  4027c8:	699b      	ldr	r3, [r3, #24]
  4027ca:	b2da      	uxtb	r2, r3
  4027cc:	683b      	ldr	r3, [r7, #0]
  4027ce:	701a      	strb	r2, [r3, #0]
	return 0;
  4027d0:	2300      	movs	r3, #0
}
  4027d2:	4618      	mov	r0, r3
  4027d4:	370c      	adds	r7, #12
  4027d6:	46bd      	mov	sp, r7
  4027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027dc:	4770      	bx	lr

004027de <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4027de:	b480      	push	{r7}
  4027e0:	b089      	sub	sp, #36	; 0x24
  4027e2:	af00      	add	r7, sp, #0
  4027e4:	60f8      	str	r0, [r7, #12]
  4027e6:	60b9      	str	r1, [r7, #8]
  4027e8:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4027ea:	68bb      	ldr	r3, [r7, #8]
  4027ec:	011a      	lsls	r2, r3, #4
  4027ee:	687b      	ldr	r3, [r7, #4]
  4027f0:	429a      	cmp	r2, r3
  4027f2:	d802      	bhi.n	4027fa <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4027f4:	2310      	movs	r3, #16
  4027f6:	61fb      	str	r3, [r7, #28]
  4027f8:	e001      	b.n	4027fe <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4027fa:	2308      	movs	r3, #8
  4027fc:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4027fe:	687b      	ldr	r3, [r7, #4]
  402800:	00da      	lsls	r2, r3, #3
  402802:	69fb      	ldr	r3, [r7, #28]
  402804:	68b9      	ldr	r1, [r7, #8]
  402806:	fb01 f303 	mul.w	r3, r1, r3
  40280a:	085b      	lsrs	r3, r3, #1
  40280c:	441a      	add	r2, r3
  40280e:	69fb      	ldr	r3, [r7, #28]
  402810:	68b9      	ldr	r1, [r7, #8]
  402812:	fb01 f303 	mul.w	r3, r1, r3
  402816:	fbb2 f3f3 	udiv	r3, r2, r3
  40281a:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40281c:	69bb      	ldr	r3, [r7, #24]
  40281e:	08db      	lsrs	r3, r3, #3
  402820:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  402822:	69bb      	ldr	r3, [r7, #24]
  402824:	f003 0307 	and.w	r3, r3, #7
  402828:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40282a:	697b      	ldr	r3, [r7, #20]
  40282c:	2b00      	cmp	r3, #0
  40282e:	d003      	beq.n	402838 <usart_set_async_baudrate+0x5a>
  402830:	697b      	ldr	r3, [r7, #20]
  402832:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  402836:	d301      	bcc.n	40283c <usart_set_async_baudrate+0x5e>
		return 1;
  402838:	2301      	movs	r3, #1
  40283a:	e00f      	b.n	40285c <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40283c:	69fb      	ldr	r3, [r7, #28]
  40283e:	2b08      	cmp	r3, #8
  402840:	d105      	bne.n	40284e <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  402842:	68fb      	ldr	r3, [r7, #12]
  402844:	685b      	ldr	r3, [r3, #4]
  402846:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40284a:	68fb      	ldr	r3, [r7, #12]
  40284c:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40284e:	693b      	ldr	r3, [r7, #16]
  402850:	041a      	lsls	r2, r3, #16
  402852:	697b      	ldr	r3, [r7, #20]
  402854:	431a      	orrs	r2, r3
  402856:	68fb      	ldr	r3, [r7, #12]
  402858:	621a      	str	r2, [r3, #32]

	return 0;
  40285a:	2300      	movs	r3, #0
}
  40285c:	4618      	mov	r0, r3
  40285e:	3724      	adds	r7, #36	; 0x24
  402860:	46bd      	mov	sp, r7
  402862:	f85d 7b04 	ldr.w	r7, [sp], #4
  402866:	4770      	bx	lr

00402868 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  402868:	b580      	push	{r7, lr}
  40286a:	b082      	sub	sp, #8
  40286c:	af00      	add	r7, sp, #0
  40286e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  402870:	6878      	ldr	r0, [r7, #4]
  402872:	4b0d      	ldr	r3, [pc, #52]	; (4028a8 <usart_reset+0x40>)
  402874:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  402876:	687b      	ldr	r3, [r7, #4]
  402878:	2200      	movs	r2, #0
  40287a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  40287c:	687b      	ldr	r3, [r7, #4]
  40287e:	2200      	movs	r2, #0
  402880:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  402882:	687b      	ldr	r3, [r7, #4]
  402884:	2200      	movs	r2, #0
  402886:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  402888:	6878      	ldr	r0, [r7, #4]
  40288a:	4b08      	ldr	r3, [pc, #32]	; (4028ac <usart_reset+0x44>)
  40288c:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40288e:	6878      	ldr	r0, [r7, #4]
  402890:	4b07      	ldr	r3, [pc, #28]	; (4028b0 <usart_reset+0x48>)
  402892:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  402894:	6878      	ldr	r0, [r7, #4]
  402896:	4b07      	ldr	r3, [pc, #28]	; (4028b4 <usart_reset+0x4c>)
  402898:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40289a:	6878      	ldr	r0, [r7, #4]
  40289c:	4b06      	ldr	r3, [pc, #24]	; (4028b8 <usart_reset+0x50>)
  40289e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4028a0:	bf00      	nop
  4028a2:	3708      	adds	r7, #8
  4028a4:	46bd      	mov	sp, r7
  4028a6:	bd80      	pop	{r7, pc}
  4028a8:	00402a49 	.word	0x00402a49
  4028ac:	0040295b 	.word	0x0040295b
  4028b0:	0040298f 	.word	0x0040298f
  4028b4:	004029a9 	.word	0x004029a9
  4028b8:	004029c5 	.word	0x004029c5

004028bc <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4028bc:	b580      	push	{r7, lr}
  4028be:	b084      	sub	sp, #16
  4028c0:	af00      	add	r7, sp, #0
  4028c2:	60f8      	str	r0, [r7, #12]
  4028c4:	60b9      	str	r1, [r7, #8]
  4028c6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4028c8:	68f8      	ldr	r0, [r7, #12]
  4028ca:	4b1a      	ldr	r3, [pc, #104]	; (402934 <usart_init_rs232+0x78>)
  4028cc:	4798      	blx	r3

	ul_reg_val = 0;
  4028ce:	4b1a      	ldr	r3, [pc, #104]	; (402938 <usart_init_rs232+0x7c>)
  4028d0:	2200      	movs	r2, #0
  4028d2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4028d4:	68bb      	ldr	r3, [r7, #8]
  4028d6:	2b00      	cmp	r3, #0
  4028d8:	d009      	beq.n	4028ee <usart_init_rs232+0x32>
  4028da:	68bb      	ldr	r3, [r7, #8]
  4028dc:	681b      	ldr	r3, [r3, #0]
  4028de:	687a      	ldr	r2, [r7, #4]
  4028e0:	4619      	mov	r1, r3
  4028e2:	68f8      	ldr	r0, [r7, #12]
  4028e4:	4b15      	ldr	r3, [pc, #84]	; (40293c <usart_init_rs232+0x80>)
  4028e6:	4798      	blx	r3
  4028e8:	4603      	mov	r3, r0
  4028ea:	2b00      	cmp	r3, #0
  4028ec:	d001      	beq.n	4028f2 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4028ee:	2301      	movs	r3, #1
  4028f0:	e01b      	b.n	40292a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4028f2:	68bb      	ldr	r3, [r7, #8]
  4028f4:	685a      	ldr	r2, [r3, #4]
  4028f6:	68bb      	ldr	r3, [r7, #8]
  4028f8:	689b      	ldr	r3, [r3, #8]
  4028fa:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4028fc:	68bb      	ldr	r3, [r7, #8]
  4028fe:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402900:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402902:	68bb      	ldr	r3, [r7, #8]
  402904:	68db      	ldr	r3, [r3, #12]
  402906:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402908:	4b0b      	ldr	r3, [pc, #44]	; (402938 <usart_init_rs232+0x7c>)
  40290a:	681b      	ldr	r3, [r3, #0]
  40290c:	4313      	orrs	r3, r2
  40290e:	4a0a      	ldr	r2, [pc, #40]	; (402938 <usart_init_rs232+0x7c>)
  402910:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  402912:	4b09      	ldr	r3, [pc, #36]	; (402938 <usart_init_rs232+0x7c>)
  402914:	681b      	ldr	r3, [r3, #0]
  402916:	4a08      	ldr	r2, [pc, #32]	; (402938 <usart_init_rs232+0x7c>)
  402918:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40291a:	68fb      	ldr	r3, [r7, #12]
  40291c:	685a      	ldr	r2, [r3, #4]
  40291e:	4b06      	ldr	r3, [pc, #24]	; (402938 <usart_init_rs232+0x7c>)
  402920:	681b      	ldr	r3, [r3, #0]
  402922:	431a      	orrs	r2, r3
  402924:	68fb      	ldr	r3, [r7, #12]
  402926:	605a      	str	r2, [r3, #4]

	return 0;
  402928:	2300      	movs	r3, #0
}
  40292a:	4618      	mov	r0, r3
  40292c:	3710      	adds	r7, #16
  40292e:	46bd      	mov	sp, r7
  402930:	bd80      	pop	{r7, pc}
  402932:	bf00      	nop
  402934:	00402869 	.word	0x00402869
  402938:	20400a58 	.word	0x20400a58
  40293c:	004027df 	.word	0x004027df

00402940 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  402940:	b480      	push	{r7}
  402942:	b083      	sub	sp, #12
  402944:	af00      	add	r7, sp, #0
  402946:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  402948:	687b      	ldr	r3, [r7, #4]
  40294a:	2240      	movs	r2, #64	; 0x40
  40294c:	601a      	str	r2, [r3, #0]
}
  40294e:	bf00      	nop
  402950:	370c      	adds	r7, #12
  402952:	46bd      	mov	sp, r7
  402954:	f85d 7b04 	ldr.w	r7, [sp], #4
  402958:	4770      	bx	lr

0040295a <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  40295a:	b480      	push	{r7}
  40295c:	b083      	sub	sp, #12
  40295e:	af00      	add	r7, sp, #0
  402960:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  402962:	687b      	ldr	r3, [r7, #4]
  402964:	2288      	movs	r2, #136	; 0x88
  402966:	601a      	str	r2, [r3, #0]
}
  402968:	bf00      	nop
  40296a:	370c      	adds	r7, #12
  40296c:	46bd      	mov	sp, r7
  40296e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402972:	4770      	bx	lr

00402974 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  402974:	b480      	push	{r7}
  402976:	b083      	sub	sp, #12
  402978:	af00      	add	r7, sp, #0
  40297a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  40297c:	687b      	ldr	r3, [r7, #4]
  40297e:	2210      	movs	r2, #16
  402980:	601a      	str	r2, [r3, #0]
}
  402982:	bf00      	nop
  402984:	370c      	adds	r7, #12
  402986:	46bd      	mov	sp, r7
  402988:	f85d 7b04 	ldr.w	r7, [sp], #4
  40298c:	4770      	bx	lr

0040298e <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  40298e:	b480      	push	{r7}
  402990:	b083      	sub	sp, #12
  402992:	af00      	add	r7, sp, #0
  402994:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  402996:	687b      	ldr	r3, [r7, #4]
  402998:	2224      	movs	r2, #36	; 0x24
  40299a:	601a      	str	r2, [r3, #0]
}
  40299c:	bf00      	nop
  40299e:	370c      	adds	r7, #12
  4029a0:	46bd      	mov	sp, r7
  4029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029a6:	4770      	bx	lr

004029a8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4029a8:	b480      	push	{r7}
  4029aa:	b083      	sub	sp, #12
  4029ac:	af00      	add	r7, sp, #0
  4029ae:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4029b0:	687b      	ldr	r3, [r7, #4]
  4029b2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4029b6:	601a      	str	r2, [r3, #0]
}
  4029b8:	bf00      	nop
  4029ba:	370c      	adds	r7, #12
  4029bc:	46bd      	mov	sp, r7
  4029be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029c2:	4770      	bx	lr

004029c4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4029c4:	b480      	push	{r7}
  4029c6:	b083      	sub	sp, #12
  4029c8:	af00      	add	r7, sp, #0
  4029ca:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4029cc:	687b      	ldr	r3, [r7, #4]
  4029ce:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4029d2:	601a      	str	r2, [r3, #0]
}
  4029d4:	bf00      	nop
  4029d6:	370c      	adds	r7, #12
  4029d8:	46bd      	mov	sp, r7
  4029da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029de:	4770      	bx	lr

004029e0 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4029e0:	b480      	push	{r7}
  4029e2:	b083      	sub	sp, #12
  4029e4:	af00      	add	r7, sp, #0
  4029e6:	6078      	str	r0, [r7, #4]
  4029e8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4029ea:	687b      	ldr	r3, [r7, #4]
  4029ec:	695b      	ldr	r3, [r3, #20]
  4029ee:	f003 0302 	and.w	r3, r3, #2
  4029f2:	2b00      	cmp	r3, #0
  4029f4:	d101      	bne.n	4029fa <usart_write+0x1a>
		return 1;
  4029f6:	2301      	movs	r3, #1
  4029f8:	e005      	b.n	402a06 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4029fa:	683b      	ldr	r3, [r7, #0]
  4029fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402a00:	687b      	ldr	r3, [r7, #4]
  402a02:	61da      	str	r2, [r3, #28]
	return 0;
  402a04:	2300      	movs	r3, #0
}
  402a06:	4618      	mov	r0, r3
  402a08:	370c      	adds	r7, #12
  402a0a:	46bd      	mov	sp, r7
  402a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a10:	4770      	bx	lr

00402a12 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  402a12:	b480      	push	{r7}
  402a14:	b083      	sub	sp, #12
  402a16:	af00      	add	r7, sp, #0
  402a18:	6078      	str	r0, [r7, #4]
  402a1a:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  402a1c:	687b      	ldr	r3, [r7, #4]
  402a1e:	695b      	ldr	r3, [r3, #20]
  402a20:	f003 0301 	and.w	r3, r3, #1
  402a24:	2b00      	cmp	r3, #0
  402a26:	d101      	bne.n	402a2c <usart_read+0x1a>
		return 1;
  402a28:	2301      	movs	r3, #1
  402a2a:	e006      	b.n	402a3a <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  402a2c:	687b      	ldr	r3, [r7, #4]
  402a2e:	699b      	ldr	r3, [r3, #24]
  402a30:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402a34:	683b      	ldr	r3, [r7, #0]
  402a36:	601a      	str	r2, [r3, #0]

	return 0;
  402a38:	2300      	movs	r3, #0
}
  402a3a:	4618      	mov	r0, r3
  402a3c:	370c      	adds	r7, #12
  402a3e:	46bd      	mov	sp, r7
  402a40:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a44:	4770      	bx	lr
	...

00402a48 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  402a48:	b480      	push	{r7}
  402a4a:	b083      	sub	sp, #12
  402a4c:	af00      	add	r7, sp, #0
  402a4e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  402a50:	687b      	ldr	r3, [r7, #4]
  402a52:	4a04      	ldr	r2, [pc, #16]	; (402a64 <usart_disable_writeprotect+0x1c>)
  402a54:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  402a58:	bf00      	nop
  402a5a:	370c      	adds	r7, #12
  402a5c:	46bd      	mov	sp, r7
  402a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a62:	4770      	bx	lr
  402a64:	55534100 	.word	0x55534100

00402a68 <cpu_irq_save>:
{
  402a68:	b480      	push	{r7}
  402a6a:	b083      	sub	sp, #12
  402a6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402a6e:	f3ef 8310 	mrs	r3, PRIMASK
  402a72:	607b      	str	r3, [r7, #4]
  return(result);
  402a74:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402a76:	2b00      	cmp	r3, #0
  402a78:	bf0c      	ite	eq
  402a7a:	2301      	moveq	r3, #1
  402a7c:	2300      	movne	r3, #0
  402a7e:	b2db      	uxtb	r3, r3
  402a80:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402a82:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402a84:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402a88:	4b04      	ldr	r3, [pc, #16]	; (402a9c <cpu_irq_save+0x34>)
  402a8a:	2200      	movs	r2, #0
  402a8c:	701a      	strb	r2, [r3, #0]
	return flags;
  402a8e:	683b      	ldr	r3, [r7, #0]
}
  402a90:	4618      	mov	r0, r3
  402a92:	370c      	adds	r7, #12
  402a94:	46bd      	mov	sp, r7
  402a96:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a9a:	4770      	bx	lr
  402a9c:	20400000 	.word	0x20400000

00402aa0 <cpu_irq_is_enabled_flags>:
{
  402aa0:	b480      	push	{r7}
  402aa2:	b083      	sub	sp, #12
  402aa4:	af00      	add	r7, sp, #0
  402aa6:	6078      	str	r0, [r7, #4]
	return (flags);
  402aa8:	687b      	ldr	r3, [r7, #4]
  402aaa:	2b00      	cmp	r3, #0
  402aac:	bf14      	ite	ne
  402aae:	2301      	movne	r3, #1
  402ab0:	2300      	moveq	r3, #0
  402ab2:	b2db      	uxtb	r3, r3
}
  402ab4:	4618      	mov	r0, r3
  402ab6:	370c      	adds	r7, #12
  402ab8:	46bd      	mov	sp, r7
  402aba:	f85d 7b04 	ldr.w	r7, [sp], #4
  402abe:	4770      	bx	lr

00402ac0 <cpu_irq_restore>:
{
  402ac0:	b580      	push	{r7, lr}
  402ac2:	b082      	sub	sp, #8
  402ac4:	af00      	add	r7, sp, #0
  402ac6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402ac8:	6878      	ldr	r0, [r7, #4]
  402aca:	4b07      	ldr	r3, [pc, #28]	; (402ae8 <cpu_irq_restore+0x28>)
  402acc:	4798      	blx	r3
  402ace:	4603      	mov	r3, r0
  402ad0:	2b00      	cmp	r3, #0
  402ad2:	d005      	beq.n	402ae0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402ad4:	4b05      	ldr	r3, [pc, #20]	; (402aec <cpu_irq_restore+0x2c>)
  402ad6:	2201      	movs	r2, #1
  402ad8:	701a      	strb	r2, [r3, #0]
  402ada:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402ade:	b662      	cpsie	i
}
  402ae0:	bf00      	nop
  402ae2:	3708      	adds	r7, #8
  402ae4:	46bd      	mov	sp, r7
  402ae6:	bd80      	pop	{r7, pc}
  402ae8:	00402aa1 	.word	0x00402aa1
  402aec:	20400000 	.word	0x20400000

00402af0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402af0:	b580      	push	{r7, lr}
  402af2:	b084      	sub	sp, #16
  402af4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402af6:	4b1e      	ldr	r3, [pc, #120]	; (402b70 <Reset_Handler+0x80>)
  402af8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402afa:	4b1e      	ldr	r3, [pc, #120]	; (402b74 <Reset_Handler+0x84>)
  402afc:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402afe:	68fa      	ldr	r2, [r7, #12]
  402b00:	68bb      	ldr	r3, [r7, #8]
  402b02:	429a      	cmp	r2, r3
  402b04:	d00c      	beq.n	402b20 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402b06:	e007      	b.n	402b18 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402b08:	68bb      	ldr	r3, [r7, #8]
  402b0a:	1d1a      	adds	r2, r3, #4
  402b0c:	60ba      	str	r2, [r7, #8]
  402b0e:	68fa      	ldr	r2, [r7, #12]
  402b10:	1d11      	adds	r1, r2, #4
  402b12:	60f9      	str	r1, [r7, #12]
  402b14:	6812      	ldr	r2, [r2, #0]
  402b16:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402b18:	68bb      	ldr	r3, [r7, #8]
  402b1a:	4a17      	ldr	r2, [pc, #92]	; (402b78 <Reset_Handler+0x88>)
  402b1c:	4293      	cmp	r3, r2
  402b1e:	d3f3      	bcc.n	402b08 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402b20:	4b16      	ldr	r3, [pc, #88]	; (402b7c <Reset_Handler+0x8c>)
  402b22:	60bb      	str	r3, [r7, #8]
  402b24:	e004      	b.n	402b30 <Reset_Handler+0x40>
                *pDest++ = 0;
  402b26:	68bb      	ldr	r3, [r7, #8]
  402b28:	1d1a      	adds	r2, r3, #4
  402b2a:	60ba      	str	r2, [r7, #8]
  402b2c:	2200      	movs	r2, #0
  402b2e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402b30:	68bb      	ldr	r3, [r7, #8]
  402b32:	4a13      	ldr	r2, [pc, #76]	; (402b80 <Reset_Handler+0x90>)
  402b34:	4293      	cmp	r3, r2
  402b36:	d3f6      	bcc.n	402b26 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402b38:	4b12      	ldr	r3, [pc, #72]	; (402b84 <Reset_Handler+0x94>)
  402b3a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402b3c:	4a12      	ldr	r2, [pc, #72]	; (402b88 <Reset_Handler+0x98>)
  402b3e:	68fb      	ldr	r3, [r7, #12]
  402b40:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402b44:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  402b46:	4b11      	ldr	r3, [pc, #68]	; (402b8c <Reset_Handler+0x9c>)
  402b48:	4798      	blx	r3
  402b4a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402b4c:	4a10      	ldr	r2, [pc, #64]	; (402b90 <Reset_Handler+0xa0>)
  402b4e:	4b10      	ldr	r3, [pc, #64]	; (402b90 <Reset_Handler+0xa0>)
  402b50:	681b      	ldr	r3, [r3, #0]
  402b52:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402b56:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402b58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402b5c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402b60:	6878      	ldr	r0, [r7, #4]
  402b62:	4b0c      	ldr	r3, [pc, #48]	; (402b94 <Reset_Handler+0xa4>)
  402b64:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402b66:	4b0c      	ldr	r3, [pc, #48]	; (402b98 <Reset_Handler+0xa8>)
  402b68:	4798      	blx	r3

        /* Branch to main function */
        main();
  402b6a:	4b0c      	ldr	r3, [pc, #48]	; (402b9c <Reset_Handler+0xac>)
  402b6c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402b6e:	e7fe      	b.n	402b6e <Reset_Handler+0x7e>
  402b70:	004060cc 	.word	0x004060cc
  402b74:	20400000 	.word	0x20400000
  402b78:	204009b8 	.word	0x204009b8
  402b7c:	204009b8 	.word	0x204009b8
  402b80:	20400b50 	.word	0x20400b50
  402b84:	00400000 	.word	0x00400000
  402b88:	e000ed00 	.word	0xe000ed00
  402b8c:	00402a69 	.word	0x00402a69
  402b90:	e000ed88 	.word	0xe000ed88
  402b94:	00402ac1 	.word	0x00402ac1
  402b98:	00402e81 	.word	0x00402e81
  402b9c:	00400a7d 	.word	0x00400a7d

00402ba0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402ba0:	b480      	push	{r7}
  402ba2:	af00      	add	r7, sp, #0
        while (1) {
  402ba4:	e7fe      	b.n	402ba4 <Dummy_Handler+0x4>
	...

00402ba8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402ba8:	b480      	push	{r7}
  402baa:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402bac:	4b52      	ldr	r3, [pc, #328]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402bb0:	f003 0303 	and.w	r3, r3, #3
  402bb4:	2b01      	cmp	r3, #1
  402bb6:	d014      	beq.n	402be2 <SystemCoreClockUpdate+0x3a>
  402bb8:	2b01      	cmp	r3, #1
  402bba:	d302      	bcc.n	402bc2 <SystemCoreClockUpdate+0x1a>
  402bbc:	2b02      	cmp	r3, #2
  402bbe:	d038      	beq.n	402c32 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402bc0:	e07a      	b.n	402cb8 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402bc2:	4b4e      	ldr	r3, [pc, #312]	; (402cfc <SystemCoreClockUpdate+0x154>)
  402bc4:	695b      	ldr	r3, [r3, #20]
  402bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402bca:	2b00      	cmp	r3, #0
  402bcc:	d004      	beq.n	402bd8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402bce:	4b4c      	ldr	r3, [pc, #304]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402bd0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402bd4:	601a      	str	r2, [r3, #0]
    break;
  402bd6:	e06f      	b.n	402cb8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402bd8:	4b49      	ldr	r3, [pc, #292]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402bda:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402bde:	601a      	str	r2, [r3, #0]
    break;
  402be0:	e06a      	b.n	402cb8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402be2:	4b45      	ldr	r3, [pc, #276]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402be4:	6a1b      	ldr	r3, [r3, #32]
  402be6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402bea:	2b00      	cmp	r3, #0
  402bec:	d003      	beq.n	402bf6 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402bee:	4b44      	ldr	r3, [pc, #272]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402bf0:	4a44      	ldr	r2, [pc, #272]	; (402d04 <SystemCoreClockUpdate+0x15c>)
  402bf2:	601a      	str	r2, [r3, #0]
    break;
  402bf4:	e060      	b.n	402cb8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402bf6:	4b42      	ldr	r3, [pc, #264]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402bf8:	4a43      	ldr	r2, [pc, #268]	; (402d08 <SystemCoreClockUpdate+0x160>)
  402bfa:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402bfc:	4b3e      	ldr	r3, [pc, #248]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402bfe:	6a1b      	ldr	r3, [r3, #32]
  402c00:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402c04:	2b10      	cmp	r3, #16
  402c06:	d004      	beq.n	402c12 <SystemCoreClockUpdate+0x6a>
  402c08:	2b20      	cmp	r3, #32
  402c0a:	d008      	beq.n	402c1e <SystemCoreClockUpdate+0x76>
  402c0c:	2b00      	cmp	r3, #0
  402c0e:	d00e      	beq.n	402c2e <SystemCoreClockUpdate+0x86>
          break;
  402c10:	e00e      	b.n	402c30 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402c12:	4b3b      	ldr	r3, [pc, #236]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c14:	681b      	ldr	r3, [r3, #0]
  402c16:	005b      	lsls	r3, r3, #1
  402c18:	4a39      	ldr	r2, [pc, #228]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c1a:	6013      	str	r3, [r2, #0]
          break;
  402c1c:	e008      	b.n	402c30 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402c1e:	4b38      	ldr	r3, [pc, #224]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c20:	681a      	ldr	r2, [r3, #0]
  402c22:	4613      	mov	r3, r2
  402c24:	005b      	lsls	r3, r3, #1
  402c26:	4413      	add	r3, r2
  402c28:	4a35      	ldr	r2, [pc, #212]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c2a:	6013      	str	r3, [r2, #0]
          break;
  402c2c:	e000      	b.n	402c30 <SystemCoreClockUpdate+0x88>
          break;
  402c2e:	bf00      	nop
    break;
  402c30:	e042      	b.n	402cb8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402c32:	4b31      	ldr	r3, [pc, #196]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402c34:	6a1b      	ldr	r3, [r3, #32]
  402c36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402c3a:	2b00      	cmp	r3, #0
  402c3c:	d003      	beq.n	402c46 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402c3e:	4b30      	ldr	r3, [pc, #192]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c40:	4a30      	ldr	r2, [pc, #192]	; (402d04 <SystemCoreClockUpdate+0x15c>)
  402c42:	601a      	str	r2, [r3, #0]
  402c44:	e01c      	b.n	402c80 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402c46:	4b2e      	ldr	r3, [pc, #184]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c48:	4a2f      	ldr	r2, [pc, #188]	; (402d08 <SystemCoreClockUpdate+0x160>)
  402c4a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402c4c:	4b2a      	ldr	r3, [pc, #168]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402c4e:	6a1b      	ldr	r3, [r3, #32]
  402c50:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402c54:	2b10      	cmp	r3, #16
  402c56:	d004      	beq.n	402c62 <SystemCoreClockUpdate+0xba>
  402c58:	2b20      	cmp	r3, #32
  402c5a:	d008      	beq.n	402c6e <SystemCoreClockUpdate+0xc6>
  402c5c:	2b00      	cmp	r3, #0
  402c5e:	d00e      	beq.n	402c7e <SystemCoreClockUpdate+0xd6>
          break;
  402c60:	e00e      	b.n	402c80 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402c62:	4b27      	ldr	r3, [pc, #156]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c64:	681b      	ldr	r3, [r3, #0]
  402c66:	005b      	lsls	r3, r3, #1
  402c68:	4a25      	ldr	r2, [pc, #148]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c6a:	6013      	str	r3, [r2, #0]
          break;
  402c6c:	e008      	b.n	402c80 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402c6e:	4b24      	ldr	r3, [pc, #144]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c70:	681a      	ldr	r2, [r3, #0]
  402c72:	4613      	mov	r3, r2
  402c74:	005b      	lsls	r3, r3, #1
  402c76:	4413      	add	r3, r2
  402c78:	4a21      	ldr	r2, [pc, #132]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c7a:	6013      	str	r3, [r2, #0]
          break;
  402c7c:	e000      	b.n	402c80 <SystemCoreClockUpdate+0xd8>
          break;
  402c7e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402c80:	4b1d      	ldr	r3, [pc, #116]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c84:	f003 0303 	and.w	r3, r3, #3
  402c88:	2b02      	cmp	r3, #2
  402c8a:	d114      	bne.n	402cb6 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402c8c:	4b1a      	ldr	r3, [pc, #104]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402c90:	0c1b      	lsrs	r3, r3, #16
  402c92:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402c96:	3301      	adds	r3, #1
  402c98:	4a19      	ldr	r2, [pc, #100]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402c9a:	6812      	ldr	r2, [r2, #0]
  402c9c:	fb02 f303 	mul.w	r3, r2, r3
  402ca0:	4a17      	ldr	r2, [pc, #92]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402ca2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402ca4:	4b14      	ldr	r3, [pc, #80]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402ca8:	b2db      	uxtb	r3, r3
  402caa:	4a15      	ldr	r2, [pc, #84]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402cac:	6812      	ldr	r2, [r2, #0]
  402cae:	fbb2 f3f3 	udiv	r3, r2, r3
  402cb2:	4a13      	ldr	r2, [pc, #76]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402cb4:	6013      	str	r3, [r2, #0]
    break;
  402cb6:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402cb8:	4b0f      	ldr	r3, [pc, #60]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402cbc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402cc0:	2b70      	cmp	r3, #112	; 0x70
  402cc2:	d108      	bne.n	402cd6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402cc4:	4b0e      	ldr	r3, [pc, #56]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402cc6:	681b      	ldr	r3, [r3, #0]
  402cc8:	4a10      	ldr	r2, [pc, #64]	; (402d0c <SystemCoreClockUpdate+0x164>)
  402cca:	fba2 2303 	umull	r2, r3, r2, r3
  402cce:	085b      	lsrs	r3, r3, #1
  402cd0:	4a0b      	ldr	r2, [pc, #44]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402cd2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402cd4:	e00a      	b.n	402cec <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402cd6:	4b08      	ldr	r3, [pc, #32]	; (402cf8 <SystemCoreClockUpdate+0x150>)
  402cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402cda:	091b      	lsrs	r3, r3, #4
  402cdc:	f003 0307 	and.w	r3, r3, #7
  402ce0:	4a07      	ldr	r2, [pc, #28]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402ce2:	6812      	ldr	r2, [r2, #0]
  402ce4:	fa22 f303 	lsr.w	r3, r2, r3
  402ce8:	4a05      	ldr	r2, [pc, #20]	; (402d00 <SystemCoreClockUpdate+0x158>)
  402cea:	6013      	str	r3, [r2, #0]
}
  402cec:	bf00      	nop
  402cee:	46bd      	mov	sp, r7
  402cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cf4:	4770      	bx	lr
  402cf6:	bf00      	nop
  402cf8:	400e0600 	.word	0x400e0600
  402cfc:	400e1810 	.word	0x400e1810
  402d00:	20400008 	.word	0x20400008
  402d04:	00b71b00 	.word	0x00b71b00
  402d08:	003d0900 	.word	0x003d0900
  402d0c:	aaaaaaab 	.word	0xaaaaaaab

00402d10 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402d10:	b480      	push	{r7}
  402d12:	b083      	sub	sp, #12
  402d14:	af00      	add	r7, sp, #0
  402d16:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402d18:	687b      	ldr	r3, [r7, #4]
  402d1a:	4a1d      	ldr	r2, [pc, #116]	; (402d90 <system_init_flash+0x80>)
  402d1c:	4293      	cmp	r3, r2
  402d1e:	d804      	bhi.n	402d2a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402d20:	4b1c      	ldr	r3, [pc, #112]	; (402d94 <system_init_flash+0x84>)
  402d22:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402d26:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402d28:	e02b      	b.n	402d82 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402d2a:	687b      	ldr	r3, [r7, #4]
  402d2c:	4a1a      	ldr	r2, [pc, #104]	; (402d98 <system_init_flash+0x88>)
  402d2e:	4293      	cmp	r3, r2
  402d30:	d803      	bhi.n	402d3a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402d32:	4b18      	ldr	r3, [pc, #96]	; (402d94 <system_init_flash+0x84>)
  402d34:	4a19      	ldr	r2, [pc, #100]	; (402d9c <system_init_flash+0x8c>)
  402d36:	601a      	str	r2, [r3, #0]
}
  402d38:	e023      	b.n	402d82 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402d3a:	687b      	ldr	r3, [r7, #4]
  402d3c:	4a18      	ldr	r2, [pc, #96]	; (402da0 <system_init_flash+0x90>)
  402d3e:	4293      	cmp	r3, r2
  402d40:	d803      	bhi.n	402d4a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402d42:	4b14      	ldr	r3, [pc, #80]	; (402d94 <system_init_flash+0x84>)
  402d44:	4a17      	ldr	r2, [pc, #92]	; (402da4 <system_init_flash+0x94>)
  402d46:	601a      	str	r2, [r3, #0]
}
  402d48:	e01b      	b.n	402d82 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402d4a:	687b      	ldr	r3, [r7, #4]
  402d4c:	4a16      	ldr	r2, [pc, #88]	; (402da8 <system_init_flash+0x98>)
  402d4e:	4293      	cmp	r3, r2
  402d50:	d803      	bhi.n	402d5a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402d52:	4b10      	ldr	r3, [pc, #64]	; (402d94 <system_init_flash+0x84>)
  402d54:	4a15      	ldr	r2, [pc, #84]	; (402dac <system_init_flash+0x9c>)
  402d56:	601a      	str	r2, [r3, #0]
}
  402d58:	e013      	b.n	402d82 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402d5a:	687b      	ldr	r3, [r7, #4]
  402d5c:	4a14      	ldr	r2, [pc, #80]	; (402db0 <system_init_flash+0xa0>)
  402d5e:	4293      	cmp	r3, r2
  402d60:	d804      	bhi.n	402d6c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402d62:	4b0c      	ldr	r3, [pc, #48]	; (402d94 <system_init_flash+0x84>)
  402d64:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402d68:	601a      	str	r2, [r3, #0]
}
  402d6a:	e00a      	b.n	402d82 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402d6c:	687b      	ldr	r3, [r7, #4]
  402d6e:	4a11      	ldr	r2, [pc, #68]	; (402db4 <system_init_flash+0xa4>)
  402d70:	4293      	cmp	r3, r2
  402d72:	d803      	bhi.n	402d7c <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402d74:	4b07      	ldr	r3, [pc, #28]	; (402d94 <system_init_flash+0x84>)
  402d76:	4a10      	ldr	r2, [pc, #64]	; (402db8 <system_init_flash+0xa8>)
  402d78:	601a      	str	r2, [r3, #0]
}
  402d7a:	e002      	b.n	402d82 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402d7c:	4b05      	ldr	r3, [pc, #20]	; (402d94 <system_init_flash+0x84>)
  402d7e:	4a0f      	ldr	r2, [pc, #60]	; (402dbc <system_init_flash+0xac>)
  402d80:	601a      	str	r2, [r3, #0]
}
  402d82:	bf00      	nop
  402d84:	370c      	adds	r7, #12
  402d86:	46bd      	mov	sp, r7
  402d88:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d8c:	4770      	bx	lr
  402d8e:	bf00      	nop
  402d90:	015ef3bf 	.word	0x015ef3bf
  402d94:	400e0c00 	.word	0x400e0c00
  402d98:	02bde77f 	.word	0x02bde77f
  402d9c:	04000100 	.word	0x04000100
  402da0:	041cdb3f 	.word	0x041cdb3f
  402da4:	04000200 	.word	0x04000200
  402da8:	057bceff 	.word	0x057bceff
  402dac:	04000300 	.word	0x04000300
  402db0:	06dac2bf 	.word	0x06dac2bf
  402db4:	0839b67f 	.word	0x0839b67f
  402db8:	04000500 	.word	0x04000500
  402dbc:	04000600 	.word	0x04000600

00402dc0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402dc0:	b480      	push	{r7}
  402dc2:	b085      	sub	sp, #20
  402dc4:	af00      	add	r7, sp, #0
  402dc6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402dc8:	4b10      	ldr	r3, [pc, #64]	; (402e0c <_sbrk+0x4c>)
  402dca:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402dcc:	4b10      	ldr	r3, [pc, #64]	; (402e10 <_sbrk+0x50>)
  402dce:	681b      	ldr	r3, [r3, #0]
  402dd0:	2b00      	cmp	r3, #0
  402dd2:	d102      	bne.n	402dda <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402dd4:	4b0e      	ldr	r3, [pc, #56]	; (402e10 <_sbrk+0x50>)
  402dd6:	4a0f      	ldr	r2, [pc, #60]	; (402e14 <_sbrk+0x54>)
  402dd8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402dda:	4b0d      	ldr	r3, [pc, #52]	; (402e10 <_sbrk+0x50>)
  402ddc:	681b      	ldr	r3, [r3, #0]
  402dde:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402de0:	68ba      	ldr	r2, [r7, #8]
  402de2:	687b      	ldr	r3, [r7, #4]
  402de4:	441a      	add	r2, r3
  402de6:	68fb      	ldr	r3, [r7, #12]
  402de8:	429a      	cmp	r2, r3
  402dea:	dd02      	ble.n	402df2 <_sbrk+0x32>
		return (caddr_t) -1;	
  402dec:	f04f 33ff 	mov.w	r3, #4294967295
  402df0:	e006      	b.n	402e00 <_sbrk+0x40>
	}

	heap += incr;
  402df2:	4b07      	ldr	r3, [pc, #28]	; (402e10 <_sbrk+0x50>)
  402df4:	681a      	ldr	r2, [r3, #0]
  402df6:	687b      	ldr	r3, [r7, #4]
  402df8:	4413      	add	r3, r2
  402dfa:	4a05      	ldr	r2, [pc, #20]	; (402e10 <_sbrk+0x50>)
  402dfc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402dfe:	68bb      	ldr	r3, [r7, #8]
}
  402e00:	4618      	mov	r0, r3
  402e02:	3714      	adds	r7, #20
  402e04:	46bd      	mov	sp, r7
  402e06:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e0a:	4770      	bx	lr
  402e0c:	2045fffc 	.word	0x2045fffc
  402e10:	20400a5c 	.word	0x20400a5c
  402e14:	20402d50 	.word	0x20402d50

00402e18 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402e18:	b480      	push	{r7}
  402e1a:	b083      	sub	sp, #12
  402e1c:	af00      	add	r7, sp, #0
  402e1e:	6078      	str	r0, [r7, #4]
	return -1;
  402e20:	f04f 33ff 	mov.w	r3, #4294967295
}
  402e24:	4618      	mov	r0, r3
  402e26:	370c      	adds	r7, #12
  402e28:	46bd      	mov	sp, r7
  402e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e2e:	4770      	bx	lr

00402e30 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402e30:	b480      	push	{r7}
  402e32:	b083      	sub	sp, #12
  402e34:	af00      	add	r7, sp, #0
  402e36:	6078      	str	r0, [r7, #4]
  402e38:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402e3a:	683b      	ldr	r3, [r7, #0]
  402e3c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402e40:	605a      	str	r2, [r3, #4]

	return 0;
  402e42:	2300      	movs	r3, #0
}
  402e44:	4618      	mov	r0, r3
  402e46:	370c      	adds	r7, #12
  402e48:	46bd      	mov	sp, r7
  402e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e4e:	4770      	bx	lr

00402e50 <_isatty>:

extern int _isatty(int file)
{
  402e50:	b480      	push	{r7}
  402e52:	b083      	sub	sp, #12
  402e54:	af00      	add	r7, sp, #0
  402e56:	6078      	str	r0, [r7, #4]
	return 1;
  402e58:	2301      	movs	r3, #1
}
  402e5a:	4618      	mov	r0, r3
  402e5c:	370c      	adds	r7, #12
  402e5e:	46bd      	mov	sp, r7
  402e60:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e64:	4770      	bx	lr

00402e66 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  402e66:	b480      	push	{r7}
  402e68:	b085      	sub	sp, #20
  402e6a:	af00      	add	r7, sp, #0
  402e6c:	60f8      	str	r0, [r7, #12]
  402e6e:	60b9      	str	r1, [r7, #8]
  402e70:	607a      	str	r2, [r7, #4]
	return 0;
  402e72:	2300      	movs	r3, #0
}
  402e74:	4618      	mov	r0, r3
  402e76:	3714      	adds	r7, #20
  402e78:	46bd      	mov	sp, r7
  402e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e7e:	4770      	bx	lr

00402e80 <__libc_init_array>:
  402e80:	b570      	push	{r4, r5, r6, lr}
  402e82:	4e0f      	ldr	r6, [pc, #60]	; (402ec0 <__libc_init_array+0x40>)
  402e84:	4d0f      	ldr	r5, [pc, #60]	; (402ec4 <__libc_init_array+0x44>)
  402e86:	1b76      	subs	r6, r6, r5
  402e88:	10b6      	asrs	r6, r6, #2
  402e8a:	bf18      	it	ne
  402e8c:	2400      	movne	r4, #0
  402e8e:	d005      	beq.n	402e9c <__libc_init_array+0x1c>
  402e90:	3401      	adds	r4, #1
  402e92:	f855 3b04 	ldr.w	r3, [r5], #4
  402e96:	4798      	blx	r3
  402e98:	42a6      	cmp	r6, r4
  402e9a:	d1f9      	bne.n	402e90 <__libc_init_array+0x10>
  402e9c:	4e0a      	ldr	r6, [pc, #40]	; (402ec8 <__libc_init_array+0x48>)
  402e9e:	4d0b      	ldr	r5, [pc, #44]	; (402ecc <__libc_init_array+0x4c>)
  402ea0:	1b76      	subs	r6, r6, r5
  402ea2:	f003 f8fd 	bl	4060a0 <_init>
  402ea6:	10b6      	asrs	r6, r6, #2
  402ea8:	bf18      	it	ne
  402eaa:	2400      	movne	r4, #0
  402eac:	d006      	beq.n	402ebc <__libc_init_array+0x3c>
  402eae:	3401      	adds	r4, #1
  402eb0:	f855 3b04 	ldr.w	r3, [r5], #4
  402eb4:	4798      	blx	r3
  402eb6:	42a6      	cmp	r6, r4
  402eb8:	d1f9      	bne.n	402eae <__libc_init_array+0x2e>
  402eba:	bd70      	pop	{r4, r5, r6, pc}
  402ebc:	bd70      	pop	{r4, r5, r6, pc}
  402ebe:	bf00      	nop
  402ec0:	004060ac 	.word	0x004060ac
  402ec4:	004060ac 	.word	0x004060ac
  402ec8:	004060b4 	.word	0x004060b4
  402ecc:	004060ac 	.word	0x004060ac

00402ed0 <iprintf>:
  402ed0:	b40f      	push	{r0, r1, r2, r3}
  402ed2:	b500      	push	{lr}
  402ed4:	4907      	ldr	r1, [pc, #28]	; (402ef4 <iprintf+0x24>)
  402ed6:	b083      	sub	sp, #12
  402ed8:	ab04      	add	r3, sp, #16
  402eda:	6808      	ldr	r0, [r1, #0]
  402edc:	f853 2b04 	ldr.w	r2, [r3], #4
  402ee0:	6881      	ldr	r1, [r0, #8]
  402ee2:	9301      	str	r3, [sp, #4]
  402ee4:	f000 fa3a 	bl	40335c <_vfiprintf_r>
  402ee8:	b003      	add	sp, #12
  402eea:	f85d eb04 	ldr.w	lr, [sp], #4
  402eee:	b004      	add	sp, #16
  402ef0:	4770      	bx	lr
  402ef2:	bf00      	nop
  402ef4:	2040000c 	.word	0x2040000c

00402ef8 <memset>:
  402ef8:	b470      	push	{r4, r5, r6}
  402efa:	0786      	lsls	r6, r0, #30
  402efc:	d046      	beq.n	402f8c <memset+0x94>
  402efe:	1e54      	subs	r4, r2, #1
  402f00:	2a00      	cmp	r2, #0
  402f02:	d041      	beq.n	402f88 <memset+0x90>
  402f04:	b2ca      	uxtb	r2, r1
  402f06:	4603      	mov	r3, r0
  402f08:	e002      	b.n	402f10 <memset+0x18>
  402f0a:	f114 34ff 	adds.w	r4, r4, #4294967295
  402f0e:	d33b      	bcc.n	402f88 <memset+0x90>
  402f10:	f803 2b01 	strb.w	r2, [r3], #1
  402f14:	079d      	lsls	r5, r3, #30
  402f16:	d1f8      	bne.n	402f0a <memset+0x12>
  402f18:	2c03      	cmp	r4, #3
  402f1a:	d92e      	bls.n	402f7a <memset+0x82>
  402f1c:	b2cd      	uxtb	r5, r1
  402f1e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402f22:	2c0f      	cmp	r4, #15
  402f24:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402f28:	d919      	bls.n	402f5e <memset+0x66>
  402f2a:	f103 0210 	add.w	r2, r3, #16
  402f2e:	4626      	mov	r6, r4
  402f30:	3e10      	subs	r6, #16
  402f32:	2e0f      	cmp	r6, #15
  402f34:	f842 5c10 	str.w	r5, [r2, #-16]
  402f38:	f842 5c0c 	str.w	r5, [r2, #-12]
  402f3c:	f842 5c08 	str.w	r5, [r2, #-8]
  402f40:	f842 5c04 	str.w	r5, [r2, #-4]
  402f44:	f102 0210 	add.w	r2, r2, #16
  402f48:	d8f2      	bhi.n	402f30 <memset+0x38>
  402f4a:	f1a4 0210 	sub.w	r2, r4, #16
  402f4e:	f022 020f 	bic.w	r2, r2, #15
  402f52:	f004 040f 	and.w	r4, r4, #15
  402f56:	3210      	adds	r2, #16
  402f58:	2c03      	cmp	r4, #3
  402f5a:	4413      	add	r3, r2
  402f5c:	d90d      	bls.n	402f7a <memset+0x82>
  402f5e:	461e      	mov	r6, r3
  402f60:	4622      	mov	r2, r4
  402f62:	3a04      	subs	r2, #4
  402f64:	2a03      	cmp	r2, #3
  402f66:	f846 5b04 	str.w	r5, [r6], #4
  402f6a:	d8fa      	bhi.n	402f62 <memset+0x6a>
  402f6c:	1f22      	subs	r2, r4, #4
  402f6e:	f022 0203 	bic.w	r2, r2, #3
  402f72:	3204      	adds	r2, #4
  402f74:	4413      	add	r3, r2
  402f76:	f004 0403 	and.w	r4, r4, #3
  402f7a:	b12c      	cbz	r4, 402f88 <memset+0x90>
  402f7c:	b2c9      	uxtb	r1, r1
  402f7e:	441c      	add	r4, r3
  402f80:	f803 1b01 	strb.w	r1, [r3], #1
  402f84:	429c      	cmp	r4, r3
  402f86:	d1fb      	bne.n	402f80 <memset+0x88>
  402f88:	bc70      	pop	{r4, r5, r6}
  402f8a:	4770      	bx	lr
  402f8c:	4614      	mov	r4, r2
  402f8e:	4603      	mov	r3, r0
  402f90:	e7c2      	b.n	402f18 <memset+0x20>
  402f92:	bf00      	nop

00402f94 <_puts_r>:
  402f94:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f96:	4605      	mov	r5, r0
  402f98:	b089      	sub	sp, #36	; 0x24
  402f9a:	4608      	mov	r0, r1
  402f9c:	460c      	mov	r4, r1
  402f9e:	f000 f92f 	bl	403200 <strlen>
  402fa2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402fa4:	4f21      	ldr	r7, [pc, #132]	; (40302c <_puts_r+0x98>)
  402fa6:	9404      	str	r4, [sp, #16]
  402fa8:	2601      	movs	r6, #1
  402faa:	1c44      	adds	r4, r0, #1
  402fac:	a904      	add	r1, sp, #16
  402fae:	2202      	movs	r2, #2
  402fb0:	9403      	str	r4, [sp, #12]
  402fb2:	9005      	str	r0, [sp, #20]
  402fb4:	68ac      	ldr	r4, [r5, #8]
  402fb6:	9706      	str	r7, [sp, #24]
  402fb8:	9607      	str	r6, [sp, #28]
  402fba:	9101      	str	r1, [sp, #4]
  402fbc:	9202      	str	r2, [sp, #8]
  402fbe:	b353      	cbz	r3, 403016 <_puts_r+0x82>
  402fc0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402fc2:	f013 0f01 	tst.w	r3, #1
  402fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fca:	b29a      	uxth	r2, r3
  402fcc:	d101      	bne.n	402fd2 <_puts_r+0x3e>
  402fce:	0590      	lsls	r0, r2, #22
  402fd0:	d525      	bpl.n	40301e <_puts_r+0x8a>
  402fd2:	0491      	lsls	r1, r2, #18
  402fd4:	d406      	bmi.n	402fe4 <_puts_r+0x50>
  402fd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402fd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402fdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  402fe0:	81a3      	strh	r3, [r4, #12]
  402fe2:	6662      	str	r2, [r4, #100]	; 0x64
  402fe4:	4628      	mov	r0, r5
  402fe6:	aa01      	add	r2, sp, #4
  402fe8:	4621      	mov	r1, r4
  402fea:	f001 fbb9 	bl	404760 <__sfvwrite_r>
  402fee:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402ff0:	2800      	cmp	r0, #0
  402ff2:	bf0c      	ite	eq
  402ff4:	250a      	moveq	r5, #10
  402ff6:	f04f 35ff 	movne.w	r5, #4294967295
  402ffa:	07da      	lsls	r2, r3, #31
  402ffc:	d402      	bmi.n	403004 <_puts_r+0x70>
  402ffe:	89a3      	ldrh	r3, [r4, #12]
  403000:	059b      	lsls	r3, r3, #22
  403002:	d502      	bpl.n	40300a <_puts_r+0x76>
  403004:	4628      	mov	r0, r5
  403006:	b009      	add	sp, #36	; 0x24
  403008:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40300a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40300c:	f001 fd5e 	bl	404acc <__retarget_lock_release_recursive>
  403010:	4628      	mov	r0, r5
  403012:	b009      	add	sp, #36	; 0x24
  403014:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403016:	4628      	mov	r0, r5
  403018:	f001 f996 	bl	404348 <__sinit>
  40301c:	e7d0      	b.n	402fc0 <_puts_r+0x2c>
  40301e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403020:	f001 fd52 	bl	404ac8 <__retarget_lock_acquire_recursive>
  403024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403028:	b29a      	uxth	r2, r3
  40302a:	e7d2      	b.n	402fd2 <_puts_r+0x3e>
  40302c:	00405f38 	.word	0x00405f38

00403030 <puts>:
  403030:	4b02      	ldr	r3, [pc, #8]	; (40303c <puts+0xc>)
  403032:	4601      	mov	r1, r0
  403034:	6818      	ldr	r0, [r3, #0]
  403036:	f7ff bfad 	b.w	402f94 <_puts_r>
  40303a:	bf00      	nop
  40303c:	2040000c 	.word	0x2040000c

00403040 <setbuf>:
  403040:	2900      	cmp	r1, #0
  403042:	bf0c      	ite	eq
  403044:	2202      	moveq	r2, #2
  403046:	2200      	movne	r2, #0
  403048:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40304c:	f000 b800 	b.w	403050 <setvbuf>

00403050 <setvbuf>:
  403050:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403054:	4c61      	ldr	r4, [pc, #388]	; (4031dc <setvbuf+0x18c>)
  403056:	6825      	ldr	r5, [r4, #0]
  403058:	b083      	sub	sp, #12
  40305a:	4604      	mov	r4, r0
  40305c:	460f      	mov	r7, r1
  40305e:	4690      	mov	r8, r2
  403060:	461e      	mov	r6, r3
  403062:	b115      	cbz	r5, 40306a <setvbuf+0x1a>
  403064:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403066:	2b00      	cmp	r3, #0
  403068:	d064      	beq.n	403134 <setvbuf+0xe4>
  40306a:	f1b8 0f02 	cmp.w	r8, #2
  40306e:	d006      	beq.n	40307e <setvbuf+0x2e>
  403070:	f1b8 0f01 	cmp.w	r8, #1
  403074:	f200 809f 	bhi.w	4031b6 <setvbuf+0x166>
  403078:	2e00      	cmp	r6, #0
  40307a:	f2c0 809c 	blt.w	4031b6 <setvbuf+0x166>
  40307e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403080:	07d8      	lsls	r0, r3, #31
  403082:	d534      	bpl.n	4030ee <setvbuf+0x9e>
  403084:	4621      	mov	r1, r4
  403086:	4628      	mov	r0, r5
  403088:	f001 f906 	bl	404298 <_fflush_r>
  40308c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40308e:	b141      	cbz	r1, 4030a2 <setvbuf+0x52>
  403090:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403094:	4299      	cmp	r1, r3
  403096:	d002      	beq.n	40309e <setvbuf+0x4e>
  403098:	4628      	mov	r0, r5
  40309a:	f001 fa7b 	bl	404594 <_free_r>
  40309e:	2300      	movs	r3, #0
  4030a0:	6323      	str	r3, [r4, #48]	; 0x30
  4030a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4030a6:	2200      	movs	r2, #0
  4030a8:	61a2      	str	r2, [r4, #24]
  4030aa:	6062      	str	r2, [r4, #4]
  4030ac:	061a      	lsls	r2, r3, #24
  4030ae:	d43a      	bmi.n	403126 <setvbuf+0xd6>
  4030b0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4030b4:	f023 0303 	bic.w	r3, r3, #3
  4030b8:	f1b8 0f02 	cmp.w	r8, #2
  4030bc:	81a3      	strh	r3, [r4, #12]
  4030be:	d01d      	beq.n	4030fc <setvbuf+0xac>
  4030c0:	ab01      	add	r3, sp, #4
  4030c2:	466a      	mov	r2, sp
  4030c4:	4621      	mov	r1, r4
  4030c6:	4628      	mov	r0, r5
  4030c8:	f001 fd02 	bl	404ad0 <__swhatbuf_r>
  4030cc:	89a3      	ldrh	r3, [r4, #12]
  4030ce:	4318      	orrs	r0, r3
  4030d0:	81a0      	strh	r0, [r4, #12]
  4030d2:	2e00      	cmp	r6, #0
  4030d4:	d132      	bne.n	40313c <setvbuf+0xec>
  4030d6:	9e00      	ldr	r6, [sp, #0]
  4030d8:	4630      	mov	r0, r6
  4030da:	f001 fd71 	bl	404bc0 <malloc>
  4030de:	4607      	mov	r7, r0
  4030e0:	2800      	cmp	r0, #0
  4030e2:	d06b      	beq.n	4031bc <setvbuf+0x16c>
  4030e4:	89a3      	ldrh	r3, [r4, #12]
  4030e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4030ea:	81a3      	strh	r3, [r4, #12]
  4030ec:	e028      	b.n	403140 <setvbuf+0xf0>
  4030ee:	89a3      	ldrh	r3, [r4, #12]
  4030f0:	0599      	lsls	r1, r3, #22
  4030f2:	d4c7      	bmi.n	403084 <setvbuf+0x34>
  4030f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4030f6:	f001 fce7 	bl	404ac8 <__retarget_lock_acquire_recursive>
  4030fa:	e7c3      	b.n	403084 <setvbuf+0x34>
  4030fc:	2500      	movs	r5, #0
  4030fe:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403100:	2600      	movs	r6, #0
  403102:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403106:	f043 0302 	orr.w	r3, r3, #2
  40310a:	2001      	movs	r0, #1
  40310c:	60a6      	str	r6, [r4, #8]
  40310e:	07ce      	lsls	r6, r1, #31
  403110:	81a3      	strh	r3, [r4, #12]
  403112:	6022      	str	r2, [r4, #0]
  403114:	6122      	str	r2, [r4, #16]
  403116:	6160      	str	r0, [r4, #20]
  403118:	d401      	bmi.n	40311e <setvbuf+0xce>
  40311a:	0598      	lsls	r0, r3, #22
  40311c:	d53e      	bpl.n	40319c <setvbuf+0x14c>
  40311e:	4628      	mov	r0, r5
  403120:	b003      	add	sp, #12
  403122:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403126:	6921      	ldr	r1, [r4, #16]
  403128:	4628      	mov	r0, r5
  40312a:	f001 fa33 	bl	404594 <_free_r>
  40312e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403132:	e7bd      	b.n	4030b0 <setvbuf+0x60>
  403134:	4628      	mov	r0, r5
  403136:	f001 f907 	bl	404348 <__sinit>
  40313a:	e796      	b.n	40306a <setvbuf+0x1a>
  40313c:	2f00      	cmp	r7, #0
  40313e:	d0cb      	beq.n	4030d8 <setvbuf+0x88>
  403140:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403142:	2b00      	cmp	r3, #0
  403144:	d033      	beq.n	4031ae <setvbuf+0x15e>
  403146:	9b00      	ldr	r3, [sp, #0]
  403148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40314c:	6027      	str	r7, [r4, #0]
  40314e:	429e      	cmp	r6, r3
  403150:	bf1c      	itt	ne
  403152:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403156:	81a2      	strhne	r2, [r4, #12]
  403158:	f1b8 0f01 	cmp.w	r8, #1
  40315c:	bf04      	itt	eq
  40315e:	f042 0201 	orreq.w	r2, r2, #1
  403162:	81a2      	strheq	r2, [r4, #12]
  403164:	b292      	uxth	r2, r2
  403166:	f012 0308 	ands.w	r3, r2, #8
  40316a:	6127      	str	r7, [r4, #16]
  40316c:	6166      	str	r6, [r4, #20]
  40316e:	d00e      	beq.n	40318e <setvbuf+0x13e>
  403170:	07d1      	lsls	r1, r2, #31
  403172:	d51a      	bpl.n	4031aa <setvbuf+0x15a>
  403174:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403176:	4276      	negs	r6, r6
  403178:	2300      	movs	r3, #0
  40317a:	f015 0501 	ands.w	r5, r5, #1
  40317e:	61a6      	str	r6, [r4, #24]
  403180:	60a3      	str	r3, [r4, #8]
  403182:	d009      	beq.n	403198 <setvbuf+0x148>
  403184:	2500      	movs	r5, #0
  403186:	4628      	mov	r0, r5
  403188:	b003      	add	sp, #12
  40318a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40318e:	60a3      	str	r3, [r4, #8]
  403190:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403192:	f015 0501 	ands.w	r5, r5, #1
  403196:	d1f5      	bne.n	403184 <setvbuf+0x134>
  403198:	0593      	lsls	r3, r2, #22
  40319a:	d4c0      	bmi.n	40311e <setvbuf+0xce>
  40319c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40319e:	f001 fc95 	bl	404acc <__retarget_lock_release_recursive>
  4031a2:	4628      	mov	r0, r5
  4031a4:	b003      	add	sp, #12
  4031a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4031aa:	60a6      	str	r6, [r4, #8]
  4031ac:	e7f0      	b.n	403190 <setvbuf+0x140>
  4031ae:	4628      	mov	r0, r5
  4031b0:	f001 f8ca 	bl	404348 <__sinit>
  4031b4:	e7c7      	b.n	403146 <setvbuf+0xf6>
  4031b6:	f04f 35ff 	mov.w	r5, #4294967295
  4031ba:	e7b0      	b.n	40311e <setvbuf+0xce>
  4031bc:	f8dd 9000 	ldr.w	r9, [sp]
  4031c0:	45b1      	cmp	r9, r6
  4031c2:	d004      	beq.n	4031ce <setvbuf+0x17e>
  4031c4:	4648      	mov	r0, r9
  4031c6:	f001 fcfb 	bl	404bc0 <malloc>
  4031ca:	4607      	mov	r7, r0
  4031cc:	b920      	cbnz	r0, 4031d8 <setvbuf+0x188>
  4031ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031d2:	f04f 35ff 	mov.w	r5, #4294967295
  4031d6:	e792      	b.n	4030fe <setvbuf+0xae>
  4031d8:	464e      	mov	r6, r9
  4031da:	e783      	b.n	4030e4 <setvbuf+0x94>
  4031dc:	2040000c 	.word	0x2040000c
	...

00403200 <strlen>:
  403200:	f890 f000 	pld	[r0]
  403204:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403208:	f020 0107 	bic.w	r1, r0, #7
  40320c:	f06f 0c00 	mvn.w	ip, #0
  403210:	f010 0407 	ands.w	r4, r0, #7
  403214:	f891 f020 	pld	[r1, #32]
  403218:	f040 8049 	bne.w	4032ae <strlen+0xae>
  40321c:	f04f 0400 	mov.w	r4, #0
  403220:	f06f 0007 	mvn.w	r0, #7
  403224:	e9d1 2300 	ldrd	r2, r3, [r1]
  403228:	f891 f040 	pld	[r1, #64]	; 0x40
  40322c:	f100 0008 	add.w	r0, r0, #8
  403230:	fa82 f24c 	uadd8	r2, r2, ip
  403234:	faa4 f28c 	sel	r2, r4, ip
  403238:	fa83 f34c 	uadd8	r3, r3, ip
  40323c:	faa2 f38c 	sel	r3, r2, ip
  403240:	bb4b      	cbnz	r3, 403296 <strlen+0x96>
  403242:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403246:	fa82 f24c 	uadd8	r2, r2, ip
  40324a:	f100 0008 	add.w	r0, r0, #8
  40324e:	faa4 f28c 	sel	r2, r4, ip
  403252:	fa83 f34c 	uadd8	r3, r3, ip
  403256:	faa2 f38c 	sel	r3, r2, ip
  40325a:	b9e3      	cbnz	r3, 403296 <strlen+0x96>
  40325c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403260:	fa82 f24c 	uadd8	r2, r2, ip
  403264:	f100 0008 	add.w	r0, r0, #8
  403268:	faa4 f28c 	sel	r2, r4, ip
  40326c:	fa83 f34c 	uadd8	r3, r3, ip
  403270:	faa2 f38c 	sel	r3, r2, ip
  403274:	b97b      	cbnz	r3, 403296 <strlen+0x96>
  403276:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40327a:	f101 0120 	add.w	r1, r1, #32
  40327e:	fa82 f24c 	uadd8	r2, r2, ip
  403282:	f100 0008 	add.w	r0, r0, #8
  403286:	faa4 f28c 	sel	r2, r4, ip
  40328a:	fa83 f34c 	uadd8	r3, r3, ip
  40328e:	faa2 f38c 	sel	r3, r2, ip
  403292:	2b00      	cmp	r3, #0
  403294:	d0c6      	beq.n	403224 <strlen+0x24>
  403296:	2a00      	cmp	r2, #0
  403298:	bf04      	itt	eq
  40329a:	3004      	addeq	r0, #4
  40329c:	461a      	moveq	r2, r3
  40329e:	ba12      	rev	r2, r2
  4032a0:	fab2 f282 	clz	r2, r2
  4032a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4032a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4032ac:	4770      	bx	lr
  4032ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4032b2:	f004 0503 	and.w	r5, r4, #3
  4032b6:	f1c4 0000 	rsb	r0, r4, #0
  4032ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4032be:	f014 0f04 	tst.w	r4, #4
  4032c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4032c6:	fa0c f505 	lsl.w	r5, ip, r5
  4032ca:	ea62 0205 	orn	r2, r2, r5
  4032ce:	bf1c      	itt	ne
  4032d0:	ea63 0305 	ornne	r3, r3, r5
  4032d4:	4662      	movne	r2, ip
  4032d6:	f04f 0400 	mov.w	r4, #0
  4032da:	e7a9      	b.n	403230 <strlen+0x30>

004032dc <__sprint_r.part.0>:
  4032dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032e0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4032e2:	049c      	lsls	r4, r3, #18
  4032e4:	4693      	mov	fp, r2
  4032e6:	d52f      	bpl.n	403348 <__sprint_r.part.0+0x6c>
  4032e8:	6893      	ldr	r3, [r2, #8]
  4032ea:	6812      	ldr	r2, [r2, #0]
  4032ec:	b353      	cbz	r3, 403344 <__sprint_r.part.0+0x68>
  4032ee:	460e      	mov	r6, r1
  4032f0:	4607      	mov	r7, r0
  4032f2:	f102 0908 	add.w	r9, r2, #8
  4032f6:	e919 0420 	ldmdb	r9, {r5, sl}
  4032fa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4032fe:	d017      	beq.n	403330 <__sprint_r.part.0+0x54>
  403300:	3d04      	subs	r5, #4
  403302:	2400      	movs	r4, #0
  403304:	e001      	b.n	40330a <__sprint_r.part.0+0x2e>
  403306:	45a0      	cmp	r8, r4
  403308:	d010      	beq.n	40332c <__sprint_r.part.0+0x50>
  40330a:	4632      	mov	r2, r6
  40330c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403310:	4638      	mov	r0, r7
  403312:	f001 f8bb 	bl	40448c <_fputwc_r>
  403316:	1c43      	adds	r3, r0, #1
  403318:	f104 0401 	add.w	r4, r4, #1
  40331c:	d1f3      	bne.n	403306 <__sprint_r.part.0+0x2a>
  40331e:	2300      	movs	r3, #0
  403320:	f8cb 3008 	str.w	r3, [fp, #8]
  403324:	f8cb 3004 	str.w	r3, [fp, #4]
  403328:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40332c:	f8db 3008 	ldr.w	r3, [fp, #8]
  403330:	f02a 0a03 	bic.w	sl, sl, #3
  403334:	eba3 030a 	sub.w	r3, r3, sl
  403338:	f8cb 3008 	str.w	r3, [fp, #8]
  40333c:	f109 0908 	add.w	r9, r9, #8
  403340:	2b00      	cmp	r3, #0
  403342:	d1d8      	bne.n	4032f6 <__sprint_r.part.0+0x1a>
  403344:	2000      	movs	r0, #0
  403346:	e7ea      	b.n	40331e <__sprint_r.part.0+0x42>
  403348:	f001 fa0a 	bl	404760 <__sfvwrite_r>
  40334c:	2300      	movs	r3, #0
  40334e:	f8cb 3008 	str.w	r3, [fp, #8]
  403352:	f8cb 3004 	str.w	r3, [fp, #4]
  403356:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40335a:	bf00      	nop

0040335c <_vfiprintf_r>:
  40335c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403360:	b0ad      	sub	sp, #180	; 0xb4
  403362:	461d      	mov	r5, r3
  403364:	468b      	mov	fp, r1
  403366:	4690      	mov	r8, r2
  403368:	9307      	str	r3, [sp, #28]
  40336a:	9006      	str	r0, [sp, #24]
  40336c:	b118      	cbz	r0, 403376 <_vfiprintf_r+0x1a>
  40336e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403370:	2b00      	cmp	r3, #0
  403372:	f000 80f3 	beq.w	40355c <_vfiprintf_r+0x200>
  403376:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40337a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40337e:	07df      	lsls	r7, r3, #31
  403380:	b281      	uxth	r1, r0
  403382:	d402      	bmi.n	40338a <_vfiprintf_r+0x2e>
  403384:	058e      	lsls	r6, r1, #22
  403386:	f140 80fc 	bpl.w	403582 <_vfiprintf_r+0x226>
  40338a:	048c      	lsls	r4, r1, #18
  40338c:	d40a      	bmi.n	4033a4 <_vfiprintf_r+0x48>
  40338e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403392:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403396:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40339a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40339e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4033a2:	b289      	uxth	r1, r1
  4033a4:	0708      	lsls	r0, r1, #28
  4033a6:	f140 80b3 	bpl.w	403510 <_vfiprintf_r+0x1b4>
  4033aa:	f8db 3010 	ldr.w	r3, [fp, #16]
  4033ae:	2b00      	cmp	r3, #0
  4033b0:	f000 80ae 	beq.w	403510 <_vfiprintf_r+0x1b4>
  4033b4:	f001 031a 	and.w	r3, r1, #26
  4033b8:	2b0a      	cmp	r3, #10
  4033ba:	f000 80b5 	beq.w	403528 <_vfiprintf_r+0x1cc>
  4033be:	2300      	movs	r3, #0
  4033c0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4033c4:	930b      	str	r3, [sp, #44]	; 0x2c
  4033c6:	9311      	str	r3, [sp, #68]	; 0x44
  4033c8:	9310      	str	r3, [sp, #64]	; 0x40
  4033ca:	9303      	str	r3, [sp, #12]
  4033cc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4033d0:	46ca      	mov	sl, r9
  4033d2:	f8cd b010 	str.w	fp, [sp, #16]
  4033d6:	f898 3000 	ldrb.w	r3, [r8]
  4033da:	4644      	mov	r4, r8
  4033dc:	b1fb      	cbz	r3, 40341e <_vfiprintf_r+0xc2>
  4033de:	2b25      	cmp	r3, #37	; 0x25
  4033e0:	d102      	bne.n	4033e8 <_vfiprintf_r+0x8c>
  4033e2:	e01c      	b.n	40341e <_vfiprintf_r+0xc2>
  4033e4:	2b25      	cmp	r3, #37	; 0x25
  4033e6:	d003      	beq.n	4033f0 <_vfiprintf_r+0x94>
  4033e8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4033ec:	2b00      	cmp	r3, #0
  4033ee:	d1f9      	bne.n	4033e4 <_vfiprintf_r+0x88>
  4033f0:	eba4 0508 	sub.w	r5, r4, r8
  4033f4:	b19d      	cbz	r5, 40341e <_vfiprintf_r+0xc2>
  4033f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4033f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4033fa:	f8ca 8000 	str.w	r8, [sl]
  4033fe:	3301      	adds	r3, #1
  403400:	442a      	add	r2, r5
  403402:	2b07      	cmp	r3, #7
  403404:	f8ca 5004 	str.w	r5, [sl, #4]
  403408:	9211      	str	r2, [sp, #68]	; 0x44
  40340a:	9310      	str	r3, [sp, #64]	; 0x40
  40340c:	dd7a      	ble.n	403504 <_vfiprintf_r+0x1a8>
  40340e:	2a00      	cmp	r2, #0
  403410:	f040 84b0 	bne.w	403d74 <_vfiprintf_r+0xa18>
  403414:	9b03      	ldr	r3, [sp, #12]
  403416:	9210      	str	r2, [sp, #64]	; 0x40
  403418:	442b      	add	r3, r5
  40341a:	46ca      	mov	sl, r9
  40341c:	9303      	str	r3, [sp, #12]
  40341e:	7823      	ldrb	r3, [r4, #0]
  403420:	2b00      	cmp	r3, #0
  403422:	f000 83e0 	beq.w	403be6 <_vfiprintf_r+0x88a>
  403426:	2000      	movs	r0, #0
  403428:	f04f 0300 	mov.w	r3, #0
  40342c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403430:	f104 0801 	add.w	r8, r4, #1
  403434:	7862      	ldrb	r2, [r4, #1]
  403436:	4605      	mov	r5, r0
  403438:	4606      	mov	r6, r0
  40343a:	4603      	mov	r3, r0
  40343c:	f04f 34ff 	mov.w	r4, #4294967295
  403440:	f108 0801 	add.w	r8, r8, #1
  403444:	f1a2 0120 	sub.w	r1, r2, #32
  403448:	2958      	cmp	r1, #88	; 0x58
  40344a:	f200 82de 	bhi.w	403a0a <_vfiprintf_r+0x6ae>
  40344e:	e8df f011 	tbh	[pc, r1, lsl #1]
  403452:	0221      	.short	0x0221
  403454:	02dc02dc 	.word	0x02dc02dc
  403458:	02dc0229 	.word	0x02dc0229
  40345c:	02dc02dc 	.word	0x02dc02dc
  403460:	02dc02dc 	.word	0x02dc02dc
  403464:	028902dc 	.word	0x028902dc
  403468:	02dc0295 	.word	0x02dc0295
  40346c:	02bd00a2 	.word	0x02bd00a2
  403470:	019f02dc 	.word	0x019f02dc
  403474:	01a401a4 	.word	0x01a401a4
  403478:	01a401a4 	.word	0x01a401a4
  40347c:	01a401a4 	.word	0x01a401a4
  403480:	01a401a4 	.word	0x01a401a4
  403484:	02dc01a4 	.word	0x02dc01a4
  403488:	02dc02dc 	.word	0x02dc02dc
  40348c:	02dc02dc 	.word	0x02dc02dc
  403490:	02dc02dc 	.word	0x02dc02dc
  403494:	02dc02dc 	.word	0x02dc02dc
  403498:	01b202dc 	.word	0x01b202dc
  40349c:	02dc02dc 	.word	0x02dc02dc
  4034a0:	02dc02dc 	.word	0x02dc02dc
  4034a4:	02dc02dc 	.word	0x02dc02dc
  4034a8:	02dc02dc 	.word	0x02dc02dc
  4034ac:	02dc02dc 	.word	0x02dc02dc
  4034b0:	02dc0197 	.word	0x02dc0197
  4034b4:	02dc02dc 	.word	0x02dc02dc
  4034b8:	02dc02dc 	.word	0x02dc02dc
  4034bc:	02dc019b 	.word	0x02dc019b
  4034c0:	025302dc 	.word	0x025302dc
  4034c4:	02dc02dc 	.word	0x02dc02dc
  4034c8:	02dc02dc 	.word	0x02dc02dc
  4034cc:	02dc02dc 	.word	0x02dc02dc
  4034d0:	02dc02dc 	.word	0x02dc02dc
  4034d4:	02dc02dc 	.word	0x02dc02dc
  4034d8:	021b025a 	.word	0x021b025a
  4034dc:	02dc02dc 	.word	0x02dc02dc
  4034e0:	026e02dc 	.word	0x026e02dc
  4034e4:	02dc021b 	.word	0x02dc021b
  4034e8:	027302dc 	.word	0x027302dc
  4034ec:	01f502dc 	.word	0x01f502dc
  4034f0:	02090182 	.word	0x02090182
  4034f4:	02dc02d7 	.word	0x02dc02d7
  4034f8:	02dc029a 	.word	0x02dc029a
  4034fc:	02dc00a7 	.word	0x02dc00a7
  403500:	022e02dc 	.word	0x022e02dc
  403504:	f10a 0a08 	add.w	sl, sl, #8
  403508:	9b03      	ldr	r3, [sp, #12]
  40350a:	442b      	add	r3, r5
  40350c:	9303      	str	r3, [sp, #12]
  40350e:	e786      	b.n	40341e <_vfiprintf_r+0xc2>
  403510:	4659      	mov	r1, fp
  403512:	9806      	ldr	r0, [sp, #24]
  403514:	f000 fdac 	bl	404070 <__swsetup_r>
  403518:	bb18      	cbnz	r0, 403562 <_vfiprintf_r+0x206>
  40351a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40351e:	f001 031a 	and.w	r3, r1, #26
  403522:	2b0a      	cmp	r3, #10
  403524:	f47f af4b 	bne.w	4033be <_vfiprintf_r+0x62>
  403528:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40352c:	2b00      	cmp	r3, #0
  40352e:	f6ff af46 	blt.w	4033be <_vfiprintf_r+0x62>
  403532:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403536:	07db      	lsls	r3, r3, #31
  403538:	d405      	bmi.n	403546 <_vfiprintf_r+0x1ea>
  40353a:	058f      	lsls	r7, r1, #22
  40353c:	d403      	bmi.n	403546 <_vfiprintf_r+0x1ea>
  40353e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403542:	f001 fac3 	bl	404acc <__retarget_lock_release_recursive>
  403546:	462b      	mov	r3, r5
  403548:	4642      	mov	r2, r8
  40354a:	4659      	mov	r1, fp
  40354c:	9806      	ldr	r0, [sp, #24]
  40354e:	f000 fd4d 	bl	403fec <__sbprintf>
  403552:	9003      	str	r0, [sp, #12]
  403554:	9803      	ldr	r0, [sp, #12]
  403556:	b02d      	add	sp, #180	; 0xb4
  403558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40355c:	f000 fef4 	bl	404348 <__sinit>
  403560:	e709      	b.n	403376 <_vfiprintf_r+0x1a>
  403562:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403566:	07d9      	lsls	r1, r3, #31
  403568:	d404      	bmi.n	403574 <_vfiprintf_r+0x218>
  40356a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40356e:	059a      	lsls	r2, r3, #22
  403570:	f140 84aa 	bpl.w	403ec8 <_vfiprintf_r+0xb6c>
  403574:	f04f 33ff 	mov.w	r3, #4294967295
  403578:	9303      	str	r3, [sp, #12]
  40357a:	9803      	ldr	r0, [sp, #12]
  40357c:	b02d      	add	sp, #180	; 0xb4
  40357e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403582:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403586:	f001 fa9f 	bl	404ac8 <__retarget_lock_acquire_recursive>
  40358a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40358e:	b281      	uxth	r1, r0
  403590:	e6fb      	b.n	40338a <_vfiprintf_r+0x2e>
  403592:	4276      	negs	r6, r6
  403594:	9207      	str	r2, [sp, #28]
  403596:	f043 0304 	orr.w	r3, r3, #4
  40359a:	f898 2000 	ldrb.w	r2, [r8]
  40359e:	e74f      	b.n	403440 <_vfiprintf_r+0xe4>
  4035a0:	9608      	str	r6, [sp, #32]
  4035a2:	069e      	lsls	r6, r3, #26
  4035a4:	f100 8450 	bmi.w	403e48 <_vfiprintf_r+0xaec>
  4035a8:	9907      	ldr	r1, [sp, #28]
  4035aa:	06dd      	lsls	r5, r3, #27
  4035ac:	460a      	mov	r2, r1
  4035ae:	f100 83ef 	bmi.w	403d90 <_vfiprintf_r+0xa34>
  4035b2:	0658      	lsls	r0, r3, #25
  4035b4:	f140 83ec 	bpl.w	403d90 <_vfiprintf_r+0xa34>
  4035b8:	880e      	ldrh	r6, [r1, #0]
  4035ba:	3104      	adds	r1, #4
  4035bc:	2700      	movs	r7, #0
  4035be:	2201      	movs	r2, #1
  4035c0:	9107      	str	r1, [sp, #28]
  4035c2:	f04f 0100 	mov.w	r1, #0
  4035c6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4035ca:	2500      	movs	r5, #0
  4035cc:	1c61      	adds	r1, r4, #1
  4035ce:	f000 8116 	beq.w	4037fe <_vfiprintf_r+0x4a2>
  4035d2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4035d6:	9102      	str	r1, [sp, #8]
  4035d8:	ea56 0107 	orrs.w	r1, r6, r7
  4035dc:	f040 8114 	bne.w	403808 <_vfiprintf_r+0x4ac>
  4035e0:	2c00      	cmp	r4, #0
  4035e2:	f040 835c 	bne.w	403c9e <_vfiprintf_r+0x942>
  4035e6:	2a00      	cmp	r2, #0
  4035e8:	f040 83b7 	bne.w	403d5a <_vfiprintf_r+0x9fe>
  4035ec:	f013 0301 	ands.w	r3, r3, #1
  4035f0:	9305      	str	r3, [sp, #20]
  4035f2:	f000 8457 	beq.w	403ea4 <_vfiprintf_r+0xb48>
  4035f6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4035fa:	2330      	movs	r3, #48	; 0x30
  4035fc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403600:	9b05      	ldr	r3, [sp, #20]
  403602:	42a3      	cmp	r3, r4
  403604:	bfb8      	it	lt
  403606:	4623      	movlt	r3, r4
  403608:	9301      	str	r3, [sp, #4]
  40360a:	b10d      	cbz	r5, 403610 <_vfiprintf_r+0x2b4>
  40360c:	3301      	adds	r3, #1
  40360e:	9301      	str	r3, [sp, #4]
  403610:	9b02      	ldr	r3, [sp, #8]
  403612:	f013 0302 	ands.w	r3, r3, #2
  403616:	9309      	str	r3, [sp, #36]	; 0x24
  403618:	d002      	beq.n	403620 <_vfiprintf_r+0x2c4>
  40361a:	9b01      	ldr	r3, [sp, #4]
  40361c:	3302      	adds	r3, #2
  40361e:	9301      	str	r3, [sp, #4]
  403620:	9b02      	ldr	r3, [sp, #8]
  403622:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403626:	930a      	str	r3, [sp, #40]	; 0x28
  403628:	f040 8217 	bne.w	403a5a <_vfiprintf_r+0x6fe>
  40362c:	9b08      	ldr	r3, [sp, #32]
  40362e:	9a01      	ldr	r2, [sp, #4]
  403630:	1a9d      	subs	r5, r3, r2
  403632:	2d00      	cmp	r5, #0
  403634:	f340 8211 	ble.w	403a5a <_vfiprintf_r+0x6fe>
  403638:	2d10      	cmp	r5, #16
  40363a:	f340 8490 	ble.w	403f5e <_vfiprintf_r+0xc02>
  40363e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403640:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403642:	4ec4      	ldr	r6, [pc, #784]	; (403954 <_vfiprintf_r+0x5f8>)
  403644:	46d6      	mov	lr, sl
  403646:	2710      	movs	r7, #16
  403648:	46a2      	mov	sl, r4
  40364a:	4619      	mov	r1, r3
  40364c:	9c06      	ldr	r4, [sp, #24]
  40364e:	e007      	b.n	403660 <_vfiprintf_r+0x304>
  403650:	f101 0c02 	add.w	ip, r1, #2
  403654:	f10e 0e08 	add.w	lr, lr, #8
  403658:	4601      	mov	r1, r0
  40365a:	3d10      	subs	r5, #16
  40365c:	2d10      	cmp	r5, #16
  40365e:	dd11      	ble.n	403684 <_vfiprintf_r+0x328>
  403660:	1c48      	adds	r0, r1, #1
  403662:	3210      	adds	r2, #16
  403664:	2807      	cmp	r0, #7
  403666:	9211      	str	r2, [sp, #68]	; 0x44
  403668:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40366c:	9010      	str	r0, [sp, #64]	; 0x40
  40366e:	ddef      	ble.n	403650 <_vfiprintf_r+0x2f4>
  403670:	2a00      	cmp	r2, #0
  403672:	f040 81e4 	bne.w	403a3e <_vfiprintf_r+0x6e2>
  403676:	3d10      	subs	r5, #16
  403678:	2d10      	cmp	r5, #16
  40367a:	4611      	mov	r1, r2
  40367c:	f04f 0c01 	mov.w	ip, #1
  403680:	46ce      	mov	lr, r9
  403682:	dced      	bgt.n	403660 <_vfiprintf_r+0x304>
  403684:	4654      	mov	r4, sl
  403686:	4661      	mov	r1, ip
  403688:	46f2      	mov	sl, lr
  40368a:	442a      	add	r2, r5
  40368c:	2907      	cmp	r1, #7
  40368e:	9211      	str	r2, [sp, #68]	; 0x44
  403690:	f8ca 6000 	str.w	r6, [sl]
  403694:	f8ca 5004 	str.w	r5, [sl, #4]
  403698:	9110      	str	r1, [sp, #64]	; 0x40
  40369a:	f300 82ec 	bgt.w	403c76 <_vfiprintf_r+0x91a>
  40369e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4036a2:	f10a 0a08 	add.w	sl, sl, #8
  4036a6:	1c48      	adds	r0, r1, #1
  4036a8:	2d00      	cmp	r5, #0
  4036aa:	f040 81de 	bne.w	403a6a <_vfiprintf_r+0x70e>
  4036ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4036b0:	2b00      	cmp	r3, #0
  4036b2:	f000 81f8 	beq.w	403aa6 <_vfiprintf_r+0x74a>
  4036b6:	3202      	adds	r2, #2
  4036b8:	a90e      	add	r1, sp, #56	; 0x38
  4036ba:	2302      	movs	r3, #2
  4036bc:	2807      	cmp	r0, #7
  4036be:	9211      	str	r2, [sp, #68]	; 0x44
  4036c0:	9010      	str	r0, [sp, #64]	; 0x40
  4036c2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4036c6:	f340 81ea 	ble.w	403a9e <_vfiprintf_r+0x742>
  4036ca:	2a00      	cmp	r2, #0
  4036cc:	f040 838c 	bne.w	403de8 <_vfiprintf_r+0xa8c>
  4036d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036d2:	2b80      	cmp	r3, #128	; 0x80
  4036d4:	f04f 0001 	mov.w	r0, #1
  4036d8:	4611      	mov	r1, r2
  4036da:	46ca      	mov	sl, r9
  4036dc:	f040 81e7 	bne.w	403aae <_vfiprintf_r+0x752>
  4036e0:	9b08      	ldr	r3, [sp, #32]
  4036e2:	9d01      	ldr	r5, [sp, #4]
  4036e4:	1b5e      	subs	r6, r3, r5
  4036e6:	2e00      	cmp	r6, #0
  4036e8:	f340 81e1 	ble.w	403aae <_vfiprintf_r+0x752>
  4036ec:	2e10      	cmp	r6, #16
  4036ee:	4d9a      	ldr	r5, [pc, #616]	; (403958 <_vfiprintf_r+0x5fc>)
  4036f0:	f340 8450 	ble.w	403f94 <_vfiprintf_r+0xc38>
  4036f4:	46d4      	mov	ip, sl
  4036f6:	2710      	movs	r7, #16
  4036f8:	46a2      	mov	sl, r4
  4036fa:	9c06      	ldr	r4, [sp, #24]
  4036fc:	e007      	b.n	40370e <_vfiprintf_r+0x3b2>
  4036fe:	f101 0e02 	add.w	lr, r1, #2
  403702:	f10c 0c08 	add.w	ip, ip, #8
  403706:	4601      	mov	r1, r0
  403708:	3e10      	subs	r6, #16
  40370a:	2e10      	cmp	r6, #16
  40370c:	dd11      	ble.n	403732 <_vfiprintf_r+0x3d6>
  40370e:	1c48      	adds	r0, r1, #1
  403710:	3210      	adds	r2, #16
  403712:	2807      	cmp	r0, #7
  403714:	9211      	str	r2, [sp, #68]	; 0x44
  403716:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40371a:	9010      	str	r0, [sp, #64]	; 0x40
  40371c:	ddef      	ble.n	4036fe <_vfiprintf_r+0x3a2>
  40371e:	2a00      	cmp	r2, #0
  403720:	f040 829d 	bne.w	403c5e <_vfiprintf_r+0x902>
  403724:	3e10      	subs	r6, #16
  403726:	2e10      	cmp	r6, #16
  403728:	f04f 0e01 	mov.w	lr, #1
  40372c:	4611      	mov	r1, r2
  40372e:	46cc      	mov	ip, r9
  403730:	dced      	bgt.n	40370e <_vfiprintf_r+0x3b2>
  403732:	4654      	mov	r4, sl
  403734:	46e2      	mov	sl, ip
  403736:	4432      	add	r2, r6
  403738:	f1be 0f07 	cmp.w	lr, #7
  40373c:	9211      	str	r2, [sp, #68]	; 0x44
  40373e:	e88a 0060 	stmia.w	sl, {r5, r6}
  403742:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403746:	f300 8369 	bgt.w	403e1c <_vfiprintf_r+0xac0>
  40374a:	f10a 0a08 	add.w	sl, sl, #8
  40374e:	f10e 0001 	add.w	r0, lr, #1
  403752:	4671      	mov	r1, lr
  403754:	e1ab      	b.n	403aae <_vfiprintf_r+0x752>
  403756:	9608      	str	r6, [sp, #32]
  403758:	f013 0220 	ands.w	r2, r3, #32
  40375c:	f040 838c 	bne.w	403e78 <_vfiprintf_r+0xb1c>
  403760:	f013 0110 	ands.w	r1, r3, #16
  403764:	f040 831a 	bne.w	403d9c <_vfiprintf_r+0xa40>
  403768:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40376c:	f000 8316 	beq.w	403d9c <_vfiprintf_r+0xa40>
  403770:	9807      	ldr	r0, [sp, #28]
  403772:	460a      	mov	r2, r1
  403774:	4601      	mov	r1, r0
  403776:	3104      	adds	r1, #4
  403778:	8806      	ldrh	r6, [r0, #0]
  40377a:	9107      	str	r1, [sp, #28]
  40377c:	2700      	movs	r7, #0
  40377e:	e720      	b.n	4035c2 <_vfiprintf_r+0x266>
  403780:	9608      	str	r6, [sp, #32]
  403782:	f043 0310 	orr.w	r3, r3, #16
  403786:	e7e7      	b.n	403758 <_vfiprintf_r+0x3fc>
  403788:	9608      	str	r6, [sp, #32]
  40378a:	f043 0310 	orr.w	r3, r3, #16
  40378e:	e708      	b.n	4035a2 <_vfiprintf_r+0x246>
  403790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403794:	f898 2000 	ldrb.w	r2, [r8]
  403798:	e652      	b.n	403440 <_vfiprintf_r+0xe4>
  40379a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40379e:	2600      	movs	r6, #0
  4037a0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4037a4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4037a8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4037ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4037b0:	2909      	cmp	r1, #9
  4037b2:	d9f5      	bls.n	4037a0 <_vfiprintf_r+0x444>
  4037b4:	e646      	b.n	403444 <_vfiprintf_r+0xe8>
  4037b6:	9608      	str	r6, [sp, #32]
  4037b8:	2800      	cmp	r0, #0
  4037ba:	f040 8408 	bne.w	403fce <_vfiprintf_r+0xc72>
  4037be:	f043 0310 	orr.w	r3, r3, #16
  4037c2:	069e      	lsls	r6, r3, #26
  4037c4:	f100 834c 	bmi.w	403e60 <_vfiprintf_r+0xb04>
  4037c8:	06dd      	lsls	r5, r3, #27
  4037ca:	f100 82f3 	bmi.w	403db4 <_vfiprintf_r+0xa58>
  4037ce:	0658      	lsls	r0, r3, #25
  4037d0:	f140 82f0 	bpl.w	403db4 <_vfiprintf_r+0xa58>
  4037d4:	9d07      	ldr	r5, [sp, #28]
  4037d6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4037da:	462a      	mov	r2, r5
  4037dc:	17f7      	asrs	r7, r6, #31
  4037de:	3204      	adds	r2, #4
  4037e0:	4630      	mov	r0, r6
  4037e2:	4639      	mov	r1, r7
  4037e4:	9207      	str	r2, [sp, #28]
  4037e6:	2800      	cmp	r0, #0
  4037e8:	f171 0200 	sbcs.w	r2, r1, #0
  4037ec:	f2c0 835d 	blt.w	403eaa <_vfiprintf_r+0xb4e>
  4037f0:	1c61      	adds	r1, r4, #1
  4037f2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4037f6:	f04f 0201 	mov.w	r2, #1
  4037fa:	f47f aeea 	bne.w	4035d2 <_vfiprintf_r+0x276>
  4037fe:	ea56 0107 	orrs.w	r1, r6, r7
  403802:	f000 824d 	beq.w	403ca0 <_vfiprintf_r+0x944>
  403806:	9302      	str	r3, [sp, #8]
  403808:	2a01      	cmp	r2, #1
  40380a:	f000 828c 	beq.w	403d26 <_vfiprintf_r+0x9ca>
  40380e:	2a02      	cmp	r2, #2
  403810:	f040 825c 	bne.w	403ccc <_vfiprintf_r+0x970>
  403814:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403816:	46cb      	mov	fp, r9
  403818:	0933      	lsrs	r3, r6, #4
  40381a:	f006 010f 	and.w	r1, r6, #15
  40381e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403822:	093a      	lsrs	r2, r7, #4
  403824:	461e      	mov	r6, r3
  403826:	4617      	mov	r7, r2
  403828:	5c43      	ldrb	r3, [r0, r1]
  40382a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40382e:	ea56 0307 	orrs.w	r3, r6, r7
  403832:	d1f1      	bne.n	403818 <_vfiprintf_r+0x4bc>
  403834:	eba9 030b 	sub.w	r3, r9, fp
  403838:	9305      	str	r3, [sp, #20]
  40383a:	e6e1      	b.n	403600 <_vfiprintf_r+0x2a4>
  40383c:	2800      	cmp	r0, #0
  40383e:	f040 83c0 	bne.w	403fc2 <_vfiprintf_r+0xc66>
  403842:	0699      	lsls	r1, r3, #26
  403844:	f100 8367 	bmi.w	403f16 <_vfiprintf_r+0xbba>
  403848:	06da      	lsls	r2, r3, #27
  40384a:	f100 80f1 	bmi.w	403a30 <_vfiprintf_r+0x6d4>
  40384e:	065b      	lsls	r3, r3, #25
  403850:	f140 80ee 	bpl.w	403a30 <_vfiprintf_r+0x6d4>
  403854:	9a07      	ldr	r2, [sp, #28]
  403856:	6813      	ldr	r3, [r2, #0]
  403858:	3204      	adds	r2, #4
  40385a:	9207      	str	r2, [sp, #28]
  40385c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403860:	801a      	strh	r2, [r3, #0]
  403862:	e5b8      	b.n	4033d6 <_vfiprintf_r+0x7a>
  403864:	9807      	ldr	r0, [sp, #28]
  403866:	4a3d      	ldr	r2, [pc, #244]	; (40395c <_vfiprintf_r+0x600>)
  403868:	9608      	str	r6, [sp, #32]
  40386a:	920b      	str	r2, [sp, #44]	; 0x2c
  40386c:	6806      	ldr	r6, [r0, #0]
  40386e:	2278      	movs	r2, #120	; 0x78
  403870:	2130      	movs	r1, #48	; 0x30
  403872:	3004      	adds	r0, #4
  403874:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403878:	f043 0302 	orr.w	r3, r3, #2
  40387c:	9007      	str	r0, [sp, #28]
  40387e:	2700      	movs	r7, #0
  403880:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403884:	2202      	movs	r2, #2
  403886:	e69c      	b.n	4035c2 <_vfiprintf_r+0x266>
  403888:	9608      	str	r6, [sp, #32]
  40388a:	2800      	cmp	r0, #0
  40388c:	d099      	beq.n	4037c2 <_vfiprintf_r+0x466>
  40388e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403892:	e796      	b.n	4037c2 <_vfiprintf_r+0x466>
  403894:	f898 2000 	ldrb.w	r2, [r8]
  403898:	2d00      	cmp	r5, #0
  40389a:	f47f add1 	bne.w	403440 <_vfiprintf_r+0xe4>
  40389e:	2001      	movs	r0, #1
  4038a0:	2520      	movs	r5, #32
  4038a2:	e5cd      	b.n	403440 <_vfiprintf_r+0xe4>
  4038a4:	f043 0301 	orr.w	r3, r3, #1
  4038a8:	f898 2000 	ldrb.w	r2, [r8]
  4038ac:	e5c8      	b.n	403440 <_vfiprintf_r+0xe4>
  4038ae:	9608      	str	r6, [sp, #32]
  4038b0:	2800      	cmp	r0, #0
  4038b2:	f040 8393 	bne.w	403fdc <_vfiprintf_r+0xc80>
  4038b6:	4929      	ldr	r1, [pc, #164]	; (40395c <_vfiprintf_r+0x600>)
  4038b8:	910b      	str	r1, [sp, #44]	; 0x2c
  4038ba:	069f      	lsls	r7, r3, #26
  4038bc:	f100 82e8 	bmi.w	403e90 <_vfiprintf_r+0xb34>
  4038c0:	9807      	ldr	r0, [sp, #28]
  4038c2:	06de      	lsls	r6, r3, #27
  4038c4:	4601      	mov	r1, r0
  4038c6:	f100 8270 	bmi.w	403daa <_vfiprintf_r+0xa4e>
  4038ca:	065d      	lsls	r5, r3, #25
  4038cc:	f140 826d 	bpl.w	403daa <_vfiprintf_r+0xa4e>
  4038d0:	3104      	adds	r1, #4
  4038d2:	8806      	ldrh	r6, [r0, #0]
  4038d4:	9107      	str	r1, [sp, #28]
  4038d6:	2700      	movs	r7, #0
  4038d8:	07d8      	lsls	r0, r3, #31
  4038da:	f140 8222 	bpl.w	403d22 <_vfiprintf_r+0x9c6>
  4038de:	ea56 0107 	orrs.w	r1, r6, r7
  4038e2:	f000 821e 	beq.w	403d22 <_vfiprintf_r+0x9c6>
  4038e6:	2130      	movs	r1, #48	; 0x30
  4038e8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4038ec:	f043 0302 	orr.w	r3, r3, #2
  4038f0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4038f4:	2202      	movs	r2, #2
  4038f6:	e664      	b.n	4035c2 <_vfiprintf_r+0x266>
  4038f8:	9608      	str	r6, [sp, #32]
  4038fa:	2800      	cmp	r0, #0
  4038fc:	f040 836b 	bne.w	403fd6 <_vfiprintf_r+0xc7a>
  403900:	4917      	ldr	r1, [pc, #92]	; (403960 <_vfiprintf_r+0x604>)
  403902:	910b      	str	r1, [sp, #44]	; 0x2c
  403904:	e7d9      	b.n	4038ba <_vfiprintf_r+0x55e>
  403906:	9907      	ldr	r1, [sp, #28]
  403908:	9608      	str	r6, [sp, #32]
  40390a:	680a      	ldr	r2, [r1, #0]
  40390c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403910:	f04f 0000 	mov.w	r0, #0
  403914:	460a      	mov	r2, r1
  403916:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40391a:	3204      	adds	r2, #4
  40391c:	2001      	movs	r0, #1
  40391e:	9001      	str	r0, [sp, #4]
  403920:	9207      	str	r2, [sp, #28]
  403922:	9005      	str	r0, [sp, #20]
  403924:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403928:	9302      	str	r3, [sp, #8]
  40392a:	2400      	movs	r4, #0
  40392c:	e670      	b.n	403610 <_vfiprintf_r+0x2b4>
  40392e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403932:	f898 2000 	ldrb.w	r2, [r8]
  403936:	e583      	b.n	403440 <_vfiprintf_r+0xe4>
  403938:	f898 2000 	ldrb.w	r2, [r8]
  40393c:	2a6c      	cmp	r2, #108	; 0x6c
  40393e:	bf03      	ittte	eq
  403940:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403944:	f043 0320 	orreq.w	r3, r3, #32
  403948:	f108 0801 	addeq.w	r8, r8, #1
  40394c:	f043 0310 	orrne.w	r3, r3, #16
  403950:	e576      	b.n	403440 <_vfiprintf_r+0xe4>
  403952:	bf00      	nop
  403954:	00405f6c 	.word	0x00405f6c
  403958:	00405f7c 	.word	0x00405f7c
  40395c:	00405f50 	.word	0x00405f50
  403960:	00405f3c 	.word	0x00405f3c
  403964:	9907      	ldr	r1, [sp, #28]
  403966:	680e      	ldr	r6, [r1, #0]
  403968:	460a      	mov	r2, r1
  40396a:	2e00      	cmp	r6, #0
  40396c:	f102 0204 	add.w	r2, r2, #4
  403970:	f6ff ae0f 	blt.w	403592 <_vfiprintf_r+0x236>
  403974:	9207      	str	r2, [sp, #28]
  403976:	f898 2000 	ldrb.w	r2, [r8]
  40397a:	e561      	b.n	403440 <_vfiprintf_r+0xe4>
  40397c:	f898 2000 	ldrb.w	r2, [r8]
  403980:	2001      	movs	r0, #1
  403982:	252b      	movs	r5, #43	; 0x2b
  403984:	e55c      	b.n	403440 <_vfiprintf_r+0xe4>
  403986:	9907      	ldr	r1, [sp, #28]
  403988:	9608      	str	r6, [sp, #32]
  40398a:	f8d1 b000 	ldr.w	fp, [r1]
  40398e:	f04f 0200 	mov.w	r2, #0
  403992:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403996:	1d0e      	adds	r6, r1, #4
  403998:	f1bb 0f00 	cmp.w	fp, #0
  40399c:	f000 82e5 	beq.w	403f6a <_vfiprintf_r+0xc0e>
  4039a0:	1c67      	adds	r7, r4, #1
  4039a2:	f000 82c4 	beq.w	403f2e <_vfiprintf_r+0xbd2>
  4039a6:	4622      	mov	r2, r4
  4039a8:	2100      	movs	r1, #0
  4039aa:	4658      	mov	r0, fp
  4039ac:	9301      	str	r3, [sp, #4]
  4039ae:	f001 fbd7 	bl	405160 <memchr>
  4039b2:	9b01      	ldr	r3, [sp, #4]
  4039b4:	2800      	cmp	r0, #0
  4039b6:	f000 82e5 	beq.w	403f84 <_vfiprintf_r+0xc28>
  4039ba:	eba0 020b 	sub.w	r2, r0, fp
  4039be:	9205      	str	r2, [sp, #20]
  4039c0:	9607      	str	r6, [sp, #28]
  4039c2:	9302      	str	r3, [sp, #8]
  4039c4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4039c8:	2400      	movs	r4, #0
  4039ca:	e619      	b.n	403600 <_vfiprintf_r+0x2a4>
  4039cc:	f898 2000 	ldrb.w	r2, [r8]
  4039d0:	2a2a      	cmp	r2, #42	; 0x2a
  4039d2:	f108 0701 	add.w	r7, r8, #1
  4039d6:	f000 82e9 	beq.w	403fac <_vfiprintf_r+0xc50>
  4039da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4039de:	2909      	cmp	r1, #9
  4039e0:	46b8      	mov	r8, r7
  4039e2:	f04f 0400 	mov.w	r4, #0
  4039e6:	f63f ad2d 	bhi.w	403444 <_vfiprintf_r+0xe8>
  4039ea:	f818 2b01 	ldrb.w	r2, [r8], #1
  4039ee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4039f2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4039f6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4039fa:	2909      	cmp	r1, #9
  4039fc:	d9f5      	bls.n	4039ea <_vfiprintf_r+0x68e>
  4039fe:	e521      	b.n	403444 <_vfiprintf_r+0xe8>
  403a00:	f043 0320 	orr.w	r3, r3, #32
  403a04:	f898 2000 	ldrb.w	r2, [r8]
  403a08:	e51a      	b.n	403440 <_vfiprintf_r+0xe4>
  403a0a:	9608      	str	r6, [sp, #32]
  403a0c:	2800      	cmp	r0, #0
  403a0e:	f040 82db 	bne.w	403fc8 <_vfiprintf_r+0xc6c>
  403a12:	2a00      	cmp	r2, #0
  403a14:	f000 80e7 	beq.w	403be6 <_vfiprintf_r+0x88a>
  403a18:	2101      	movs	r1, #1
  403a1a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403a1e:	f04f 0200 	mov.w	r2, #0
  403a22:	9101      	str	r1, [sp, #4]
  403a24:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403a28:	9105      	str	r1, [sp, #20]
  403a2a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403a2e:	e77b      	b.n	403928 <_vfiprintf_r+0x5cc>
  403a30:	9a07      	ldr	r2, [sp, #28]
  403a32:	6813      	ldr	r3, [r2, #0]
  403a34:	3204      	adds	r2, #4
  403a36:	9207      	str	r2, [sp, #28]
  403a38:	9a03      	ldr	r2, [sp, #12]
  403a3a:	601a      	str	r2, [r3, #0]
  403a3c:	e4cb      	b.n	4033d6 <_vfiprintf_r+0x7a>
  403a3e:	aa0f      	add	r2, sp, #60	; 0x3c
  403a40:	9904      	ldr	r1, [sp, #16]
  403a42:	4620      	mov	r0, r4
  403a44:	f7ff fc4a 	bl	4032dc <__sprint_r.part.0>
  403a48:	2800      	cmp	r0, #0
  403a4a:	f040 8139 	bne.w	403cc0 <_vfiprintf_r+0x964>
  403a4e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a50:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a52:	f101 0c01 	add.w	ip, r1, #1
  403a56:	46ce      	mov	lr, r9
  403a58:	e5ff      	b.n	40365a <_vfiprintf_r+0x2fe>
  403a5a:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a5e:	1c48      	adds	r0, r1, #1
  403a60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403a64:	2d00      	cmp	r5, #0
  403a66:	f43f ae22 	beq.w	4036ae <_vfiprintf_r+0x352>
  403a6a:	3201      	adds	r2, #1
  403a6c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403a70:	2101      	movs	r1, #1
  403a72:	2807      	cmp	r0, #7
  403a74:	9211      	str	r2, [sp, #68]	; 0x44
  403a76:	9010      	str	r0, [sp, #64]	; 0x40
  403a78:	f8ca 5000 	str.w	r5, [sl]
  403a7c:	f8ca 1004 	str.w	r1, [sl, #4]
  403a80:	f340 8108 	ble.w	403c94 <_vfiprintf_r+0x938>
  403a84:	2a00      	cmp	r2, #0
  403a86:	f040 81bc 	bne.w	403e02 <_vfiprintf_r+0xaa6>
  403a8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a8c:	2b00      	cmp	r3, #0
  403a8e:	f43f ae1f 	beq.w	4036d0 <_vfiprintf_r+0x374>
  403a92:	ab0e      	add	r3, sp, #56	; 0x38
  403a94:	2202      	movs	r2, #2
  403a96:	4608      	mov	r0, r1
  403a98:	931c      	str	r3, [sp, #112]	; 0x70
  403a9a:	921d      	str	r2, [sp, #116]	; 0x74
  403a9c:	46ca      	mov	sl, r9
  403a9e:	4601      	mov	r1, r0
  403aa0:	f10a 0a08 	add.w	sl, sl, #8
  403aa4:	3001      	adds	r0, #1
  403aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403aa8:	2b80      	cmp	r3, #128	; 0x80
  403aaa:	f43f ae19 	beq.w	4036e0 <_vfiprintf_r+0x384>
  403aae:	9b05      	ldr	r3, [sp, #20]
  403ab0:	1ae4      	subs	r4, r4, r3
  403ab2:	2c00      	cmp	r4, #0
  403ab4:	dd2e      	ble.n	403b14 <_vfiprintf_r+0x7b8>
  403ab6:	2c10      	cmp	r4, #16
  403ab8:	4db3      	ldr	r5, [pc, #716]	; (403d88 <_vfiprintf_r+0xa2c>)
  403aba:	dd1e      	ble.n	403afa <_vfiprintf_r+0x79e>
  403abc:	46d6      	mov	lr, sl
  403abe:	2610      	movs	r6, #16
  403ac0:	9f06      	ldr	r7, [sp, #24]
  403ac2:	f8dd a010 	ldr.w	sl, [sp, #16]
  403ac6:	e006      	b.n	403ad6 <_vfiprintf_r+0x77a>
  403ac8:	1c88      	adds	r0, r1, #2
  403aca:	f10e 0e08 	add.w	lr, lr, #8
  403ace:	4619      	mov	r1, r3
  403ad0:	3c10      	subs	r4, #16
  403ad2:	2c10      	cmp	r4, #16
  403ad4:	dd10      	ble.n	403af8 <_vfiprintf_r+0x79c>
  403ad6:	1c4b      	adds	r3, r1, #1
  403ad8:	3210      	adds	r2, #16
  403ada:	2b07      	cmp	r3, #7
  403adc:	9211      	str	r2, [sp, #68]	; 0x44
  403ade:	e88e 0060 	stmia.w	lr, {r5, r6}
  403ae2:	9310      	str	r3, [sp, #64]	; 0x40
  403ae4:	ddf0      	ble.n	403ac8 <_vfiprintf_r+0x76c>
  403ae6:	2a00      	cmp	r2, #0
  403ae8:	d165      	bne.n	403bb6 <_vfiprintf_r+0x85a>
  403aea:	3c10      	subs	r4, #16
  403aec:	2c10      	cmp	r4, #16
  403aee:	f04f 0001 	mov.w	r0, #1
  403af2:	4611      	mov	r1, r2
  403af4:	46ce      	mov	lr, r9
  403af6:	dcee      	bgt.n	403ad6 <_vfiprintf_r+0x77a>
  403af8:	46f2      	mov	sl, lr
  403afa:	4422      	add	r2, r4
  403afc:	2807      	cmp	r0, #7
  403afe:	9211      	str	r2, [sp, #68]	; 0x44
  403b00:	f8ca 5000 	str.w	r5, [sl]
  403b04:	f8ca 4004 	str.w	r4, [sl, #4]
  403b08:	9010      	str	r0, [sp, #64]	; 0x40
  403b0a:	f300 8085 	bgt.w	403c18 <_vfiprintf_r+0x8bc>
  403b0e:	f10a 0a08 	add.w	sl, sl, #8
  403b12:	3001      	adds	r0, #1
  403b14:	9905      	ldr	r1, [sp, #20]
  403b16:	f8ca b000 	str.w	fp, [sl]
  403b1a:	440a      	add	r2, r1
  403b1c:	2807      	cmp	r0, #7
  403b1e:	9211      	str	r2, [sp, #68]	; 0x44
  403b20:	f8ca 1004 	str.w	r1, [sl, #4]
  403b24:	9010      	str	r0, [sp, #64]	; 0x40
  403b26:	f340 8082 	ble.w	403c2e <_vfiprintf_r+0x8d2>
  403b2a:	2a00      	cmp	r2, #0
  403b2c:	f040 8118 	bne.w	403d60 <_vfiprintf_r+0xa04>
  403b30:	9b02      	ldr	r3, [sp, #8]
  403b32:	9210      	str	r2, [sp, #64]	; 0x40
  403b34:	0758      	lsls	r0, r3, #29
  403b36:	d535      	bpl.n	403ba4 <_vfiprintf_r+0x848>
  403b38:	9b08      	ldr	r3, [sp, #32]
  403b3a:	9901      	ldr	r1, [sp, #4]
  403b3c:	1a5c      	subs	r4, r3, r1
  403b3e:	2c00      	cmp	r4, #0
  403b40:	f340 80e7 	ble.w	403d12 <_vfiprintf_r+0x9b6>
  403b44:	46ca      	mov	sl, r9
  403b46:	2c10      	cmp	r4, #16
  403b48:	f340 8218 	ble.w	403f7c <_vfiprintf_r+0xc20>
  403b4c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b4e:	4e8f      	ldr	r6, [pc, #572]	; (403d8c <_vfiprintf_r+0xa30>)
  403b50:	9f06      	ldr	r7, [sp, #24]
  403b52:	f8dd b010 	ldr.w	fp, [sp, #16]
  403b56:	2510      	movs	r5, #16
  403b58:	e006      	b.n	403b68 <_vfiprintf_r+0x80c>
  403b5a:	1c88      	adds	r0, r1, #2
  403b5c:	f10a 0a08 	add.w	sl, sl, #8
  403b60:	4619      	mov	r1, r3
  403b62:	3c10      	subs	r4, #16
  403b64:	2c10      	cmp	r4, #16
  403b66:	dd11      	ble.n	403b8c <_vfiprintf_r+0x830>
  403b68:	1c4b      	adds	r3, r1, #1
  403b6a:	3210      	adds	r2, #16
  403b6c:	2b07      	cmp	r3, #7
  403b6e:	9211      	str	r2, [sp, #68]	; 0x44
  403b70:	f8ca 6000 	str.w	r6, [sl]
  403b74:	f8ca 5004 	str.w	r5, [sl, #4]
  403b78:	9310      	str	r3, [sp, #64]	; 0x40
  403b7a:	ddee      	ble.n	403b5a <_vfiprintf_r+0x7fe>
  403b7c:	bb42      	cbnz	r2, 403bd0 <_vfiprintf_r+0x874>
  403b7e:	3c10      	subs	r4, #16
  403b80:	2c10      	cmp	r4, #16
  403b82:	f04f 0001 	mov.w	r0, #1
  403b86:	4611      	mov	r1, r2
  403b88:	46ca      	mov	sl, r9
  403b8a:	dced      	bgt.n	403b68 <_vfiprintf_r+0x80c>
  403b8c:	4422      	add	r2, r4
  403b8e:	2807      	cmp	r0, #7
  403b90:	9211      	str	r2, [sp, #68]	; 0x44
  403b92:	f8ca 6000 	str.w	r6, [sl]
  403b96:	f8ca 4004 	str.w	r4, [sl, #4]
  403b9a:	9010      	str	r0, [sp, #64]	; 0x40
  403b9c:	dd51      	ble.n	403c42 <_vfiprintf_r+0x8e6>
  403b9e:	2a00      	cmp	r2, #0
  403ba0:	f040 819b 	bne.w	403eda <_vfiprintf_r+0xb7e>
  403ba4:	9b03      	ldr	r3, [sp, #12]
  403ba6:	9a08      	ldr	r2, [sp, #32]
  403ba8:	9901      	ldr	r1, [sp, #4]
  403baa:	428a      	cmp	r2, r1
  403bac:	bfac      	ite	ge
  403bae:	189b      	addge	r3, r3, r2
  403bb0:	185b      	addlt	r3, r3, r1
  403bb2:	9303      	str	r3, [sp, #12]
  403bb4:	e04e      	b.n	403c54 <_vfiprintf_r+0x8f8>
  403bb6:	aa0f      	add	r2, sp, #60	; 0x3c
  403bb8:	4651      	mov	r1, sl
  403bba:	4638      	mov	r0, r7
  403bbc:	f7ff fb8e 	bl	4032dc <__sprint_r.part.0>
  403bc0:	2800      	cmp	r0, #0
  403bc2:	f040 813f 	bne.w	403e44 <_vfiprintf_r+0xae8>
  403bc6:	9910      	ldr	r1, [sp, #64]	; 0x40
  403bc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403bca:	1c48      	adds	r0, r1, #1
  403bcc:	46ce      	mov	lr, r9
  403bce:	e77f      	b.n	403ad0 <_vfiprintf_r+0x774>
  403bd0:	aa0f      	add	r2, sp, #60	; 0x3c
  403bd2:	4659      	mov	r1, fp
  403bd4:	4638      	mov	r0, r7
  403bd6:	f7ff fb81 	bl	4032dc <__sprint_r.part.0>
  403bda:	b960      	cbnz	r0, 403bf6 <_vfiprintf_r+0x89a>
  403bdc:	9910      	ldr	r1, [sp, #64]	; 0x40
  403bde:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403be0:	1c48      	adds	r0, r1, #1
  403be2:	46ca      	mov	sl, r9
  403be4:	e7bd      	b.n	403b62 <_vfiprintf_r+0x806>
  403be6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403be8:	f8dd b010 	ldr.w	fp, [sp, #16]
  403bec:	2b00      	cmp	r3, #0
  403bee:	f040 81d4 	bne.w	403f9a <_vfiprintf_r+0xc3e>
  403bf2:	2300      	movs	r3, #0
  403bf4:	9310      	str	r3, [sp, #64]	; 0x40
  403bf6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403bfa:	f013 0f01 	tst.w	r3, #1
  403bfe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403c02:	d102      	bne.n	403c0a <_vfiprintf_r+0x8ae>
  403c04:	059a      	lsls	r2, r3, #22
  403c06:	f140 80de 	bpl.w	403dc6 <_vfiprintf_r+0xa6a>
  403c0a:	065b      	lsls	r3, r3, #25
  403c0c:	f53f acb2 	bmi.w	403574 <_vfiprintf_r+0x218>
  403c10:	9803      	ldr	r0, [sp, #12]
  403c12:	b02d      	add	sp, #180	; 0xb4
  403c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c18:	2a00      	cmp	r2, #0
  403c1a:	f040 8106 	bne.w	403e2a <_vfiprintf_r+0xace>
  403c1e:	9a05      	ldr	r2, [sp, #20]
  403c20:	921d      	str	r2, [sp, #116]	; 0x74
  403c22:	2301      	movs	r3, #1
  403c24:	9211      	str	r2, [sp, #68]	; 0x44
  403c26:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  403c2a:	9310      	str	r3, [sp, #64]	; 0x40
  403c2c:	46ca      	mov	sl, r9
  403c2e:	f10a 0a08 	add.w	sl, sl, #8
  403c32:	9b02      	ldr	r3, [sp, #8]
  403c34:	0759      	lsls	r1, r3, #29
  403c36:	d504      	bpl.n	403c42 <_vfiprintf_r+0x8e6>
  403c38:	9b08      	ldr	r3, [sp, #32]
  403c3a:	9901      	ldr	r1, [sp, #4]
  403c3c:	1a5c      	subs	r4, r3, r1
  403c3e:	2c00      	cmp	r4, #0
  403c40:	dc81      	bgt.n	403b46 <_vfiprintf_r+0x7ea>
  403c42:	9b03      	ldr	r3, [sp, #12]
  403c44:	9908      	ldr	r1, [sp, #32]
  403c46:	9801      	ldr	r0, [sp, #4]
  403c48:	4281      	cmp	r1, r0
  403c4a:	bfac      	ite	ge
  403c4c:	185b      	addge	r3, r3, r1
  403c4e:	181b      	addlt	r3, r3, r0
  403c50:	9303      	str	r3, [sp, #12]
  403c52:	bb72      	cbnz	r2, 403cb2 <_vfiprintf_r+0x956>
  403c54:	2300      	movs	r3, #0
  403c56:	9310      	str	r3, [sp, #64]	; 0x40
  403c58:	46ca      	mov	sl, r9
  403c5a:	f7ff bbbc 	b.w	4033d6 <_vfiprintf_r+0x7a>
  403c5e:	aa0f      	add	r2, sp, #60	; 0x3c
  403c60:	9904      	ldr	r1, [sp, #16]
  403c62:	4620      	mov	r0, r4
  403c64:	f7ff fb3a 	bl	4032dc <__sprint_r.part.0>
  403c68:	bb50      	cbnz	r0, 403cc0 <_vfiprintf_r+0x964>
  403c6a:	9910      	ldr	r1, [sp, #64]	; 0x40
  403c6c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c6e:	f101 0e01 	add.w	lr, r1, #1
  403c72:	46cc      	mov	ip, r9
  403c74:	e548      	b.n	403708 <_vfiprintf_r+0x3ac>
  403c76:	2a00      	cmp	r2, #0
  403c78:	f040 8140 	bne.w	403efc <_vfiprintf_r+0xba0>
  403c7c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403c80:	2900      	cmp	r1, #0
  403c82:	f000 811b 	beq.w	403ebc <_vfiprintf_r+0xb60>
  403c86:	2201      	movs	r2, #1
  403c88:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  403c8c:	4610      	mov	r0, r2
  403c8e:	921d      	str	r2, [sp, #116]	; 0x74
  403c90:	911c      	str	r1, [sp, #112]	; 0x70
  403c92:	46ca      	mov	sl, r9
  403c94:	4601      	mov	r1, r0
  403c96:	f10a 0a08 	add.w	sl, sl, #8
  403c9a:	3001      	adds	r0, #1
  403c9c:	e507      	b.n	4036ae <_vfiprintf_r+0x352>
  403c9e:	9b02      	ldr	r3, [sp, #8]
  403ca0:	2a01      	cmp	r2, #1
  403ca2:	f000 8098 	beq.w	403dd6 <_vfiprintf_r+0xa7a>
  403ca6:	2a02      	cmp	r2, #2
  403ca8:	d10d      	bne.n	403cc6 <_vfiprintf_r+0x96a>
  403caa:	9302      	str	r3, [sp, #8]
  403cac:	2600      	movs	r6, #0
  403cae:	2700      	movs	r7, #0
  403cb0:	e5b0      	b.n	403814 <_vfiprintf_r+0x4b8>
  403cb2:	aa0f      	add	r2, sp, #60	; 0x3c
  403cb4:	9904      	ldr	r1, [sp, #16]
  403cb6:	9806      	ldr	r0, [sp, #24]
  403cb8:	f7ff fb10 	bl	4032dc <__sprint_r.part.0>
  403cbc:	2800      	cmp	r0, #0
  403cbe:	d0c9      	beq.n	403c54 <_vfiprintf_r+0x8f8>
  403cc0:	f8dd b010 	ldr.w	fp, [sp, #16]
  403cc4:	e797      	b.n	403bf6 <_vfiprintf_r+0x89a>
  403cc6:	9302      	str	r3, [sp, #8]
  403cc8:	2600      	movs	r6, #0
  403cca:	2700      	movs	r7, #0
  403ccc:	4649      	mov	r1, r9
  403cce:	e000      	b.n	403cd2 <_vfiprintf_r+0x976>
  403cd0:	4659      	mov	r1, fp
  403cd2:	08f2      	lsrs	r2, r6, #3
  403cd4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403cd8:	08f8      	lsrs	r0, r7, #3
  403cda:	f006 0307 	and.w	r3, r6, #7
  403cde:	4607      	mov	r7, r0
  403ce0:	4616      	mov	r6, r2
  403ce2:	3330      	adds	r3, #48	; 0x30
  403ce4:	ea56 0207 	orrs.w	r2, r6, r7
  403ce8:	f801 3c01 	strb.w	r3, [r1, #-1]
  403cec:	f101 3bff 	add.w	fp, r1, #4294967295
  403cf0:	d1ee      	bne.n	403cd0 <_vfiprintf_r+0x974>
  403cf2:	9a02      	ldr	r2, [sp, #8]
  403cf4:	07d6      	lsls	r6, r2, #31
  403cf6:	f57f ad9d 	bpl.w	403834 <_vfiprintf_r+0x4d8>
  403cfa:	2b30      	cmp	r3, #48	; 0x30
  403cfc:	f43f ad9a 	beq.w	403834 <_vfiprintf_r+0x4d8>
  403d00:	3902      	subs	r1, #2
  403d02:	2330      	movs	r3, #48	; 0x30
  403d04:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403d08:	eba9 0301 	sub.w	r3, r9, r1
  403d0c:	9305      	str	r3, [sp, #20]
  403d0e:	468b      	mov	fp, r1
  403d10:	e476      	b.n	403600 <_vfiprintf_r+0x2a4>
  403d12:	9b03      	ldr	r3, [sp, #12]
  403d14:	9a08      	ldr	r2, [sp, #32]
  403d16:	428a      	cmp	r2, r1
  403d18:	bfac      	ite	ge
  403d1a:	189b      	addge	r3, r3, r2
  403d1c:	185b      	addlt	r3, r3, r1
  403d1e:	9303      	str	r3, [sp, #12]
  403d20:	e798      	b.n	403c54 <_vfiprintf_r+0x8f8>
  403d22:	2202      	movs	r2, #2
  403d24:	e44d      	b.n	4035c2 <_vfiprintf_r+0x266>
  403d26:	2f00      	cmp	r7, #0
  403d28:	bf08      	it	eq
  403d2a:	2e0a      	cmpeq	r6, #10
  403d2c:	d352      	bcc.n	403dd4 <_vfiprintf_r+0xa78>
  403d2e:	46cb      	mov	fp, r9
  403d30:	4630      	mov	r0, r6
  403d32:	4639      	mov	r1, r7
  403d34:	220a      	movs	r2, #10
  403d36:	2300      	movs	r3, #0
  403d38:	f001 ff36 	bl	405ba8 <__aeabi_uldivmod>
  403d3c:	3230      	adds	r2, #48	; 0x30
  403d3e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403d42:	4630      	mov	r0, r6
  403d44:	4639      	mov	r1, r7
  403d46:	2300      	movs	r3, #0
  403d48:	220a      	movs	r2, #10
  403d4a:	f001 ff2d 	bl	405ba8 <__aeabi_uldivmod>
  403d4e:	4606      	mov	r6, r0
  403d50:	460f      	mov	r7, r1
  403d52:	ea56 0307 	orrs.w	r3, r6, r7
  403d56:	d1eb      	bne.n	403d30 <_vfiprintf_r+0x9d4>
  403d58:	e56c      	b.n	403834 <_vfiprintf_r+0x4d8>
  403d5a:	9405      	str	r4, [sp, #20]
  403d5c:	46cb      	mov	fp, r9
  403d5e:	e44f      	b.n	403600 <_vfiprintf_r+0x2a4>
  403d60:	aa0f      	add	r2, sp, #60	; 0x3c
  403d62:	9904      	ldr	r1, [sp, #16]
  403d64:	9806      	ldr	r0, [sp, #24]
  403d66:	f7ff fab9 	bl	4032dc <__sprint_r.part.0>
  403d6a:	2800      	cmp	r0, #0
  403d6c:	d1a8      	bne.n	403cc0 <_vfiprintf_r+0x964>
  403d6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403d70:	46ca      	mov	sl, r9
  403d72:	e75e      	b.n	403c32 <_vfiprintf_r+0x8d6>
  403d74:	aa0f      	add	r2, sp, #60	; 0x3c
  403d76:	9904      	ldr	r1, [sp, #16]
  403d78:	9806      	ldr	r0, [sp, #24]
  403d7a:	f7ff faaf 	bl	4032dc <__sprint_r.part.0>
  403d7e:	2800      	cmp	r0, #0
  403d80:	d19e      	bne.n	403cc0 <_vfiprintf_r+0x964>
  403d82:	46ca      	mov	sl, r9
  403d84:	f7ff bbc0 	b.w	403508 <_vfiprintf_r+0x1ac>
  403d88:	00405f7c 	.word	0x00405f7c
  403d8c:	00405f6c 	.word	0x00405f6c
  403d90:	3104      	adds	r1, #4
  403d92:	6816      	ldr	r6, [r2, #0]
  403d94:	9107      	str	r1, [sp, #28]
  403d96:	2201      	movs	r2, #1
  403d98:	2700      	movs	r7, #0
  403d9a:	e412      	b.n	4035c2 <_vfiprintf_r+0x266>
  403d9c:	9807      	ldr	r0, [sp, #28]
  403d9e:	4601      	mov	r1, r0
  403da0:	3104      	adds	r1, #4
  403da2:	6806      	ldr	r6, [r0, #0]
  403da4:	9107      	str	r1, [sp, #28]
  403da6:	2700      	movs	r7, #0
  403da8:	e40b      	b.n	4035c2 <_vfiprintf_r+0x266>
  403daa:	680e      	ldr	r6, [r1, #0]
  403dac:	3104      	adds	r1, #4
  403dae:	9107      	str	r1, [sp, #28]
  403db0:	2700      	movs	r7, #0
  403db2:	e591      	b.n	4038d8 <_vfiprintf_r+0x57c>
  403db4:	9907      	ldr	r1, [sp, #28]
  403db6:	680e      	ldr	r6, [r1, #0]
  403db8:	460a      	mov	r2, r1
  403dba:	17f7      	asrs	r7, r6, #31
  403dbc:	3204      	adds	r2, #4
  403dbe:	9207      	str	r2, [sp, #28]
  403dc0:	4630      	mov	r0, r6
  403dc2:	4639      	mov	r1, r7
  403dc4:	e50f      	b.n	4037e6 <_vfiprintf_r+0x48a>
  403dc6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403dca:	f000 fe7f 	bl	404acc <__retarget_lock_release_recursive>
  403dce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403dd2:	e71a      	b.n	403c0a <_vfiprintf_r+0x8ae>
  403dd4:	9b02      	ldr	r3, [sp, #8]
  403dd6:	9302      	str	r3, [sp, #8]
  403dd8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403ddc:	3630      	adds	r6, #48	; 0x30
  403dde:	2301      	movs	r3, #1
  403de0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  403de4:	9305      	str	r3, [sp, #20]
  403de6:	e40b      	b.n	403600 <_vfiprintf_r+0x2a4>
  403de8:	aa0f      	add	r2, sp, #60	; 0x3c
  403dea:	9904      	ldr	r1, [sp, #16]
  403dec:	9806      	ldr	r0, [sp, #24]
  403dee:	f7ff fa75 	bl	4032dc <__sprint_r.part.0>
  403df2:	2800      	cmp	r0, #0
  403df4:	f47f af64 	bne.w	403cc0 <_vfiprintf_r+0x964>
  403df8:	9910      	ldr	r1, [sp, #64]	; 0x40
  403dfa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403dfc:	1c48      	adds	r0, r1, #1
  403dfe:	46ca      	mov	sl, r9
  403e00:	e651      	b.n	403aa6 <_vfiprintf_r+0x74a>
  403e02:	aa0f      	add	r2, sp, #60	; 0x3c
  403e04:	9904      	ldr	r1, [sp, #16]
  403e06:	9806      	ldr	r0, [sp, #24]
  403e08:	f7ff fa68 	bl	4032dc <__sprint_r.part.0>
  403e0c:	2800      	cmp	r0, #0
  403e0e:	f47f af57 	bne.w	403cc0 <_vfiprintf_r+0x964>
  403e12:	9910      	ldr	r1, [sp, #64]	; 0x40
  403e14:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e16:	1c48      	adds	r0, r1, #1
  403e18:	46ca      	mov	sl, r9
  403e1a:	e448      	b.n	4036ae <_vfiprintf_r+0x352>
  403e1c:	2a00      	cmp	r2, #0
  403e1e:	f040 8091 	bne.w	403f44 <_vfiprintf_r+0xbe8>
  403e22:	2001      	movs	r0, #1
  403e24:	4611      	mov	r1, r2
  403e26:	46ca      	mov	sl, r9
  403e28:	e641      	b.n	403aae <_vfiprintf_r+0x752>
  403e2a:	aa0f      	add	r2, sp, #60	; 0x3c
  403e2c:	9904      	ldr	r1, [sp, #16]
  403e2e:	9806      	ldr	r0, [sp, #24]
  403e30:	f7ff fa54 	bl	4032dc <__sprint_r.part.0>
  403e34:	2800      	cmp	r0, #0
  403e36:	f47f af43 	bne.w	403cc0 <_vfiprintf_r+0x964>
  403e3a:	9810      	ldr	r0, [sp, #64]	; 0x40
  403e3c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e3e:	3001      	adds	r0, #1
  403e40:	46ca      	mov	sl, r9
  403e42:	e667      	b.n	403b14 <_vfiprintf_r+0x7b8>
  403e44:	46d3      	mov	fp, sl
  403e46:	e6d6      	b.n	403bf6 <_vfiprintf_r+0x89a>
  403e48:	9e07      	ldr	r6, [sp, #28]
  403e4a:	3607      	adds	r6, #7
  403e4c:	f026 0207 	bic.w	r2, r6, #7
  403e50:	f102 0108 	add.w	r1, r2, #8
  403e54:	e9d2 6700 	ldrd	r6, r7, [r2]
  403e58:	9107      	str	r1, [sp, #28]
  403e5a:	2201      	movs	r2, #1
  403e5c:	f7ff bbb1 	b.w	4035c2 <_vfiprintf_r+0x266>
  403e60:	9e07      	ldr	r6, [sp, #28]
  403e62:	3607      	adds	r6, #7
  403e64:	f026 0607 	bic.w	r6, r6, #7
  403e68:	e9d6 0100 	ldrd	r0, r1, [r6]
  403e6c:	f106 0208 	add.w	r2, r6, #8
  403e70:	9207      	str	r2, [sp, #28]
  403e72:	4606      	mov	r6, r0
  403e74:	460f      	mov	r7, r1
  403e76:	e4b6      	b.n	4037e6 <_vfiprintf_r+0x48a>
  403e78:	9e07      	ldr	r6, [sp, #28]
  403e7a:	3607      	adds	r6, #7
  403e7c:	f026 0207 	bic.w	r2, r6, #7
  403e80:	f102 0108 	add.w	r1, r2, #8
  403e84:	e9d2 6700 	ldrd	r6, r7, [r2]
  403e88:	9107      	str	r1, [sp, #28]
  403e8a:	2200      	movs	r2, #0
  403e8c:	f7ff bb99 	b.w	4035c2 <_vfiprintf_r+0x266>
  403e90:	9e07      	ldr	r6, [sp, #28]
  403e92:	3607      	adds	r6, #7
  403e94:	f026 0107 	bic.w	r1, r6, #7
  403e98:	f101 0008 	add.w	r0, r1, #8
  403e9c:	9007      	str	r0, [sp, #28]
  403e9e:	e9d1 6700 	ldrd	r6, r7, [r1]
  403ea2:	e519      	b.n	4038d8 <_vfiprintf_r+0x57c>
  403ea4:	46cb      	mov	fp, r9
  403ea6:	f7ff bbab 	b.w	403600 <_vfiprintf_r+0x2a4>
  403eaa:	252d      	movs	r5, #45	; 0x2d
  403eac:	4276      	negs	r6, r6
  403eae:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403eb2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403eb6:	2201      	movs	r2, #1
  403eb8:	f7ff bb88 	b.w	4035cc <_vfiprintf_r+0x270>
  403ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ebe:	b9b3      	cbnz	r3, 403eee <_vfiprintf_r+0xb92>
  403ec0:	4611      	mov	r1, r2
  403ec2:	2001      	movs	r0, #1
  403ec4:	46ca      	mov	sl, r9
  403ec6:	e5f2      	b.n	403aae <_vfiprintf_r+0x752>
  403ec8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403ecc:	f000 fdfe 	bl	404acc <__retarget_lock_release_recursive>
  403ed0:	f04f 33ff 	mov.w	r3, #4294967295
  403ed4:	9303      	str	r3, [sp, #12]
  403ed6:	f7ff bb50 	b.w	40357a <_vfiprintf_r+0x21e>
  403eda:	aa0f      	add	r2, sp, #60	; 0x3c
  403edc:	9904      	ldr	r1, [sp, #16]
  403ede:	9806      	ldr	r0, [sp, #24]
  403ee0:	f7ff f9fc 	bl	4032dc <__sprint_r.part.0>
  403ee4:	2800      	cmp	r0, #0
  403ee6:	f47f aeeb 	bne.w	403cc0 <_vfiprintf_r+0x964>
  403eea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403eec:	e6a9      	b.n	403c42 <_vfiprintf_r+0x8e6>
  403eee:	ab0e      	add	r3, sp, #56	; 0x38
  403ef0:	2202      	movs	r2, #2
  403ef2:	931c      	str	r3, [sp, #112]	; 0x70
  403ef4:	921d      	str	r2, [sp, #116]	; 0x74
  403ef6:	2001      	movs	r0, #1
  403ef8:	46ca      	mov	sl, r9
  403efa:	e5d0      	b.n	403a9e <_vfiprintf_r+0x742>
  403efc:	aa0f      	add	r2, sp, #60	; 0x3c
  403efe:	9904      	ldr	r1, [sp, #16]
  403f00:	9806      	ldr	r0, [sp, #24]
  403f02:	f7ff f9eb 	bl	4032dc <__sprint_r.part.0>
  403f06:	2800      	cmp	r0, #0
  403f08:	f47f aeda 	bne.w	403cc0 <_vfiprintf_r+0x964>
  403f0c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403f0e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403f10:	1c48      	adds	r0, r1, #1
  403f12:	46ca      	mov	sl, r9
  403f14:	e5a4      	b.n	403a60 <_vfiprintf_r+0x704>
  403f16:	9a07      	ldr	r2, [sp, #28]
  403f18:	9903      	ldr	r1, [sp, #12]
  403f1a:	6813      	ldr	r3, [r2, #0]
  403f1c:	17cd      	asrs	r5, r1, #31
  403f1e:	4608      	mov	r0, r1
  403f20:	3204      	adds	r2, #4
  403f22:	4629      	mov	r1, r5
  403f24:	9207      	str	r2, [sp, #28]
  403f26:	e9c3 0100 	strd	r0, r1, [r3]
  403f2a:	f7ff ba54 	b.w	4033d6 <_vfiprintf_r+0x7a>
  403f2e:	4658      	mov	r0, fp
  403f30:	9607      	str	r6, [sp, #28]
  403f32:	9302      	str	r3, [sp, #8]
  403f34:	f7ff f964 	bl	403200 <strlen>
  403f38:	2400      	movs	r4, #0
  403f3a:	9005      	str	r0, [sp, #20]
  403f3c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403f40:	f7ff bb5e 	b.w	403600 <_vfiprintf_r+0x2a4>
  403f44:	aa0f      	add	r2, sp, #60	; 0x3c
  403f46:	9904      	ldr	r1, [sp, #16]
  403f48:	9806      	ldr	r0, [sp, #24]
  403f4a:	f7ff f9c7 	bl	4032dc <__sprint_r.part.0>
  403f4e:	2800      	cmp	r0, #0
  403f50:	f47f aeb6 	bne.w	403cc0 <_vfiprintf_r+0x964>
  403f54:	9910      	ldr	r1, [sp, #64]	; 0x40
  403f56:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403f58:	1c48      	adds	r0, r1, #1
  403f5a:	46ca      	mov	sl, r9
  403f5c:	e5a7      	b.n	403aae <_vfiprintf_r+0x752>
  403f5e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403f60:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403f62:	4e20      	ldr	r6, [pc, #128]	; (403fe4 <_vfiprintf_r+0xc88>)
  403f64:	3101      	adds	r1, #1
  403f66:	f7ff bb90 	b.w	40368a <_vfiprintf_r+0x32e>
  403f6a:	2c06      	cmp	r4, #6
  403f6c:	bf28      	it	cs
  403f6e:	2406      	movcs	r4, #6
  403f70:	9405      	str	r4, [sp, #20]
  403f72:	9607      	str	r6, [sp, #28]
  403f74:	9401      	str	r4, [sp, #4]
  403f76:	f8df b070 	ldr.w	fp, [pc, #112]	; 403fe8 <_vfiprintf_r+0xc8c>
  403f7a:	e4d5      	b.n	403928 <_vfiprintf_r+0x5cc>
  403f7c:	9810      	ldr	r0, [sp, #64]	; 0x40
  403f7e:	4e19      	ldr	r6, [pc, #100]	; (403fe4 <_vfiprintf_r+0xc88>)
  403f80:	3001      	adds	r0, #1
  403f82:	e603      	b.n	403b8c <_vfiprintf_r+0x830>
  403f84:	9405      	str	r4, [sp, #20]
  403f86:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403f8a:	9607      	str	r6, [sp, #28]
  403f8c:	9302      	str	r3, [sp, #8]
  403f8e:	4604      	mov	r4, r0
  403f90:	f7ff bb36 	b.w	403600 <_vfiprintf_r+0x2a4>
  403f94:	4686      	mov	lr, r0
  403f96:	f7ff bbce 	b.w	403736 <_vfiprintf_r+0x3da>
  403f9a:	9806      	ldr	r0, [sp, #24]
  403f9c:	aa0f      	add	r2, sp, #60	; 0x3c
  403f9e:	4659      	mov	r1, fp
  403fa0:	f7ff f99c 	bl	4032dc <__sprint_r.part.0>
  403fa4:	2800      	cmp	r0, #0
  403fa6:	f43f ae24 	beq.w	403bf2 <_vfiprintf_r+0x896>
  403faa:	e624      	b.n	403bf6 <_vfiprintf_r+0x89a>
  403fac:	9907      	ldr	r1, [sp, #28]
  403fae:	f898 2001 	ldrb.w	r2, [r8, #1]
  403fb2:	680c      	ldr	r4, [r1, #0]
  403fb4:	3104      	adds	r1, #4
  403fb6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403fba:	46b8      	mov	r8, r7
  403fbc:	9107      	str	r1, [sp, #28]
  403fbe:	f7ff ba3f 	b.w	403440 <_vfiprintf_r+0xe4>
  403fc2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403fc6:	e43c      	b.n	403842 <_vfiprintf_r+0x4e6>
  403fc8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403fcc:	e521      	b.n	403a12 <_vfiprintf_r+0x6b6>
  403fce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403fd2:	f7ff bbf4 	b.w	4037be <_vfiprintf_r+0x462>
  403fd6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403fda:	e491      	b.n	403900 <_vfiprintf_r+0x5a4>
  403fdc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403fe0:	e469      	b.n	4038b6 <_vfiprintf_r+0x55a>
  403fe2:	bf00      	nop
  403fe4:	00405f6c 	.word	0x00405f6c
  403fe8:	00405f64 	.word	0x00405f64

00403fec <__sbprintf>:
  403fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403ff0:	460c      	mov	r4, r1
  403ff2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403ff6:	8989      	ldrh	r1, [r1, #12]
  403ff8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403ffa:	89e5      	ldrh	r5, [r4, #14]
  403ffc:	9619      	str	r6, [sp, #100]	; 0x64
  403ffe:	f021 0102 	bic.w	r1, r1, #2
  404002:	4606      	mov	r6, r0
  404004:	69e0      	ldr	r0, [r4, #28]
  404006:	f8ad 100c 	strh.w	r1, [sp, #12]
  40400a:	4617      	mov	r7, r2
  40400c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404010:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404012:	f8ad 500e 	strh.w	r5, [sp, #14]
  404016:	4698      	mov	r8, r3
  404018:	ad1a      	add	r5, sp, #104	; 0x68
  40401a:	2300      	movs	r3, #0
  40401c:	9007      	str	r0, [sp, #28]
  40401e:	a816      	add	r0, sp, #88	; 0x58
  404020:	9209      	str	r2, [sp, #36]	; 0x24
  404022:	9306      	str	r3, [sp, #24]
  404024:	9500      	str	r5, [sp, #0]
  404026:	9504      	str	r5, [sp, #16]
  404028:	9102      	str	r1, [sp, #8]
  40402a:	9105      	str	r1, [sp, #20]
  40402c:	f000 fd48 	bl	404ac0 <__retarget_lock_init_recursive>
  404030:	4643      	mov	r3, r8
  404032:	463a      	mov	r2, r7
  404034:	4669      	mov	r1, sp
  404036:	4630      	mov	r0, r6
  404038:	f7ff f990 	bl	40335c <_vfiprintf_r>
  40403c:	1e05      	subs	r5, r0, #0
  40403e:	db07      	blt.n	404050 <__sbprintf+0x64>
  404040:	4630      	mov	r0, r6
  404042:	4669      	mov	r1, sp
  404044:	f000 f928 	bl	404298 <_fflush_r>
  404048:	2800      	cmp	r0, #0
  40404a:	bf18      	it	ne
  40404c:	f04f 35ff 	movne.w	r5, #4294967295
  404050:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404054:	065b      	lsls	r3, r3, #25
  404056:	d503      	bpl.n	404060 <__sbprintf+0x74>
  404058:	89a3      	ldrh	r3, [r4, #12]
  40405a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40405e:	81a3      	strh	r3, [r4, #12]
  404060:	9816      	ldr	r0, [sp, #88]	; 0x58
  404062:	f000 fd2f 	bl	404ac4 <__retarget_lock_close_recursive>
  404066:	4628      	mov	r0, r5
  404068:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40406c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404070 <__swsetup_r>:
  404070:	b538      	push	{r3, r4, r5, lr}
  404072:	4b30      	ldr	r3, [pc, #192]	; (404134 <__swsetup_r+0xc4>)
  404074:	681b      	ldr	r3, [r3, #0]
  404076:	4605      	mov	r5, r0
  404078:	460c      	mov	r4, r1
  40407a:	b113      	cbz	r3, 404082 <__swsetup_r+0x12>
  40407c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40407e:	2a00      	cmp	r2, #0
  404080:	d038      	beq.n	4040f4 <__swsetup_r+0x84>
  404082:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404086:	b293      	uxth	r3, r2
  404088:	0718      	lsls	r0, r3, #28
  40408a:	d50c      	bpl.n	4040a6 <__swsetup_r+0x36>
  40408c:	6920      	ldr	r0, [r4, #16]
  40408e:	b1a8      	cbz	r0, 4040bc <__swsetup_r+0x4c>
  404090:	f013 0201 	ands.w	r2, r3, #1
  404094:	d01e      	beq.n	4040d4 <__swsetup_r+0x64>
  404096:	6963      	ldr	r3, [r4, #20]
  404098:	2200      	movs	r2, #0
  40409a:	425b      	negs	r3, r3
  40409c:	61a3      	str	r3, [r4, #24]
  40409e:	60a2      	str	r2, [r4, #8]
  4040a0:	b1f0      	cbz	r0, 4040e0 <__swsetup_r+0x70>
  4040a2:	2000      	movs	r0, #0
  4040a4:	bd38      	pop	{r3, r4, r5, pc}
  4040a6:	06d9      	lsls	r1, r3, #27
  4040a8:	d53c      	bpl.n	404124 <__swsetup_r+0xb4>
  4040aa:	0758      	lsls	r0, r3, #29
  4040ac:	d426      	bmi.n	4040fc <__swsetup_r+0x8c>
  4040ae:	6920      	ldr	r0, [r4, #16]
  4040b0:	f042 0308 	orr.w	r3, r2, #8
  4040b4:	81a3      	strh	r3, [r4, #12]
  4040b6:	b29b      	uxth	r3, r3
  4040b8:	2800      	cmp	r0, #0
  4040ba:	d1e9      	bne.n	404090 <__swsetup_r+0x20>
  4040bc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4040c0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4040c4:	d0e4      	beq.n	404090 <__swsetup_r+0x20>
  4040c6:	4628      	mov	r0, r5
  4040c8:	4621      	mov	r1, r4
  4040ca:	f000 fd2f 	bl	404b2c <__smakebuf_r>
  4040ce:	89a3      	ldrh	r3, [r4, #12]
  4040d0:	6920      	ldr	r0, [r4, #16]
  4040d2:	e7dd      	b.n	404090 <__swsetup_r+0x20>
  4040d4:	0799      	lsls	r1, r3, #30
  4040d6:	bf58      	it	pl
  4040d8:	6962      	ldrpl	r2, [r4, #20]
  4040da:	60a2      	str	r2, [r4, #8]
  4040dc:	2800      	cmp	r0, #0
  4040de:	d1e0      	bne.n	4040a2 <__swsetup_r+0x32>
  4040e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040e4:	061a      	lsls	r2, r3, #24
  4040e6:	d5dd      	bpl.n	4040a4 <__swsetup_r+0x34>
  4040e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4040ec:	81a3      	strh	r3, [r4, #12]
  4040ee:	f04f 30ff 	mov.w	r0, #4294967295
  4040f2:	bd38      	pop	{r3, r4, r5, pc}
  4040f4:	4618      	mov	r0, r3
  4040f6:	f000 f927 	bl	404348 <__sinit>
  4040fa:	e7c2      	b.n	404082 <__swsetup_r+0x12>
  4040fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4040fe:	b151      	cbz	r1, 404116 <__swsetup_r+0xa6>
  404100:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404104:	4299      	cmp	r1, r3
  404106:	d004      	beq.n	404112 <__swsetup_r+0xa2>
  404108:	4628      	mov	r0, r5
  40410a:	f000 fa43 	bl	404594 <_free_r>
  40410e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404112:	2300      	movs	r3, #0
  404114:	6323      	str	r3, [r4, #48]	; 0x30
  404116:	2300      	movs	r3, #0
  404118:	6920      	ldr	r0, [r4, #16]
  40411a:	6063      	str	r3, [r4, #4]
  40411c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404120:	6020      	str	r0, [r4, #0]
  404122:	e7c5      	b.n	4040b0 <__swsetup_r+0x40>
  404124:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404128:	2309      	movs	r3, #9
  40412a:	602b      	str	r3, [r5, #0]
  40412c:	f04f 30ff 	mov.w	r0, #4294967295
  404130:	81a2      	strh	r2, [r4, #12]
  404132:	bd38      	pop	{r3, r4, r5, pc}
  404134:	2040000c 	.word	0x2040000c

00404138 <register_fini>:
  404138:	4b02      	ldr	r3, [pc, #8]	; (404144 <register_fini+0xc>)
  40413a:	b113      	cbz	r3, 404142 <register_fini+0xa>
  40413c:	4802      	ldr	r0, [pc, #8]	; (404148 <register_fini+0x10>)
  40413e:	f000 b805 	b.w	40414c <atexit>
  404142:	4770      	bx	lr
  404144:	00000000 	.word	0x00000000
  404148:	004043b9 	.word	0x004043b9

0040414c <atexit>:
  40414c:	2300      	movs	r3, #0
  40414e:	4601      	mov	r1, r0
  404150:	461a      	mov	r2, r3
  404152:	4618      	mov	r0, r3
  404154:	f001 bc00 	b.w	405958 <__register_exitproc>

00404158 <__sflush_r>:
  404158:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40415c:	b29a      	uxth	r2, r3
  40415e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404162:	460d      	mov	r5, r1
  404164:	0711      	lsls	r1, r2, #28
  404166:	4680      	mov	r8, r0
  404168:	d43a      	bmi.n	4041e0 <__sflush_r+0x88>
  40416a:	686a      	ldr	r2, [r5, #4]
  40416c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404170:	2a00      	cmp	r2, #0
  404172:	81ab      	strh	r3, [r5, #12]
  404174:	dd6f      	ble.n	404256 <__sflush_r+0xfe>
  404176:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404178:	2c00      	cmp	r4, #0
  40417a:	d049      	beq.n	404210 <__sflush_r+0xb8>
  40417c:	2200      	movs	r2, #0
  40417e:	b29b      	uxth	r3, r3
  404180:	f8d8 6000 	ldr.w	r6, [r8]
  404184:	f8c8 2000 	str.w	r2, [r8]
  404188:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40418c:	d067      	beq.n	40425e <__sflush_r+0x106>
  40418e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404190:	075f      	lsls	r7, r3, #29
  404192:	d505      	bpl.n	4041a0 <__sflush_r+0x48>
  404194:	6869      	ldr	r1, [r5, #4]
  404196:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404198:	1a52      	subs	r2, r2, r1
  40419a:	b10b      	cbz	r3, 4041a0 <__sflush_r+0x48>
  40419c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40419e:	1ad2      	subs	r2, r2, r3
  4041a0:	2300      	movs	r3, #0
  4041a2:	69e9      	ldr	r1, [r5, #28]
  4041a4:	4640      	mov	r0, r8
  4041a6:	47a0      	blx	r4
  4041a8:	1c44      	adds	r4, r0, #1
  4041aa:	d03c      	beq.n	404226 <__sflush_r+0xce>
  4041ac:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4041b0:	692a      	ldr	r2, [r5, #16]
  4041b2:	602a      	str	r2, [r5, #0]
  4041b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4041b8:	2200      	movs	r2, #0
  4041ba:	81ab      	strh	r3, [r5, #12]
  4041bc:	04db      	lsls	r3, r3, #19
  4041be:	606a      	str	r2, [r5, #4]
  4041c0:	d447      	bmi.n	404252 <__sflush_r+0xfa>
  4041c2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4041c4:	f8c8 6000 	str.w	r6, [r8]
  4041c8:	b311      	cbz	r1, 404210 <__sflush_r+0xb8>
  4041ca:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4041ce:	4299      	cmp	r1, r3
  4041d0:	d002      	beq.n	4041d8 <__sflush_r+0x80>
  4041d2:	4640      	mov	r0, r8
  4041d4:	f000 f9de 	bl	404594 <_free_r>
  4041d8:	2000      	movs	r0, #0
  4041da:	6328      	str	r0, [r5, #48]	; 0x30
  4041dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4041e0:	692e      	ldr	r6, [r5, #16]
  4041e2:	b1ae      	cbz	r6, 404210 <__sflush_r+0xb8>
  4041e4:	682c      	ldr	r4, [r5, #0]
  4041e6:	602e      	str	r6, [r5, #0]
  4041e8:	0791      	lsls	r1, r2, #30
  4041ea:	bf0c      	ite	eq
  4041ec:	696b      	ldreq	r3, [r5, #20]
  4041ee:	2300      	movne	r3, #0
  4041f0:	1ba4      	subs	r4, r4, r6
  4041f2:	60ab      	str	r3, [r5, #8]
  4041f4:	e00a      	b.n	40420c <__sflush_r+0xb4>
  4041f6:	4623      	mov	r3, r4
  4041f8:	4632      	mov	r2, r6
  4041fa:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4041fc:	69e9      	ldr	r1, [r5, #28]
  4041fe:	4640      	mov	r0, r8
  404200:	47b8      	blx	r7
  404202:	2800      	cmp	r0, #0
  404204:	eba4 0400 	sub.w	r4, r4, r0
  404208:	4406      	add	r6, r0
  40420a:	dd04      	ble.n	404216 <__sflush_r+0xbe>
  40420c:	2c00      	cmp	r4, #0
  40420e:	dcf2      	bgt.n	4041f6 <__sflush_r+0x9e>
  404210:	2000      	movs	r0, #0
  404212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404216:	89ab      	ldrh	r3, [r5, #12]
  404218:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40421c:	81ab      	strh	r3, [r5, #12]
  40421e:	f04f 30ff 	mov.w	r0, #4294967295
  404222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404226:	f8d8 4000 	ldr.w	r4, [r8]
  40422a:	2c1d      	cmp	r4, #29
  40422c:	d8f3      	bhi.n	404216 <__sflush_r+0xbe>
  40422e:	4b19      	ldr	r3, [pc, #100]	; (404294 <__sflush_r+0x13c>)
  404230:	40e3      	lsrs	r3, r4
  404232:	43db      	mvns	r3, r3
  404234:	f013 0301 	ands.w	r3, r3, #1
  404238:	d1ed      	bne.n	404216 <__sflush_r+0xbe>
  40423a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40423e:	606b      	str	r3, [r5, #4]
  404240:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404244:	6929      	ldr	r1, [r5, #16]
  404246:	81ab      	strh	r3, [r5, #12]
  404248:	04da      	lsls	r2, r3, #19
  40424a:	6029      	str	r1, [r5, #0]
  40424c:	d5b9      	bpl.n	4041c2 <__sflush_r+0x6a>
  40424e:	2c00      	cmp	r4, #0
  404250:	d1b7      	bne.n	4041c2 <__sflush_r+0x6a>
  404252:	6528      	str	r0, [r5, #80]	; 0x50
  404254:	e7b5      	b.n	4041c2 <__sflush_r+0x6a>
  404256:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404258:	2a00      	cmp	r2, #0
  40425a:	dc8c      	bgt.n	404176 <__sflush_r+0x1e>
  40425c:	e7d8      	b.n	404210 <__sflush_r+0xb8>
  40425e:	2301      	movs	r3, #1
  404260:	69e9      	ldr	r1, [r5, #28]
  404262:	4640      	mov	r0, r8
  404264:	47a0      	blx	r4
  404266:	1c43      	adds	r3, r0, #1
  404268:	4602      	mov	r2, r0
  40426a:	d002      	beq.n	404272 <__sflush_r+0x11a>
  40426c:	89ab      	ldrh	r3, [r5, #12]
  40426e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404270:	e78e      	b.n	404190 <__sflush_r+0x38>
  404272:	f8d8 3000 	ldr.w	r3, [r8]
  404276:	2b00      	cmp	r3, #0
  404278:	d0f8      	beq.n	40426c <__sflush_r+0x114>
  40427a:	2b1d      	cmp	r3, #29
  40427c:	d001      	beq.n	404282 <__sflush_r+0x12a>
  40427e:	2b16      	cmp	r3, #22
  404280:	d102      	bne.n	404288 <__sflush_r+0x130>
  404282:	f8c8 6000 	str.w	r6, [r8]
  404286:	e7c3      	b.n	404210 <__sflush_r+0xb8>
  404288:	89ab      	ldrh	r3, [r5, #12]
  40428a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40428e:	81ab      	strh	r3, [r5, #12]
  404290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404294:	20400001 	.word	0x20400001

00404298 <_fflush_r>:
  404298:	b538      	push	{r3, r4, r5, lr}
  40429a:	460d      	mov	r5, r1
  40429c:	4604      	mov	r4, r0
  40429e:	b108      	cbz	r0, 4042a4 <_fflush_r+0xc>
  4042a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4042a2:	b1bb      	cbz	r3, 4042d4 <_fflush_r+0x3c>
  4042a4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4042a8:	b188      	cbz	r0, 4042ce <_fflush_r+0x36>
  4042aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4042ac:	07db      	lsls	r3, r3, #31
  4042ae:	d401      	bmi.n	4042b4 <_fflush_r+0x1c>
  4042b0:	0581      	lsls	r1, r0, #22
  4042b2:	d517      	bpl.n	4042e4 <_fflush_r+0x4c>
  4042b4:	4620      	mov	r0, r4
  4042b6:	4629      	mov	r1, r5
  4042b8:	f7ff ff4e 	bl	404158 <__sflush_r>
  4042bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4042be:	07da      	lsls	r2, r3, #31
  4042c0:	4604      	mov	r4, r0
  4042c2:	d402      	bmi.n	4042ca <_fflush_r+0x32>
  4042c4:	89ab      	ldrh	r3, [r5, #12]
  4042c6:	059b      	lsls	r3, r3, #22
  4042c8:	d507      	bpl.n	4042da <_fflush_r+0x42>
  4042ca:	4620      	mov	r0, r4
  4042cc:	bd38      	pop	{r3, r4, r5, pc}
  4042ce:	4604      	mov	r4, r0
  4042d0:	4620      	mov	r0, r4
  4042d2:	bd38      	pop	{r3, r4, r5, pc}
  4042d4:	f000 f838 	bl	404348 <__sinit>
  4042d8:	e7e4      	b.n	4042a4 <_fflush_r+0xc>
  4042da:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4042dc:	f000 fbf6 	bl	404acc <__retarget_lock_release_recursive>
  4042e0:	4620      	mov	r0, r4
  4042e2:	bd38      	pop	{r3, r4, r5, pc}
  4042e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4042e6:	f000 fbef 	bl	404ac8 <__retarget_lock_acquire_recursive>
  4042ea:	e7e3      	b.n	4042b4 <_fflush_r+0x1c>

004042ec <_cleanup_r>:
  4042ec:	4901      	ldr	r1, [pc, #4]	; (4042f4 <_cleanup_r+0x8>)
  4042ee:	f000 bbaf 	b.w	404a50 <_fwalk_reent>
  4042f2:	bf00      	nop
  4042f4:	00405a41 	.word	0x00405a41

004042f8 <std.isra.0>:
  4042f8:	b510      	push	{r4, lr}
  4042fa:	2300      	movs	r3, #0
  4042fc:	4604      	mov	r4, r0
  4042fe:	8181      	strh	r1, [r0, #12]
  404300:	81c2      	strh	r2, [r0, #14]
  404302:	6003      	str	r3, [r0, #0]
  404304:	6043      	str	r3, [r0, #4]
  404306:	6083      	str	r3, [r0, #8]
  404308:	6643      	str	r3, [r0, #100]	; 0x64
  40430a:	6103      	str	r3, [r0, #16]
  40430c:	6143      	str	r3, [r0, #20]
  40430e:	6183      	str	r3, [r0, #24]
  404310:	4619      	mov	r1, r3
  404312:	2208      	movs	r2, #8
  404314:	305c      	adds	r0, #92	; 0x5c
  404316:	f7fe fdef 	bl	402ef8 <memset>
  40431a:	4807      	ldr	r0, [pc, #28]	; (404338 <std.isra.0+0x40>)
  40431c:	4907      	ldr	r1, [pc, #28]	; (40433c <std.isra.0+0x44>)
  40431e:	4a08      	ldr	r2, [pc, #32]	; (404340 <std.isra.0+0x48>)
  404320:	4b08      	ldr	r3, [pc, #32]	; (404344 <std.isra.0+0x4c>)
  404322:	6220      	str	r0, [r4, #32]
  404324:	61e4      	str	r4, [r4, #28]
  404326:	6261      	str	r1, [r4, #36]	; 0x24
  404328:	62a2      	str	r2, [r4, #40]	; 0x28
  40432a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40432c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404334:	f000 bbc4 	b.w	404ac0 <__retarget_lock_init_recursive>
  404338:	00405785 	.word	0x00405785
  40433c:	004057a9 	.word	0x004057a9
  404340:	004057e5 	.word	0x004057e5
  404344:	00405805 	.word	0x00405805

00404348 <__sinit>:
  404348:	b510      	push	{r4, lr}
  40434a:	4604      	mov	r4, r0
  40434c:	4812      	ldr	r0, [pc, #72]	; (404398 <__sinit+0x50>)
  40434e:	f000 fbbb 	bl	404ac8 <__retarget_lock_acquire_recursive>
  404352:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404354:	b9d2      	cbnz	r2, 40438c <__sinit+0x44>
  404356:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40435a:	4810      	ldr	r0, [pc, #64]	; (40439c <__sinit+0x54>)
  40435c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404360:	2103      	movs	r1, #3
  404362:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404366:	63e0      	str	r0, [r4, #60]	; 0x3c
  404368:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40436c:	6860      	ldr	r0, [r4, #4]
  40436e:	2104      	movs	r1, #4
  404370:	f7ff ffc2 	bl	4042f8 <std.isra.0>
  404374:	2201      	movs	r2, #1
  404376:	2109      	movs	r1, #9
  404378:	68a0      	ldr	r0, [r4, #8]
  40437a:	f7ff ffbd 	bl	4042f8 <std.isra.0>
  40437e:	2202      	movs	r2, #2
  404380:	2112      	movs	r1, #18
  404382:	68e0      	ldr	r0, [r4, #12]
  404384:	f7ff ffb8 	bl	4042f8 <std.isra.0>
  404388:	2301      	movs	r3, #1
  40438a:	63a3      	str	r3, [r4, #56]	; 0x38
  40438c:	4802      	ldr	r0, [pc, #8]	; (404398 <__sinit+0x50>)
  40438e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404392:	f000 bb9b 	b.w	404acc <__retarget_lock_release_recursive>
  404396:	bf00      	nop
  404398:	20400b34 	.word	0x20400b34
  40439c:	004042ed 	.word	0x004042ed

004043a0 <__sfp_lock_acquire>:
  4043a0:	4801      	ldr	r0, [pc, #4]	; (4043a8 <__sfp_lock_acquire+0x8>)
  4043a2:	f000 bb91 	b.w	404ac8 <__retarget_lock_acquire_recursive>
  4043a6:	bf00      	nop
  4043a8:	20400b48 	.word	0x20400b48

004043ac <__sfp_lock_release>:
  4043ac:	4801      	ldr	r0, [pc, #4]	; (4043b4 <__sfp_lock_release+0x8>)
  4043ae:	f000 bb8d 	b.w	404acc <__retarget_lock_release_recursive>
  4043b2:	bf00      	nop
  4043b4:	20400b48 	.word	0x20400b48

004043b8 <__libc_fini_array>:
  4043b8:	b538      	push	{r3, r4, r5, lr}
  4043ba:	4c0a      	ldr	r4, [pc, #40]	; (4043e4 <__libc_fini_array+0x2c>)
  4043bc:	4d0a      	ldr	r5, [pc, #40]	; (4043e8 <__libc_fini_array+0x30>)
  4043be:	1b64      	subs	r4, r4, r5
  4043c0:	10a4      	asrs	r4, r4, #2
  4043c2:	d00a      	beq.n	4043da <__libc_fini_array+0x22>
  4043c4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4043c8:	3b01      	subs	r3, #1
  4043ca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4043ce:	3c01      	subs	r4, #1
  4043d0:	f855 3904 	ldr.w	r3, [r5], #-4
  4043d4:	4798      	blx	r3
  4043d6:	2c00      	cmp	r4, #0
  4043d8:	d1f9      	bne.n	4043ce <__libc_fini_array+0x16>
  4043da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4043de:	f001 be69 	b.w	4060b4 <_fini>
  4043e2:	bf00      	nop
  4043e4:	004060c4 	.word	0x004060c4
  4043e8:	004060c0 	.word	0x004060c0

004043ec <__fputwc>:
  4043ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4043f0:	b082      	sub	sp, #8
  4043f2:	4680      	mov	r8, r0
  4043f4:	4689      	mov	r9, r1
  4043f6:	4614      	mov	r4, r2
  4043f8:	f000 fb54 	bl	404aa4 <__locale_mb_cur_max>
  4043fc:	2801      	cmp	r0, #1
  4043fe:	d036      	beq.n	40446e <__fputwc+0x82>
  404400:	464a      	mov	r2, r9
  404402:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404406:	a901      	add	r1, sp, #4
  404408:	4640      	mov	r0, r8
  40440a:	f001 fa57 	bl	4058bc <_wcrtomb_r>
  40440e:	1c42      	adds	r2, r0, #1
  404410:	4606      	mov	r6, r0
  404412:	d025      	beq.n	404460 <__fputwc+0x74>
  404414:	b3a8      	cbz	r0, 404482 <__fputwc+0x96>
  404416:	f89d e004 	ldrb.w	lr, [sp, #4]
  40441a:	2500      	movs	r5, #0
  40441c:	f10d 0a04 	add.w	sl, sp, #4
  404420:	e009      	b.n	404436 <__fputwc+0x4a>
  404422:	6823      	ldr	r3, [r4, #0]
  404424:	1c5a      	adds	r2, r3, #1
  404426:	6022      	str	r2, [r4, #0]
  404428:	f883 e000 	strb.w	lr, [r3]
  40442c:	3501      	adds	r5, #1
  40442e:	42b5      	cmp	r5, r6
  404430:	d227      	bcs.n	404482 <__fputwc+0x96>
  404432:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404436:	68a3      	ldr	r3, [r4, #8]
  404438:	3b01      	subs	r3, #1
  40443a:	2b00      	cmp	r3, #0
  40443c:	60a3      	str	r3, [r4, #8]
  40443e:	daf0      	bge.n	404422 <__fputwc+0x36>
  404440:	69a7      	ldr	r7, [r4, #24]
  404442:	42bb      	cmp	r3, r7
  404444:	4671      	mov	r1, lr
  404446:	4622      	mov	r2, r4
  404448:	4640      	mov	r0, r8
  40444a:	db02      	blt.n	404452 <__fputwc+0x66>
  40444c:	f1be 0f0a 	cmp.w	lr, #10
  404450:	d1e7      	bne.n	404422 <__fputwc+0x36>
  404452:	f001 f9db 	bl	40580c <__swbuf_r>
  404456:	1c43      	adds	r3, r0, #1
  404458:	d1e8      	bne.n	40442c <__fputwc+0x40>
  40445a:	b002      	add	sp, #8
  40445c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404460:	89a3      	ldrh	r3, [r4, #12]
  404462:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404466:	81a3      	strh	r3, [r4, #12]
  404468:	b002      	add	sp, #8
  40446a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40446e:	f109 33ff 	add.w	r3, r9, #4294967295
  404472:	2bfe      	cmp	r3, #254	; 0xfe
  404474:	d8c4      	bhi.n	404400 <__fputwc+0x14>
  404476:	fa5f fe89 	uxtb.w	lr, r9
  40447a:	4606      	mov	r6, r0
  40447c:	f88d e004 	strb.w	lr, [sp, #4]
  404480:	e7cb      	b.n	40441a <__fputwc+0x2e>
  404482:	4648      	mov	r0, r9
  404484:	b002      	add	sp, #8
  404486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40448a:	bf00      	nop

0040448c <_fputwc_r>:
  40448c:	b530      	push	{r4, r5, lr}
  40448e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404490:	f013 0f01 	tst.w	r3, #1
  404494:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  404498:	4614      	mov	r4, r2
  40449a:	b083      	sub	sp, #12
  40449c:	4605      	mov	r5, r0
  40449e:	b29a      	uxth	r2, r3
  4044a0:	d101      	bne.n	4044a6 <_fputwc_r+0x1a>
  4044a2:	0590      	lsls	r0, r2, #22
  4044a4:	d51c      	bpl.n	4044e0 <_fputwc_r+0x54>
  4044a6:	0490      	lsls	r0, r2, #18
  4044a8:	d406      	bmi.n	4044b8 <_fputwc_r+0x2c>
  4044aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4044ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4044b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4044b4:	81a3      	strh	r3, [r4, #12]
  4044b6:	6662      	str	r2, [r4, #100]	; 0x64
  4044b8:	4628      	mov	r0, r5
  4044ba:	4622      	mov	r2, r4
  4044bc:	f7ff ff96 	bl	4043ec <__fputwc>
  4044c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4044c2:	07da      	lsls	r2, r3, #31
  4044c4:	4605      	mov	r5, r0
  4044c6:	d402      	bmi.n	4044ce <_fputwc_r+0x42>
  4044c8:	89a3      	ldrh	r3, [r4, #12]
  4044ca:	059b      	lsls	r3, r3, #22
  4044cc:	d502      	bpl.n	4044d4 <_fputwc_r+0x48>
  4044ce:	4628      	mov	r0, r5
  4044d0:	b003      	add	sp, #12
  4044d2:	bd30      	pop	{r4, r5, pc}
  4044d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4044d6:	f000 faf9 	bl	404acc <__retarget_lock_release_recursive>
  4044da:	4628      	mov	r0, r5
  4044dc:	b003      	add	sp, #12
  4044de:	bd30      	pop	{r4, r5, pc}
  4044e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4044e2:	9101      	str	r1, [sp, #4]
  4044e4:	f000 faf0 	bl	404ac8 <__retarget_lock_acquire_recursive>
  4044e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4044ec:	9901      	ldr	r1, [sp, #4]
  4044ee:	b29a      	uxth	r2, r3
  4044f0:	e7d9      	b.n	4044a6 <_fputwc_r+0x1a>
  4044f2:	bf00      	nop

004044f4 <_malloc_trim_r>:
  4044f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044f6:	4f24      	ldr	r7, [pc, #144]	; (404588 <_malloc_trim_r+0x94>)
  4044f8:	460c      	mov	r4, r1
  4044fa:	4606      	mov	r6, r0
  4044fc:	f000 ff7e 	bl	4053fc <__malloc_lock>
  404500:	68bb      	ldr	r3, [r7, #8]
  404502:	685d      	ldr	r5, [r3, #4]
  404504:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404508:	310f      	adds	r1, #15
  40450a:	f025 0503 	bic.w	r5, r5, #3
  40450e:	4429      	add	r1, r5
  404510:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404514:	f021 010f 	bic.w	r1, r1, #15
  404518:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40451c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404520:	db07      	blt.n	404532 <_malloc_trim_r+0x3e>
  404522:	2100      	movs	r1, #0
  404524:	4630      	mov	r0, r6
  404526:	f001 f91b 	bl	405760 <_sbrk_r>
  40452a:	68bb      	ldr	r3, [r7, #8]
  40452c:	442b      	add	r3, r5
  40452e:	4298      	cmp	r0, r3
  404530:	d004      	beq.n	40453c <_malloc_trim_r+0x48>
  404532:	4630      	mov	r0, r6
  404534:	f000 ff68 	bl	405408 <__malloc_unlock>
  404538:	2000      	movs	r0, #0
  40453a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40453c:	4261      	negs	r1, r4
  40453e:	4630      	mov	r0, r6
  404540:	f001 f90e 	bl	405760 <_sbrk_r>
  404544:	3001      	adds	r0, #1
  404546:	d00d      	beq.n	404564 <_malloc_trim_r+0x70>
  404548:	4b10      	ldr	r3, [pc, #64]	; (40458c <_malloc_trim_r+0x98>)
  40454a:	68ba      	ldr	r2, [r7, #8]
  40454c:	6819      	ldr	r1, [r3, #0]
  40454e:	1b2d      	subs	r5, r5, r4
  404550:	f045 0501 	orr.w	r5, r5, #1
  404554:	4630      	mov	r0, r6
  404556:	1b09      	subs	r1, r1, r4
  404558:	6055      	str	r5, [r2, #4]
  40455a:	6019      	str	r1, [r3, #0]
  40455c:	f000 ff54 	bl	405408 <__malloc_unlock>
  404560:	2001      	movs	r0, #1
  404562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404564:	2100      	movs	r1, #0
  404566:	4630      	mov	r0, r6
  404568:	f001 f8fa 	bl	405760 <_sbrk_r>
  40456c:	68ba      	ldr	r2, [r7, #8]
  40456e:	1a83      	subs	r3, r0, r2
  404570:	2b0f      	cmp	r3, #15
  404572:	ddde      	ble.n	404532 <_malloc_trim_r+0x3e>
  404574:	4c06      	ldr	r4, [pc, #24]	; (404590 <_malloc_trim_r+0x9c>)
  404576:	4905      	ldr	r1, [pc, #20]	; (40458c <_malloc_trim_r+0x98>)
  404578:	6824      	ldr	r4, [r4, #0]
  40457a:	f043 0301 	orr.w	r3, r3, #1
  40457e:	1b00      	subs	r0, r0, r4
  404580:	6053      	str	r3, [r2, #4]
  404582:	6008      	str	r0, [r1, #0]
  404584:	e7d5      	b.n	404532 <_malloc_trim_r+0x3e>
  404586:	bf00      	nop
  404588:	204005a8 	.word	0x204005a8
  40458c:	20400a60 	.word	0x20400a60
  404590:	204009b0 	.word	0x204009b0

00404594 <_free_r>:
  404594:	2900      	cmp	r1, #0
  404596:	d044      	beq.n	404622 <_free_r+0x8e>
  404598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40459c:	460d      	mov	r5, r1
  40459e:	4680      	mov	r8, r0
  4045a0:	f000 ff2c 	bl	4053fc <__malloc_lock>
  4045a4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4045a8:	4969      	ldr	r1, [pc, #420]	; (404750 <_free_r+0x1bc>)
  4045aa:	f027 0301 	bic.w	r3, r7, #1
  4045ae:	f1a5 0408 	sub.w	r4, r5, #8
  4045b2:	18e2      	adds	r2, r4, r3
  4045b4:	688e      	ldr	r6, [r1, #8]
  4045b6:	6850      	ldr	r0, [r2, #4]
  4045b8:	42b2      	cmp	r2, r6
  4045ba:	f020 0003 	bic.w	r0, r0, #3
  4045be:	d05e      	beq.n	40467e <_free_r+0xea>
  4045c0:	07fe      	lsls	r6, r7, #31
  4045c2:	6050      	str	r0, [r2, #4]
  4045c4:	d40b      	bmi.n	4045de <_free_r+0x4a>
  4045c6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4045ca:	1be4      	subs	r4, r4, r7
  4045cc:	f101 0e08 	add.w	lr, r1, #8
  4045d0:	68a5      	ldr	r5, [r4, #8]
  4045d2:	4575      	cmp	r5, lr
  4045d4:	443b      	add	r3, r7
  4045d6:	d06d      	beq.n	4046b4 <_free_r+0x120>
  4045d8:	68e7      	ldr	r7, [r4, #12]
  4045da:	60ef      	str	r7, [r5, #12]
  4045dc:	60bd      	str	r5, [r7, #8]
  4045de:	1815      	adds	r5, r2, r0
  4045e0:	686d      	ldr	r5, [r5, #4]
  4045e2:	07ed      	lsls	r5, r5, #31
  4045e4:	d53e      	bpl.n	404664 <_free_r+0xd0>
  4045e6:	f043 0201 	orr.w	r2, r3, #1
  4045ea:	6062      	str	r2, [r4, #4]
  4045ec:	50e3      	str	r3, [r4, r3]
  4045ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4045f2:	d217      	bcs.n	404624 <_free_r+0x90>
  4045f4:	08db      	lsrs	r3, r3, #3
  4045f6:	1c58      	adds	r0, r3, #1
  4045f8:	109a      	asrs	r2, r3, #2
  4045fa:	684d      	ldr	r5, [r1, #4]
  4045fc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404600:	60a7      	str	r7, [r4, #8]
  404602:	2301      	movs	r3, #1
  404604:	4093      	lsls	r3, r2
  404606:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40460a:	432b      	orrs	r3, r5
  40460c:	3a08      	subs	r2, #8
  40460e:	60e2      	str	r2, [r4, #12]
  404610:	604b      	str	r3, [r1, #4]
  404612:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404616:	60fc      	str	r4, [r7, #12]
  404618:	4640      	mov	r0, r8
  40461a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40461e:	f000 bef3 	b.w	405408 <__malloc_unlock>
  404622:	4770      	bx	lr
  404624:	0a5a      	lsrs	r2, r3, #9
  404626:	2a04      	cmp	r2, #4
  404628:	d852      	bhi.n	4046d0 <_free_r+0x13c>
  40462a:	099a      	lsrs	r2, r3, #6
  40462c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404630:	00ff      	lsls	r7, r7, #3
  404632:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404636:	19c8      	adds	r0, r1, r7
  404638:	59ca      	ldr	r2, [r1, r7]
  40463a:	3808      	subs	r0, #8
  40463c:	4290      	cmp	r0, r2
  40463e:	d04f      	beq.n	4046e0 <_free_r+0x14c>
  404640:	6851      	ldr	r1, [r2, #4]
  404642:	f021 0103 	bic.w	r1, r1, #3
  404646:	428b      	cmp	r3, r1
  404648:	d232      	bcs.n	4046b0 <_free_r+0x11c>
  40464a:	6892      	ldr	r2, [r2, #8]
  40464c:	4290      	cmp	r0, r2
  40464e:	d1f7      	bne.n	404640 <_free_r+0xac>
  404650:	68c3      	ldr	r3, [r0, #12]
  404652:	60a0      	str	r0, [r4, #8]
  404654:	60e3      	str	r3, [r4, #12]
  404656:	609c      	str	r4, [r3, #8]
  404658:	60c4      	str	r4, [r0, #12]
  40465a:	4640      	mov	r0, r8
  40465c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404660:	f000 bed2 	b.w	405408 <__malloc_unlock>
  404664:	6895      	ldr	r5, [r2, #8]
  404666:	4f3b      	ldr	r7, [pc, #236]	; (404754 <_free_r+0x1c0>)
  404668:	42bd      	cmp	r5, r7
  40466a:	4403      	add	r3, r0
  40466c:	d040      	beq.n	4046f0 <_free_r+0x15c>
  40466e:	68d0      	ldr	r0, [r2, #12]
  404670:	60e8      	str	r0, [r5, #12]
  404672:	f043 0201 	orr.w	r2, r3, #1
  404676:	6085      	str	r5, [r0, #8]
  404678:	6062      	str	r2, [r4, #4]
  40467a:	50e3      	str	r3, [r4, r3]
  40467c:	e7b7      	b.n	4045ee <_free_r+0x5a>
  40467e:	07ff      	lsls	r7, r7, #31
  404680:	4403      	add	r3, r0
  404682:	d407      	bmi.n	404694 <_free_r+0x100>
  404684:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404688:	1aa4      	subs	r4, r4, r2
  40468a:	4413      	add	r3, r2
  40468c:	68a0      	ldr	r0, [r4, #8]
  40468e:	68e2      	ldr	r2, [r4, #12]
  404690:	60c2      	str	r2, [r0, #12]
  404692:	6090      	str	r0, [r2, #8]
  404694:	4a30      	ldr	r2, [pc, #192]	; (404758 <_free_r+0x1c4>)
  404696:	6812      	ldr	r2, [r2, #0]
  404698:	f043 0001 	orr.w	r0, r3, #1
  40469c:	4293      	cmp	r3, r2
  40469e:	6060      	str	r0, [r4, #4]
  4046a0:	608c      	str	r4, [r1, #8]
  4046a2:	d3b9      	bcc.n	404618 <_free_r+0x84>
  4046a4:	4b2d      	ldr	r3, [pc, #180]	; (40475c <_free_r+0x1c8>)
  4046a6:	4640      	mov	r0, r8
  4046a8:	6819      	ldr	r1, [r3, #0]
  4046aa:	f7ff ff23 	bl	4044f4 <_malloc_trim_r>
  4046ae:	e7b3      	b.n	404618 <_free_r+0x84>
  4046b0:	4610      	mov	r0, r2
  4046b2:	e7cd      	b.n	404650 <_free_r+0xbc>
  4046b4:	1811      	adds	r1, r2, r0
  4046b6:	6849      	ldr	r1, [r1, #4]
  4046b8:	07c9      	lsls	r1, r1, #31
  4046ba:	d444      	bmi.n	404746 <_free_r+0x1b2>
  4046bc:	6891      	ldr	r1, [r2, #8]
  4046be:	68d2      	ldr	r2, [r2, #12]
  4046c0:	60ca      	str	r2, [r1, #12]
  4046c2:	4403      	add	r3, r0
  4046c4:	f043 0001 	orr.w	r0, r3, #1
  4046c8:	6091      	str	r1, [r2, #8]
  4046ca:	6060      	str	r0, [r4, #4]
  4046cc:	50e3      	str	r3, [r4, r3]
  4046ce:	e7a3      	b.n	404618 <_free_r+0x84>
  4046d0:	2a14      	cmp	r2, #20
  4046d2:	d816      	bhi.n	404702 <_free_r+0x16e>
  4046d4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4046d8:	00ff      	lsls	r7, r7, #3
  4046da:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4046de:	e7aa      	b.n	404636 <_free_r+0xa2>
  4046e0:	10aa      	asrs	r2, r5, #2
  4046e2:	2301      	movs	r3, #1
  4046e4:	684d      	ldr	r5, [r1, #4]
  4046e6:	4093      	lsls	r3, r2
  4046e8:	432b      	orrs	r3, r5
  4046ea:	604b      	str	r3, [r1, #4]
  4046ec:	4603      	mov	r3, r0
  4046ee:	e7b0      	b.n	404652 <_free_r+0xbe>
  4046f0:	f043 0201 	orr.w	r2, r3, #1
  4046f4:	614c      	str	r4, [r1, #20]
  4046f6:	610c      	str	r4, [r1, #16]
  4046f8:	60e5      	str	r5, [r4, #12]
  4046fa:	60a5      	str	r5, [r4, #8]
  4046fc:	6062      	str	r2, [r4, #4]
  4046fe:	50e3      	str	r3, [r4, r3]
  404700:	e78a      	b.n	404618 <_free_r+0x84>
  404702:	2a54      	cmp	r2, #84	; 0x54
  404704:	d806      	bhi.n	404714 <_free_r+0x180>
  404706:	0b1a      	lsrs	r2, r3, #12
  404708:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40470c:	00ff      	lsls	r7, r7, #3
  40470e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404712:	e790      	b.n	404636 <_free_r+0xa2>
  404714:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404718:	d806      	bhi.n	404728 <_free_r+0x194>
  40471a:	0bda      	lsrs	r2, r3, #15
  40471c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404720:	00ff      	lsls	r7, r7, #3
  404722:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404726:	e786      	b.n	404636 <_free_r+0xa2>
  404728:	f240 5054 	movw	r0, #1364	; 0x554
  40472c:	4282      	cmp	r2, r0
  40472e:	d806      	bhi.n	40473e <_free_r+0x1aa>
  404730:	0c9a      	lsrs	r2, r3, #18
  404732:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404736:	00ff      	lsls	r7, r7, #3
  404738:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40473c:	e77b      	b.n	404636 <_free_r+0xa2>
  40473e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404742:	257e      	movs	r5, #126	; 0x7e
  404744:	e777      	b.n	404636 <_free_r+0xa2>
  404746:	f043 0101 	orr.w	r1, r3, #1
  40474a:	6061      	str	r1, [r4, #4]
  40474c:	6013      	str	r3, [r2, #0]
  40474e:	e763      	b.n	404618 <_free_r+0x84>
  404750:	204005a8 	.word	0x204005a8
  404754:	204005b0 	.word	0x204005b0
  404758:	204009b4 	.word	0x204009b4
  40475c:	20400a90 	.word	0x20400a90

00404760 <__sfvwrite_r>:
  404760:	6893      	ldr	r3, [r2, #8]
  404762:	2b00      	cmp	r3, #0
  404764:	d073      	beq.n	40484e <__sfvwrite_r+0xee>
  404766:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40476a:	898b      	ldrh	r3, [r1, #12]
  40476c:	b083      	sub	sp, #12
  40476e:	460c      	mov	r4, r1
  404770:	0719      	lsls	r1, r3, #28
  404772:	9000      	str	r0, [sp, #0]
  404774:	4616      	mov	r6, r2
  404776:	d526      	bpl.n	4047c6 <__sfvwrite_r+0x66>
  404778:	6922      	ldr	r2, [r4, #16]
  40477a:	b322      	cbz	r2, 4047c6 <__sfvwrite_r+0x66>
  40477c:	f013 0002 	ands.w	r0, r3, #2
  404780:	6835      	ldr	r5, [r6, #0]
  404782:	d02c      	beq.n	4047de <__sfvwrite_r+0x7e>
  404784:	f04f 0900 	mov.w	r9, #0
  404788:	4fb0      	ldr	r7, [pc, #704]	; (404a4c <__sfvwrite_r+0x2ec>)
  40478a:	46c8      	mov	r8, r9
  40478c:	46b2      	mov	sl, r6
  40478e:	45b8      	cmp	r8, r7
  404790:	4643      	mov	r3, r8
  404792:	464a      	mov	r2, r9
  404794:	bf28      	it	cs
  404796:	463b      	movcs	r3, r7
  404798:	9800      	ldr	r0, [sp, #0]
  40479a:	f1b8 0f00 	cmp.w	r8, #0
  40479e:	d050      	beq.n	404842 <__sfvwrite_r+0xe2>
  4047a0:	69e1      	ldr	r1, [r4, #28]
  4047a2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4047a4:	47b0      	blx	r6
  4047a6:	2800      	cmp	r0, #0
  4047a8:	dd58      	ble.n	40485c <__sfvwrite_r+0xfc>
  4047aa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4047ae:	1a1b      	subs	r3, r3, r0
  4047b0:	4481      	add	r9, r0
  4047b2:	eba8 0800 	sub.w	r8, r8, r0
  4047b6:	f8ca 3008 	str.w	r3, [sl, #8]
  4047ba:	2b00      	cmp	r3, #0
  4047bc:	d1e7      	bne.n	40478e <__sfvwrite_r+0x2e>
  4047be:	2000      	movs	r0, #0
  4047c0:	b003      	add	sp, #12
  4047c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047c6:	4621      	mov	r1, r4
  4047c8:	9800      	ldr	r0, [sp, #0]
  4047ca:	f7ff fc51 	bl	404070 <__swsetup_r>
  4047ce:	2800      	cmp	r0, #0
  4047d0:	f040 8133 	bne.w	404a3a <__sfvwrite_r+0x2da>
  4047d4:	89a3      	ldrh	r3, [r4, #12]
  4047d6:	6835      	ldr	r5, [r6, #0]
  4047d8:	f013 0002 	ands.w	r0, r3, #2
  4047dc:	d1d2      	bne.n	404784 <__sfvwrite_r+0x24>
  4047de:	f013 0901 	ands.w	r9, r3, #1
  4047e2:	d145      	bne.n	404870 <__sfvwrite_r+0x110>
  4047e4:	464f      	mov	r7, r9
  4047e6:	9601      	str	r6, [sp, #4]
  4047e8:	b337      	cbz	r7, 404838 <__sfvwrite_r+0xd8>
  4047ea:	059a      	lsls	r2, r3, #22
  4047ec:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4047f0:	f140 8083 	bpl.w	4048fa <__sfvwrite_r+0x19a>
  4047f4:	4547      	cmp	r7, r8
  4047f6:	46c3      	mov	fp, r8
  4047f8:	f0c0 80ab 	bcc.w	404952 <__sfvwrite_r+0x1f2>
  4047fc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404800:	f040 80ac 	bne.w	40495c <__sfvwrite_r+0x1fc>
  404804:	6820      	ldr	r0, [r4, #0]
  404806:	46ba      	mov	sl, r7
  404808:	465a      	mov	r2, fp
  40480a:	4649      	mov	r1, r9
  40480c:	f000 fd92 	bl	405334 <memmove>
  404810:	68a2      	ldr	r2, [r4, #8]
  404812:	6823      	ldr	r3, [r4, #0]
  404814:	eba2 0208 	sub.w	r2, r2, r8
  404818:	445b      	add	r3, fp
  40481a:	60a2      	str	r2, [r4, #8]
  40481c:	6023      	str	r3, [r4, #0]
  40481e:	9a01      	ldr	r2, [sp, #4]
  404820:	6893      	ldr	r3, [r2, #8]
  404822:	eba3 030a 	sub.w	r3, r3, sl
  404826:	44d1      	add	r9, sl
  404828:	eba7 070a 	sub.w	r7, r7, sl
  40482c:	6093      	str	r3, [r2, #8]
  40482e:	2b00      	cmp	r3, #0
  404830:	d0c5      	beq.n	4047be <__sfvwrite_r+0x5e>
  404832:	89a3      	ldrh	r3, [r4, #12]
  404834:	2f00      	cmp	r7, #0
  404836:	d1d8      	bne.n	4047ea <__sfvwrite_r+0x8a>
  404838:	f8d5 9000 	ldr.w	r9, [r5]
  40483c:	686f      	ldr	r7, [r5, #4]
  40483e:	3508      	adds	r5, #8
  404840:	e7d2      	b.n	4047e8 <__sfvwrite_r+0x88>
  404842:	f8d5 9000 	ldr.w	r9, [r5]
  404846:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40484a:	3508      	adds	r5, #8
  40484c:	e79f      	b.n	40478e <__sfvwrite_r+0x2e>
  40484e:	2000      	movs	r0, #0
  404850:	4770      	bx	lr
  404852:	4621      	mov	r1, r4
  404854:	9800      	ldr	r0, [sp, #0]
  404856:	f7ff fd1f 	bl	404298 <_fflush_r>
  40485a:	b370      	cbz	r0, 4048ba <__sfvwrite_r+0x15a>
  40485c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404860:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404864:	f04f 30ff 	mov.w	r0, #4294967295
  404868:	81a3      	strh	r3, [r4, #12]
  40486a:	b003      	add	sp, #12
  40486c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404870:	4681      	mov	r9, r0
  404872:	4633      	mov	r3, r6
  404874:	464e      	mov	r6, r9
  404876:	46a8      	mov	r8, r5
  404878:	469a      	mov	sl, r3
  40487a:	464d      	mov	r5, r9
  40487c:	b34e      	cbz	r6, 4048d2 <__sfvwrite_r+0x172>
  40487e:	b380      	cbz	r0, 4048e2 <__sfvwrite_r+0x182>
  404880:	6820      	ldr	r0, [r4, #0]
  404882:	6923      	ldr	r3, [r4, #16]
  404884:	6962      	ldr	r2, [r4, #20]
  404886:	45b1      	cmp	r9, r6
  404888:	46cb      	mov	fp, r9
  40488a:	bf28      	it	cs
  40488c:	46b3      	movcs	fp, r6
  40488e:	4298      	cmp	r0, r3
  404890:	465f      	mov	r7, fp
  404892:	d904      	bls.n	40489e <__sfvwrite_r+0x13e>
  404894:	68a3      	ldr	r3, [r4, #8]
  404896:	4413      	add	r3, r2
  404898:	459b      	cmp	fp, r3
  40489a:	f300 80a6 	bgt.w	4049ea <__sfvwrite_r+0x28a>
  40489e:	4593      	cmp	fp, r2
  4048a0:	db4b      	blt.n	40493a <__sfvwrite_r+0x1da>
  4048a2:	4613      	mov	r3, r2
  4048a4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4048a6:	69e1      	ldr	r1, [r4, #28]
  4048a8:	9800      	ldr	r0, [sp, #0]
  4048aa:	462a      	mov	r2, r5
  4048ac:	47b8      	blx	r7
  4048ae:	1e07      	subs	r7, r0, #0
  4048b0:	ddd4      	ble.n	40485c <__sfvwrite_r+0xfc>
  4048b2:	ebb9 0907 	subs.w	r9, r9, r7
  4048b6:	d0cc      	beq.n	404852 <__sfvwrite_r+0xf2>
  4048b8:	2001      	movs	r0, #1
  4048ba:	f8da 3008 	ldr.w	r3, [sl, #8]
  4048be:	1bdb      	subs	r3, r3, r7
  4048c0:	443d      	add	r5, r7
  4048c2:	1bf6      	subs	r6, r6, r7
  4048c4:	f8ca 3008 	str.w	r3, [sl, #8]
  4048c8:	2b00      	cmp	r3, #0
  4048ca:	f43f af78 	beq.w	4047be <__sfvwrite_r+0x5e>
  4048ce:	2e00      	cmp	r6, #0
  4048d0:	d1d5      	bne.n	40487e <__sfvwrite_r+0x11e>
  4048d2:	f108 0308 	add.w	r3, r8, #8
  4048d6:	e913 0060 	ldmdb	r3, {r5, r6}
  4048da:	4698      	mov	r8, r3
  4048dc:	3308      	adds	r3, #8
  4048de:	2e00      	cmp	r6, #0
  4048e0:	d0f9      	beq.n	4048d6 <__sfvwrite_r+0x176>
  4048e2:	4632      	mov	r2, r6
  4048e4:	210a      	movs	r1, #10
  4048e6:	4628      	mov	r0, r5
  4048e8:	f000 fc3a 	bl	405160 <memchr>
  4048ec:	2800      	cmp	r0, #0
  4048ee:	f000 80a1 	beq.w	404a34 <__sfvwrite_r+0x2d4>
  4048f2:	3001      	adds	r0, #1
  4048f4:	eba0 0905 	sub.w	r9, r0, r5
  4048f8:	e7c2      	b.n	404880 <__sfvwrite_r+0x120>
  4048fa:	6820      	ldr	r0, [r4, #0]
  4048fc:	6923      	ldr	r3, [r4, #16]
  4048fe:	4298      	cmp	r0, r3
  404900:	d802      	bhi.n	404908 <__sfvwrite_r+0x1a8>
  404902:	6963      	ldr	r3, [r4, #20]
  404904:	429f      	cmp	r7, r3
  404906:	d25d      	bcs.n	4049c4 <__sfvwrite_r+0x264>
  404908:	45b8      	cmp	r8, r7
  40490a:	bf28      	it	cs
  40490c:	46b8      	movcs	r8, r7
  40490e:	4642      	mov	r2, r8
  404910:	4649      	mov	r1, r9
  404912:	f000 fd0f 	bl	405334 <memmove>
  404916:	68a3      	ldr	r3, [r4, #8]
  404918:	6822      	ldr	r2, [r4, #0]
  40491a:	eba3 0308 	sub.w	r3, r3, r8
  40491e:	4442      	add	r2, r8
  404920:	60a3      	str	r3, [r4, #8]
  404922:	6022      	str	r2, [r4, #0]
  404924:	b10b      	cbz	r3, 40492a <__sfvwrite_r+0x1ca>
  404926:	46c2      	mov	sl, r8
  404928:	e779      	b.n	40481e <__sfvwrite_r+0xbe>
  40492a:	4621      	mov	r1, r4
  40492c:	9800      	ldr	r0, [sp, #0]
  40492e:	f7ff fcb3 	bl	404298 <_fflush_r>
  404932:	2800      	cmp	r0, #0
  404934:	d192      	bne.n	40485c <__sfvwrite_r+0xfc>
  404936:	46c2      	mov	sl, r8
  404938:	e771      	b.n	40481e <__sfvwrite_r+0xbe>
  40493a:	465a      	mov	r2, fp
  40493c:	4629      	mov	r1, r5
  40493e:	f000 fcf9 	bl	405334 <memmove>
  404942:	68a2      	ldr	r2, [r4, #8]
  404944:	6823      	ldr	r3, [r4, #0]
  404946:	eba2 020b 	sub.w	r2, r2, fp
  40494a:	445b      	add	r3, fp
  40494c:	60a2      	str	r2, [r4, #8]
  40494e:	6023      	str	r3, [r4, #0]
  404950:	e7af      	b.n	4048b2 <__sfvwrite_r+0x152>
  404952:	6820      	ldr	r0, [r4, #0]
  404954:	46b8      	mov	r8, r7
  404956:	46ba      	mov	sl, r7
  404958:	46bb      	mov	fp, r7
  40495a:	e755      	b.n	404808 <__sfvwrite_r+0xa8>
  40495c:	6962      	ldr	r2, [r4, #20]
  40495e:	6820      	ldr	r0, [r4, #0]
  404960:	6921      	ldr	r1, [r4, #16]
  404962:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404966:	eba0 0a01 	sub.w	sl, r0, r1
  40496a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40496e:	f10a 0001 	add.w	r0, sl, #1
  404972:	ea4f 0868 	mov.w	r8, r8, asr #1
  404976:	4438      	add	r0, r7
  404978:	4540      	cmp	r0, r8
  40497a:	4642      	mov	r2, r8
  40497c:	bf84      	itt	hi
  40497e:	4680      	movhi	r8, r0
  404980:	4642      	movhi	r2, r8
  404982:	055b      	lsls	r3, r3, #21
  404984:	d544      	bpl.n	404a10 <__sfvwrite_r+0x2b0>
  404986:	4611      	mov	r1, r2
  404988:	9800      	ldr	r0, [sp, #0]
  40498a:	f000 f921 	bl	404bd0 <_malloc_r>
  40498e:	4683      	mov	fp, r0
  404990:	2800      	cmp	r0, #0
  404992:	d055      	beq.n	404a40 <__sfvwrite_r+0x2e0>
  404994:	4652      	mov	r2, sl
  404996:	6921      	ldr	r1, [r4, #16]
  404998:	f000 fc32 	bl	405200 <memcpy>
  40499c:	89a3      	ldrh	r3, [r4, #12]
  40499e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4049a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4049a6:	81a3      	strh	r3, [r4, #12]
  4049a8:	eb0b 000a 	add.w	r0, fp, sl
  4049ac:	eba8 030a 	sub.w	r3, r8, sl
  4049b0:	f8c4 b010 	str.w	fp, [r4, #16]
  4049b4:	f8c4 8014 	str.w	r8, [r4, #20]
  4049b8:	6020      	str	r0, [r4, #0]
  4049ba:	60a3      	str	r3, [r4, #8]
  4049bc:	46b8      	mov	r8, r7
  4049be:	46ba      	mov	sl, r7
  4049c0:	46bb      	mov	fp, r7
  4049c2:	e721      	b.n	404808 <__sfvwrite_r+0xa8>
  4049c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4049c8:	42b9      	cmp	r1, r7
  4049ca:	bf28      	it	cs
  4049cc:	4639      	movcs	r1, r7
  4049ce:	464a      	mov	r2, r9
  4049d0:	fb91 f1f3 	sdiv	r1, r1, r3
  4049d4:	9800      	ldr	r0, [sp, #0]
  4049d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4049d8:	fb03 f301 	mul.w	r3, r3, r1
  4049dc:	69e1      	ldr	r1, [r4, #28]
  4049de:	47b0      	blx	r6
  4049e0:	f1b0 0a00 	subs.w	sl, r0, #0
  4049e4:	f73f af1b 	bgt.w	40481e <__sfvwrite_r+0xbe>
  4049e8:	e738      	b.n	40485c <__sfvwrite_r+0xfc>
  4049ea:	461a      	mov	r2, r3
  4049ec:	4629      	mov	r1, r5
  4049ee:	9301      	str	r3, [sp, #4]
  4049f0:	f000 fca0 	bl	405334 <memmove>
  4049f4:	6822      	ldr	r2, [r4, #0]
  4049f6:	9b01      	ldr	r3, [sp, #4]
  4049f8:	9800      	ldr	r0, [sp, #0]
  4049fa:	441a      	add	r2, r3
  4049fc:	6022      	str	r2, [r4, #0]
  4049fe:	4621      	mov	r1, r4
  404a00:	f7ff fc4a 	bl	404298 <_fflush_r>
  404a04:	9b01      	ldr	r3, [sp, #4]
  404a06:	2800      	cmp	r0, #0
  404a08:	f47f af28 	bne.w	40485c <__sfvwrite_r+0xfc>
  404a0c:	461f      	mov	r7, r3
  404a0e:	e750      	b.n	4048b2 <__sfvwrite_r+0x152>
  404a10:	9800      	ldr	r0, [sp, #0]
  404a12:	f000 fcff 	bl	405414 <_realloc_r>
  404a16:	4683      	mov	fp, r0
  404a18:	2800      	cmp	r0, #0
  404a1a:	d1c5      	bne.n	4049a8 <__sfvwrite_r+0x248>
  404a1c:	9d00      	ldr	r5, [sp, #0]
  404a1e:	6921      	ldr	r1, [r4, #16]
  404a20:	4628      	mov	r0, r5
  404a22:	f7ff fdb7 	bl	404594 <_free_r>
  404a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a2a:	220c      	movs	r2, #12
  404a2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404a30:	602a      	str	r2, [r5, #0]
  404a32:	e715      	b.n	404860 <__sfvwrite_r+0x100>
  404a34:	f106 0901 	add.w	r9, r6, #1
  404a38:	e722      	b.n	404880 <__sfvwrite_r+0x120>
  404a3a:	f04f 30ff 	mov.w	r0, #4294967295
  404a3e:	e6bf      	b.n	4047c0 <__sfvwrite_r+0x60>
  404a40:	9a00      	ldr	r2, [sp, #0]
  404a42:	230c      	movs	r3, #12
  404a44:	6013      	str	r3, [r2, #0]
  404a46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a4a:	e709      	b.n	404860 <__sfvwrite_r+0x100>
  404a4c:	7ffffc00 	.word	0x7ffffc00

00404a50 <_fwalk_reent>:
  404a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404a54:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404a58:	d01f      	beq.n	404a9a <_fwalk_reent+0x4a>
  404a5a:	4688      	mov	r8, r1
  404a5c:	4606      	mov	r6, r0
  404a5e:	f04f 0900 	mov.w	r9, #0
  404a62:	687d      	ldr	r5, [r7, #4]
  404a64:	68bc      	ldr	r4, [r7, #8]
  404a66:	3d01      	subs	r5, #1
  404a68:	d411      	bmi.n	404a8e <_fwalk_reent+0x3e>
  404a6a:	89a3      	ldrh	r3, [r4, #12]
  404a6c:	2b01      	cmp	r3, #1
  404a6e:	f105 35ff 	add.w	r5, r5, #4294967295
  404a72:	d908      	bls.n	404a86 <_fwalk_reent+0x36>
  404a74:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404a78:	3301      	adds	r3, #1
  404a7a:	4621      	mov	r1, r4
  404a7c:	4630      	mov	r0, r6
  404a7e:	d002      	beq.n	404a86 <_fwalk_reent+0x36>
  404a80:	47c0      	blx	r8
  404a82:	ea49 0900 	orr.w	r9, r9, r0
  404a86:	1c6b      	adds	r3, r5, #1
  404a88:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404a8c:	d1ed      	bne.n	404a6a <_fwalk_reent+0x1a>
  404a8e:	683f      	ldr	r7, [r7, #0]
  404a90:	2f00      	cmp	r7, #0
  404a92:	d1e6      	bne.n	404a62 <_fwalk_reent+0x12>
  404a94:	4648      	mov	r0, r9
  404a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a9a:	46b9      	mov	r9, r7
  404a9c:	4648      	mov	r0, r9
  404a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404aa2:	bf00      	nop

00404aa4 <__locale_mb_cur_max>:
  404aa4:	4b04      	ldr	r3, [pc, #16]	; (404ab8 <__locale_mb_cur_max+0x14>)
  404aa6:	4a05      	ldr	r2, [pc, #20]	; (404abc <__locale_mb_cur_max+0x18>)
  404aa8:	681b      	ldr	r3, [r3, #0]
  404aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  404aac:	2b00      	cmp	r3, #0
  404aae:	bf08      	it	eq
  404ab0:	4613      	moveq	r3, r2
  404ab2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  404ab6:	4770      	bx	lr
  404ab8:	2040000c 	.word	0x2040000c
  404abc:	2040043c 	.word	0x2040043c

00404ac0 <__retarget_lock_init_recursive>:
  404ac0:	4770      	bx	lr
  404ac2:	bf00      	nop

00404ac4 <__retarget_lock_close_recursive>:
  404ac4:	4770      	bx	lr
  404ac6:	bf00      	nop

00404ac8 <__retarget_lock_acquire_recursive>:
  404ac8:	4770      	bx	lr
  404aca:	bf00      	nop

00404acc <__retarget_lock_release_recursive>:
  404acc:	4770      	bx	lr
  404ace:	bf00      	nop

00404ad0 <__swhatbuf_r>:
  404ad0:	b570      	push	{r4, r5, r6, lr}
  404ad2:	460c      	mov	r4, r1
  404ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404ad8:	2900      	cmp	r1, #0
  404ada:	b090      	sub	sp, #64	; 0x40
  404adc:	4615      	mov	r5, r2
  404ade:	461e      	mov	r6, r3
  404ae0:	db14      	blt.n	404b0c <__swhatbuf_r+0x3c>
  404ae2:	aa01      	add	r2, sp, #4
  404ae4:	f001 f80e 	bl	405b04 <_fstat_r>
  404ae8:	2800      	cmp	r0, #0
  404aea:	db0f      	blt.n	404b0c <__swhatbuf_r+0x3c>
  404aec:	9a02      	ldr	r2, [sp, #8]
  404aee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404af2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404af6:	fab2 f282 	clz	r2, r2
  404afa:	0952      	lsrs	r2, r2, #5
  404afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404b00:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404b04:	6032      	str	r2, [r6, #0]
  404b06:	602b      	str	r3, [r5, #0]
  404b08:	b010      	add	sp, #64	; 0x40
  404b0a:	bd70      	pop	{r4, r5, r6, pc}
  404b0c:	89a2      	ldrh	r2, [r4, #12]
  404b0e:	2300      	movs	r3, #0
  404b10:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404b14:	6033      	str	r3, [r6, #0]
  404b16:	d004      	beq.n	404b22 <__swhatbuf_r+0x52>
  404b18:	2240      	movs	r2, #64	; 0x40
  404b1a:	4618      	mov	r0, r3
  404b1c:	602a      	str	r2, [r5, #0]
  404b1e:	b010      	add	sp, #64	; 0x40
  404b20:	bd70      	pop	{r4, r5, r6, pc}
  404b22:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404b26:	602b      	str	r3, [r5, #0]
  404b28:	b010      	add	sp, #64	; 0x40
  404b2a:	bd70      	pop	{r4, r5, r6, pc}

00404b2c <__smakebuf_r>:
  404b2c:	898a      	ldrh	r2, [r1, #12]
  404b2e:	0792      	lsls	r2, r2, #30
  404b30:	460b      	mov	r3, r1
  404b32:	d506      	bpl.n	404b42 <__smakebuf_r+0x16>
  404b34:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404b38:	2101      	movs	r1, #1
  404b3a:	601a      	str	r2, [r3, #0]
  404b3c:	611a      	str	r2, [r3, #16]
  404b3e:	6159      	str	r1, [r3, #20]
  404b40:	4770      	bx	lr
  404b42:	b5f0      	push	{r4, r5, r6, r7, lr}
  404b44:	b083      	sub	sp, #12
  404b46:	ab01      	add	r3, sp, #4
  404b48:	466a      	mov	r2, sp
  404b4a:	460c      	mov	r4, r1
  404b4c:	4606      	mov	r6, r0
  404b4e:	f7ff ffbf 	bl	404ad0 <__swhatbuf_r>
  404b52:	9900      	ldr	r1, [sp, #0]
  404b54:	4605      	mov	r5, r0
  404b56:	4630      	mov	r0, r6
  404b58:	f000 f83a 	bl	404bd0 <_malloc_r>
  404b5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b60:	b1d8      	cbz	r0, 404b9a <__smakebuf_r+0x6e>
  404b62:	9a01      	ldr	r2, [sp, #4]
  404b64:	4f15      	ldr	r7, [pc, #84]	; (404bbc <__smakebuf_r+0x90>)
  404b66:	9900      	ldr	r1, [sp, #0]
  404b68:	63f7      	str	r7, [r6, #60]	; 0x3c
  404b6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404b6e:	81a3      	strh	r3, [r4, #12]
  404b70:	6020      	str	r0, [r4, #0]
  404b72:	6120      	str	r0, [r4, #16]
  404b74:	6161      	str	r1, [r4, #20]
  404b76:	b91a      	cbnz	r2, 404b80 <__smakebuf_r+0x54>
  404b78:	432b      	orrs	r3, r5
  404b7a:	81a3      	strh	r3, [r4, #12]
  404b7c:	b003      	add	sp, #12
  404b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b80:	4630      	mov	r0, r6
  404b82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404b86:	f000 ffd1 	bl	405b2c <_isatty_r>
  404b8a:	b1a0      	cbz	r0, 404bb6 <__smakebuf_r+0x8a>
  404b8c:	89a3      	ldrh	r3, [r4, #12]
  404b8e:	f023 0303 	bic.w	r3, r3, #3
  404b92:	f043 0301 	orr.w	r3, r3, #1
  404b96:	b21b      	sxth	r3, r3
  404b98:	e7ee      	b.n	404b78 <__smakebuf_r+0x4c>
  404b9a:	059a      	lsls	r2, r3, #22
  404b9c:	d4ee      	bmi.n	404b7c <__smakebuf_r+0x50>
  404b9e:	f023 0303 	bic.w	r3, r3, #3
  404ba2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404ba6:	f043 0302 	orr.w	r3, r3, #2
  404baa:	2101      	movs	r1, #1
  404bac:	81a3      	strh	r3, [r4, #12]
  404bae:	6022      	str	r2, [r4, #0]
  404bb0:	6122      	str	r2, [r4, #16]
  404bb2:	6161      	str	r1, [r4, #20]
  404bb4:	e7e2      	b.n	404b7c <__smakebuf_r+0x50>
  404bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404bba:	e7dd      	b.n	404b78 <__smakebuf_r+0x4c>
  404bbc:	004042ed 	.word	0x004042ed

00404bc0 <malloc>:
  404bc0:	4b02      	ldr	r3, [pc, #8]	; (404bcc <malloc+0xc>)
  404bc2:	4601      	mov	r1, r0
  404bc4:	6818      	ldr	r0, [r3, #0]
  404bc6:	f000 b803 	b.w	404bd0 <_malloc_r>
  404bca:	bf00      	nop
  404bcc:	2040000c 	.word	0x2040000c

00404bd0 <_malloc_r>:
  404bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404bd4:	f101 060b 	add.w	r6, r1, #11
  404bd8:	2e16      	cmp	r6, #22
  404bda:	b083      	sub	sp, #12
  404bdc:	4605      	mov	r5, r0
  404bde:	f240 809e 	bls.w	404d1e <_malloc_r+0x14e>
  404be2:	f036 0607 	bics.w	r6, r6, #7
  404be6:	f100 80bd 	bmi.w	404d64 <_malloc_r+0x194>
  404bea:	42b1      	cmp	r1, r6
  404bec:	f200 80ba 	bhi.w	404d64 <_malloc_r+0x194>
  404bf0:	f000 fc04 	bl	4053fc <__malloc_lock>
  404bf4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404bf8:	f0c0 8293 	bcc.w	405122 <_malloc_r+0x552>
  404bfc:	0a73      	lsrs	r3, r6, #9
  404bfe:	f000 80b8 	beq.w	404d72 <_malloc_r+0x1a2>
  404c02:	2b04      	cmp	r3, #4
  404c04:	f200 8179 	bhi.w	404efa <_malloc_r+0x32a>
  404c08:	09b3      	lsrs	r3, r6, #6
  404c0a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404c0e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404c12:	00c3      	lsls	r3, r0, #3
  404c14:	4fbf      	ldr	r7, [pc, #764]	; (404f14 <_malloc_r+0x344>)
  404c16:	443b      	add	r3, r7
  404c18:	f1a3 0108 	sub.w	r1, r3, #8
  404c1c:	685c      	ldr	r4, [r3, #4]
  404c1e:	42a1      	cmp	r1, r4
  404c20:	d106      	bne.n	404c30 <_malloc_r+0x60>
  404c22:	e00c      	b.n	404c3e <_malloc_r+0x6e>
  404c24:	2a00      	cmp	r2, #0
  404c26:	f280 80aa 	bge.w	404d7e <_malloc_r+0x1ae>
  404c2a:	68e4      	ldr	r4, [r4, #12]
  404c2c:	42a1      	cmp	r1, r4
  404c2e:	d006      	beq.n	404c3e <_malloc_r+0x6e>
  404c30:	6863      	ldr	r3, [r4, #4]
  404c32:	f023 0303 	bic.w	r3, r3, #3
  404c36:	1b9a      	subs	r2, r3, r6
  404c38:	2a0f      	cmp	r2, #15
  404c3a:	ddf3      	ble.n	404c24 <_malloc_r+0x54>
  404c3c:	4670      	mov	r0, lr
  404c3e:	693c      	ldr	r4, [r7, #16]
  404c40:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404f28 <_malloc_r+0x358>
  404c44:	4574      	cmp	r4, lr
  404c46:	f000 81ab 	beq.w	404fa0 <_malloc_r+0x3d0>
  404c4a:	6863      	ldr	r3, [r4, #4]
  404c4c:	f023 0303 	bic.w	r3, r3, #3
  404c50:	1b9a      	subs	r2, r3, r6
  404c52:	2a0f      	cmp	r2, #15
  404c54:	f300 8190 	bgt.w	404f78 <_malloc_r+0x3a8>
  404c58:	2a00      	cmp	r2, #0
  404c5a:	f8c7 e014 	str.w	lr, [r7, #20]
  404c5e:	f8c7 e010 	str.w	lr, [r7, #16]
  404c62:	f280 809d 	bge.w	404da0 <_malloc_r+0x1d0>
  404c66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404c6a:	f080 8161 	bcs.w	404f30 <_malloc_r+0x360>
  404c6e:	08db      	lsrs	r3, r3, #3
  404c70:	f103 0c01 	add.w	ip, r3, #1
  404c74:	1099      	asrs	r1, r3, #2
  404c76:	687a      	ldr	r2, [r7, #4]
  404c78:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404c7c:	f8c4 8008 	str.w	r8, [r4, #8]
  404c80:	2301      	movs	r3, #1
  404c82:	408b      	lsls	r3, r1
  404c84:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404c88:	4313      	orrs	r3, r2
  404c8a:	3908      	subs	r1, #8
  404c8c:	60e1      	str	r1, [r4, #12]
  404c8e:	607b      	str	r3, [r7, #4]
  404c90:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404c94:	f8c8 400c 	str.w	r4, [r8, #12]
  404c98:	1082      	asrs	r2, r0, #2
  404c9a:	2401      	movs	r4, #1
  404c9c:	4094      	lsls	r4, r2
  404c9e:	429c      	cmp	r4, r3
  404ca0:	f200 808b 	bhi.w	404dba <_malloc_r+0x1ea>
  404ca4:	421c      	tst	r4, r3
  404ca6:	d106      	bne.n	404cb6 <_malloc_r+0xe6>
  404ca8:	f020 0003 	bic.w	r0, r0, #3
  404cac:	0064      	lsls	r4, r4, #1
  404cae:	421c      	tst	r4, r3
  404cb0:	f100 0004 	add.w	r0, r0, #4
  404cb4:	d0fa      	beq.n	404cac <_malloc_r+0xdc>
  404cb6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404cba:	46cc      	mov	ip, r9
  404cbc:	4680      	mov	r8, r0
  404cbe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404cc2:	459c      	cmp	ip, r3
  404cc4:	d107      	bne.n	404cd6 <_malloc_r+0x106>
  404cc6:	e16d      	b.n	404fa4 <_malloc_r+0x3d4>
  404cc8:	2a00      	cmp	r2, #0
  404cca:	f280 817b 	bge.w	404fc4 <_malloc_r+0x3f4>
  404cce:	68db      	ldr	r3, [r3, #12]
  404cd0:	459c      	cmp	ip, r3
  404cd2:	f000 8167 	beq.w	404fa4 <_malloc_r+0x3d4>
  404cd6:	6859      	ldr	r1, [r3, #4]
  404cd8:	f021 0103 	bic.w	r1, r1, #3
  404cdc:	1b8a      	subs	r2, r1, r6
  404cde:	2a0f      	cmp	r2, #15
  404ce0:	ddf2      	ble.n	404cc8 <_malloc_r+0xf8>
  404ce2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404ce6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404cea:	9300      	str	r3, [sp, #0]
  404cec:	199c      	adds	r4, r3, r6
  404cee:	4628      	mov	r0, r5
  404cf0:	f046 0601 	orr.w	r6, r6, #1
  404cf4:	f042 0501 	orr.w	r5, r2, #1
  404cf8:	605e      	str	r6, [r3, #4]
  404cfa:	f8c8 c00c 	str.w	ip, [r8, #12]
  404cfe:	f8cc 8008 	str.w	r8, [ip, #8]
  404d02:	617c      	str	r4, [r7, #20]
  404d04:	613c      	str	r4, [r7, #16]
  404d06:	f8c4 e00c 	str.w	lr, [r4, #12]
  404d0a:	f8c4 e008 	str.w	lr, [r4, #8]
  404d0e:	6065      	str	r5, [r4, #4]
  404d10:	505a      	str	r2, [r3, r1]
  404d12:	f000 fb79 	bl	405408 <__malloc_unlock>
  404d16:	9b00      	ldr	r3, [sp, #0]
  404d18:	f103 0408 	add.w	r4, r3, #8
  404d1c:	e01e      	b.n	404d5c <_malloc_r+0x18c>
  404d1e:	2910      	cmp	r1, #16
  404d20:	d820      	bhi.n	404d64 <_malloc_r+0x194>
  404d22:	f000 fb6b 	bl	4053fc <__malloc_lock>
  404d26:	2610      	movs	r6, #16
  404d28:	2318      	movs	r3, #24
  404d2a:	2002      	movs	r0, #2
  404d2c:	4f79      	ldr	r7, [pc, #484]	; (404f14 <_malloc_r+0x344>)
  404d2e:	443b      	add	r3, r7
  404d30:	f1a3 0208 	sub.w	r2, r3, #8
  404d34:	685c      	ldr	r4, [r3, #4]
  404d36:	4294      	cmp	r4, r2
  404d38:	f000 813d 	beq.w	404fb6 <_malloc_r+0x3e6>
  404d3c:	6863      	ldr	r3, [r4, #4]
  404d3e:	68e1      	ldr	r1, [r4, #12]
  404d40:	68a6      	ldr	r6, [r4, #8]
  404d42:	f023 0303 	bic.w	r3, r3, #3
  404d46:	4423      	add	r3, r4
  404d48:	4628      	mov	r0, r5
  404d4a:	685a      	ldr	r2, [r3, #4]
  404d4c:	60f1      	str	r1, [r6, #12]
  404d4e:	f042 0201 	orr.w	r2, r2, #1
  404d52:	608e      	str	r6, [r1, #8]
  404d54:	605a      	str	r2, [r3, #4]
  404d56:	f000 fb57 	bl	405408 <__malloc_unlock>
  404d5a:	3408      	adds	r4, #8
  404d5c:	4620      	mov	r0, r4
  404d5e:	b003      	add	sp, #12
  404d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d64:	2400      	movs	r4, #0
  404d66:	230c      	movs	r3, #12
  404d68:	4620      	mov	r0, r4
  404d6a:	602b      	str	r3, [r5, #0]
  404d6c:	b003      	add	sp, #12
  404d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d72:	2040      	movs	r0, #64	; 0x40
  404d74:	f44f 7300 	mov.w	r3, #512	; 0x200
  404d78:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404d7c:	e74a      	b.n	404c14 <_malloc_r+0x44>
  404d7e:	4423      	add	r3, r4
  404d80:	68e1      	ldr	r1, [r4, #12]
  404d82:	685a      	ldr	r2, [r3, #4]
  404d84:	68a6      	ldr	r6, [r4, #8]
  404d86:	f042 0201 	orr.w	r2, r2, #1
  404d8a:	60f1      	str	r1, [r6, #12]
  404d8c:	4628      	mov	r0, r5
  404d8e:	608e      	str	r6, [r1, #8]
  404d90:	605a      	str	r2, [r3, #4]
  404d92:	f000 fb39 	bl	405408 <__malloc_unlock>
  404d96:	3408      	adds	r4, #8
  404d98:	4620      	mov	r0, r4
  404d9a:	b003      	add	sp, #12
  404d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404da0:	4423      	add	r3, r4
  404da2:	4628      	mov	r0, r5
  404da4:	685a      	ldr	r2, [r3, #4]
  404da6:	f042 0201 	orr.w	r2, r2, #1
  404daa:	605a      	str	r2, [r3, #4]
  404dac:	f000 fb2c 	bl	405408 <__malloc_unlock>
  404db0:	3408      	adds	r4, #8
  404db2:	4620      	mov	r0, r4
  404db4:	b003      	add	sp, #12
  404db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dba:	68bc      	ldr	r4, [r7, #8]
  404dbc:	6863      	ldr	r3, [r4, #4]
  404dbe:	f023 0803 	bic.w	r8, r3, #3
  404dc2:	45b0      	cmp	r8, r6
  404dc4:	d304      	bcc.n	404dd0 <_malloc_r+0x200>
  404dc6:	eba8 0306 	sub.w	r3, r8, r6
  404dca:	2b0f      	cmp	r3, #15
  404dcc:	f300 8085 	bgt.w	404eda <_malloc_r+0x30a>
  404dd0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404f2c <_malloc_r+0x35c>
  404dd4:	4b50      	ldr	r3, [pc, #320]	; (404f18 <_malloc_r+0x348>)
  404dd6:	f8d9 2000 	ldr.w	r2, [r9]
  404dda:	681b      	ldr	r3, [r3, #0]
  404ddc:	3201      	adds	r2, #1
  404dde:	4433      	add	r3, r6
  404de0:	eb04 0a08 	add.w	sl, r4, r8
  404de4:	f000 8155 	beq.w	405092 <_malloc_r+0x4c2>
  404de8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404dec:	330f      	adds	r3, #15
  404dee:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404df2:	f02b 0b0f 	bic.w	fp, fp, #15
  404df6:	4659      	mov	r1, fp
  404df8:	4628      	mov	r0, r5
  404dfa:	f000 fcb1 	bl	405760 <_sbrk_r>
  404dfe:	1c41      	adds	r1, r0, #1
  404e00:	4602      	mov	r2, r0
  404e02:	f000 80fc 	beq.w	404ffe <_malloc_r+0x42e>
  404e06:	4582      	cmp	sl, r0
  404e08:	f200 80f7 	bhi.w	404ffa <_malloc_r+0x42a>
  404e0c:	4b43      	ldr	r3, [pc, #268]	; (404f1c <_malloc_r+0x34c>)
  404e0e:	6819      	ldr	r1, [r3, #0]
  404e10:	4459      	add	r1, fp
  404e12:	6019      	str	r1, [r3, #0]
  404e14:	f000 814d 	beq.w	4050b2 <_malloc_r+0x4e2>
  404e18:	f8d9 0000 	ldr.w	r0, [r9]
  404e1c:	3001      	adds	r0, #1
  404e1e:	bf1b      	ittet	ne
  404e20:	eba2 0a0a 	subne.w	sl, r2, sl
  404e24:	4451      	addne	r1, sl
  404e26:	f8c9 2000 	streq.w	r2, [r9]
  404e2a:	6019      	strne	r1, [r3, #0]
  404e2c:	f012 0107 	ands.w	r1, r2, #7
  404e30:	f000 8115 	beq.w	40505e <_malloc_r+0x48e>
  404e34:	f1c1 0008 	rsb	r0, r1, #8
  404e38:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404e3c:	4402      	add	r2, r0
  404e3e:	3108      	adds	r1, #8
  404e40:	eb02 090b 	add.w	r9, r2, fp
  404e44:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404e48:	eba1 0909 	sub.w	r9, r1, r9
  404e4c:	4649      	mov	r1, r9
  404e4e:	4628      	mov	r0, r5
  404e50:	9301      	str	r3, [sp, #4]
  404e52:	9200      	str	r2, [sp, #0]
  404e54:	f000 fc84 	bl	405760 <_sbrk_r>
  404e58:	1c43      	adds	r3, r0, #1
  404e5a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404e5e:	f000 8143 	beq.w	4050e8 <_malloc_r+0x518>
  404e62:	1a80      	subs	r0, r0, r2
  404e64:	4448      	add	r0, r9
  404e66:	f040 0001 	orr.w	r0, r0, #1
  404e6a:	6819      	ldr	r1, [r3, #0]
  404e6c:	60ba      	str	r2, [r7, #8]
  404e6e:	4449      	add	r1, r9
  404e70:	42bc      	cmp	r4, r7
  404e72:	6050      	str	r0, [r2, #4]
  404e74:	6019      	str	r1, [r3, #0]
  404e76:	d017      	beq.n	404ea8 <_malloc_r+0x2d8>
  404e78:	f1b8 0f0f 	cmp.w	r8, #15
  404e7c:	f240 80fb 	bls.w	405076 <_malloc_r+0x4a6>
  404e80:	6860      	ldr	r0, [r4, #4]
  404e82:	f1a8 020c 	sub.w	r2, r8, #12
  404e86:	f022 0207 	bic.w	r2, r2, #7
  404e8a:	eb04 0e02 	add.w	lr, r4, r2
  404e8e:	f000 0001 	and.w	r0, r0, #1
  404e92:	f04f 0c05 	mov.w	ip, #5
  404e96:	4310      	orrs	r0, r2
  404e98:	2a0f      	cmp	r2, #15
  404e9a:	6060      	str	r0, [r4, #4]
  404e9c:	f8ce c004 	str.w	ip, [lr, #4]
  404ea0:	f8ce c008 	str.w	ip, [lr, #8]
  404ea4:	f200 8117 	bhi.w	4050d6 <_malloc_r+0x506>
  404ea8:	4b1d      	ldr	r3, [pc, #116]	; (404f20 <_malloc_r+0x350>)
  404eaa:	68bc      	ldr	r4, [r7, #8]
  404eac:	681a      	ldr	r2, [r3, #0]
  404eae:	4291      	cmp	r1, r2
  404eb0:	bf88      	it	hi
  404eb2:	6019      	strhi	r1, [r3, #0]
  404eb4:	4b1b      	ldr	r3, [pc, #108]	; (404f24 <_malloc_r+0x354>)
  404eb6:	681a      	ldr	r2, [r3, #0]
  404eb8:	4291      	cmp	r1, r2
  404eba:	6862      	ldr	r2, [r4, #4]
  404ebc:	bf88      	it	hi
  404ebe:	6019      	strhi	r1, [r3, #0]
  404ec0:	f022 0203 	bic.w	r2, r2, #3
  404ec4:	4296      	cmp	r6, r2
  404ec6:	eba2 0306 	sub.w	r3, r2, r6
  404eca:	d801      	bhi.n	404ed0 <_malloc_r+0x300>
  404ecc:	2b0f      	cmp	r3, #15
  404ece:	dc04      	bgt.n	404eda <_malloc_r+0x30a>
  404ed0:	4628      	mov	r0, r5
  404ed2:	f000 fa99 	bl	405408 <__malloc_unlock>
  404ed6:	2400      	movs	r4, #0
  404ed8:	e740      	b.n	404d5c <_malloc_r+0x18c>
  404eda:	19a2      	adds	r2, r4, r6
  404edc:	f043 0301 	orr.w	r3, r3, #1
  404ee0:	f046 0601 	orr.w	r6, r6, #1
  404ee4:	6066      	str	r6, [r4, #4]
  404ee6:	4628      	mov	r0, r5
  404ee8:	60ba      	str	r2, [r7, #8]
  404eea:	6053      	str	r3, [r2, #4]
  404eec:	f000 fa8c 	bl	405408 <__malloc_unlock>
  404ef0:	3408      	adds	r4, #8
  404ef2:	4620      	mov	r0, r4
  404ef4:	b003      	add	sp, #12
  404ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404efa:	2b14      	cmp	r3, #20
  404efc:	d971      	bls.n	404fe2 <_malloc_r+0x412>
  404efe:	2b54      	cmp	r3, #84	; 0x54
  404f00:	f200 80a3 	bhi.w	40504a <_malloc_r+0x47a>
  404f04:	0b33      	lsrs	r3, r6, #12
  404f06:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404f0a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404f0e:	00c3      	lsls	r3, r0, #3
  404f10:	e680      	b.n	404c14 <_malloc_r+0x44>
  404f12:	bf00      	nop
  404f14:	204005a8 	.word	0x204005a8
  404f18:	20400a90 	.word	0x20400a90
  404f1c:	20400a60 	.word	0x20400a60
  404f20:	20400a88 	.word	0x20400a88
  404f24:	20400a8c 	.word	0x20400a8c
  404f28:	204005b0 	.word	0x204005b0
  404f2c:	204009b0 	.word	0x204009b0
  404f30:	0a5a      	lsrs	r2, r3, #9
  404f32:	2a04      	cmp	r2, #4
  404f34:	d95b      	bls.n	404fee <_malloc_r+0x41e>
  404f36:	2a14      	cmp	r2, #20
  404f38:	f200 80ae 	bhi.w	405098 <_malloc_r+0x4c8>
  404f3c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404f40:	00c9      	lsls	r1, r1, #3
  404f42:	325b      	adds	r2, #91	; 0x5b
  404f44:	eb07 0c01 	add.w	ip, r7, r1
  404f48:	5879      	ldr	r1, [r7, r1]
  404f4a:	f1ac 0c08 	sub.w	ip, ip, #8
  404f4e:	458c      	cmp	ip, r1
  404f50:	f000 8088 	beq.w	405064 <_malloc_r+0x494>
  404f54:	684a      	ldr	r2, [r1, #4]
  404f56:	f022 0203 	bic.w	r2, r2, #3
  404f5a:	4293      	cmp	r3, r2
  404f5c:	d273      	bcs.n	405046 <_malloc_r+0x476>
  404f5e:	6889      	ldr	r1, [r1, #8]
  404f60:	458c      	cmp	ip, r1
  404f62:	d1f7      	bne.n	404f54 <_malloc_r+0x384>
  404f64:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404f68:	687b      	ldr	r3, [r7, #4]
  404f6a:	60e2      	str	r2, [r4, #12]
  404f6c:	f8c4 c008 	str.w	ip, [r4, #8]
  404f70:	6094      	str	r4, [r2, #8]
  404f72:	f8cc 400c 	str.w	r4, [ip, #12]
  404f76:	e68f      	b.n	404c98 <_malloc_r+0xc8>
  404f78:	19a1      	adds	r1, r4, r6
  404f7a:	f046 0c01 	orr.w	ip, r6, #1
  404f7e:	f042 0601 	orr.w	r6, r2, #1
  404f82:	f8c4 c004 	str.w	ip, [r4, #4]
  404f86:	4628      	mov	r0, r5
  404f88:	6179      	str	r1, [r7, #20]
  404f8a:	6139      	str	r1, [r7, #16]
  404f8c:	f8c1 e00c 	str.w	lr, [r1, #12]
  404f90:	f8c1 e008 	str.w	lr, [r1, #8]
  404f94:	604e      	str	r6, [r1, #4]
  404f96:	50e2      	str	r2, [r4, r3]
  404f98:	f000 fa36 	bl	405408 <__malloc_unlock>
  404f9c:	3408      	adds	r4, #8
  404f9e:	e6dd      	b.n	404d5c <_malloc_r+0x18c>
  404fa0:	687b      	ldr	r3, [r7, #4]
  404fa2:	e679      	b.n	404c98 <_malloc_r+0xc8>
  404fa4:	f108 0801 	add.w	r8, r8, #1
  404fa8:	f018 0f03 	tst.w	r8, #3
  404fac:	f10c 0c08 	add.w	ip, ip, #8
  404fb0:	f47f ae85 	bne.w	404cbe <_malloc_r+0xee>
  404fb4:	e02d      	b.n	405012 <_malloc_r+0x442>
  404fb6:	68dc      	ldr	r4, [r3, #12]
  404fb8:	42a3      	cmp	r3, r4
  404fba:	bf08      	it	eq
  404fbc:	3002      	addeq	r0, #2
  404fbe:	f43f ae3e 	beq.w	404c3e <_malloc_r+0x6e>
  404fc2:	e6bb      	b.n	404d3c <_malloc_r+0x16c>
  404fc4:	4419      	add	r1, r3
  404fc6:	461c      	mov	r4, r3
  404fc8:	684a      	ldr	r2, [r1, #4]
  404fca:	68db      	ldr	r3, [r3, #12]
  404fcc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404fd0:	f042 0201 	orr.w	r2, r2, #1
  404fd4:	604a      	str	r2, [r1, #4]
  404fd6:	4628      	mov	r0, r5
  404fd8:	60f3      	str	r3, [r6, #12]
  404fda:	609e      	str	r6, [r3, #8]
  404fdc:	f000 fa14 	bl	405408 <__malloc_unlock>
  404fe0:	e6bc      	b.n	404d5c <_malloc_r+0x18c>
  404fe2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404fe6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404fea:	00c3      	lsls	r3, r0, #3
  404fec:	e612      	b.n	404c14 <_malloc_r+0x44>
  404fee:	099a      	lsrs	r2, r3, #6
  404ff0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404ff4:	00c9      	lsls	r1, r1, #3
  404ff6:	3238      	adds	r2, #56	; 0x38
  404ff8:	e7a4      	b.n	404f44 <_malloc_r+0x374>
  404ffa:	42bc      	cmp	r4, r7
  404ffc:	d054      	beq.n	4050a8 <_malloc_r+0x4d8>
  404ffe:	68bc      	ldr	r4, [r7, #8]
  405000:	6862      	ldr	r2, [r4, #4]
  405002:	f022 0203 	bic.w	r2, r2, #3
  405006:	e75d      	b.n	404ec4 <_malloc_r+0x2f4>
  405008:	f859 3908 	ldr.w	r3, [r9], #-8
  40500c:	4599      	cmp	r9, r3
  40500e:	f040 8086 	bne.w	40511e <_malloc_r+0x54e>
  405012:	f010 0f03 	tst.w	r0, #3
  405016:	f100 30ff 	add.w	r0, r0, #4294967295
  40501a:	d1f5      	bne.n	405008 <_malloc_r+0x438>
  40501c:	687b      	ldr	r3, [r7, #4]
  40501e:	ea23 0304 	bic.w	r3, r3, r4
  405022:	607b      	str	r3, [r7, #4]
  405024:	0064      	lsls	r4, r4, #1
  405026:	429c      	cmp	r4, r3
  405028:	f63f aec7 	bhi.w	404dba <_malloc_r+0x1ea>
  40502c:	2c00      	cmp	r4, #0
  40502e:	f43f aec4 	beq.w	404dba <_malloc_r+0x1ea>
  405032:	421c      	tst	r4, r3
  405034:	4640      	mov	r0, r8
  405036:	f47f ae3e 	bne.w	404cb6 <_malloc_r+0xe6>
  40503a:	0064      	lsls	r4, r4, #1
  40503c:	421c      	tst	r4, r3
  40503e:	f100 0004 	add.w	r0, r0, #4
  405042:	d0fa      	beq.n	40503a <_malloc_r+0x46a>
  405044:	e637      	b.n	404cb6 <_malloc_r+0xe6>
  405046:	468c      	mov	ip, r1
  405048:	e78c      	b.n	404f64 <_malloc_r+0x394>
  40504a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40504e:	d815      	bhi.n	40507c <_malloc_r+0x4ac>
  405050:	0bf3      	lsrs	r3, r6, #15
  405052:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405056:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40505a:	00c3      	lsls	r3, r0, #3
  40505c:	e5da      	b.n	404c14 <_malloc_r+0x44>
  40505e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405062:	e6ed      	b.n	404e40 <_malloc_r+0x270>
  405064:	687b      	ldr	r3, [r7, #4]
  405066:	1092      	asrs	r2, r2, #2
  405068:	2101      	movs	r1, #1
  40506a:	fa01 f202 	lsl.w	r2, r1, r2
  40506e:	4313      	orrs	r3, r2
  405070:	607b      	str	r3, [r7, #4]
  405072:	4662      	mov	r2, ip
  405074:	e779      	b.n	404f6a <_malloc_r+0x39a>
  405076:	2301      	movs	r3, #1
  405078:	6053      	str	r3, [r2, #4]
  40507a:	e729      	b.n	404ed0 <_malloc_r+0x300>
  40507c:	f240 5254 	movw	r2, #1364	; 0x554
  405080:	4293      	cmp	r3, r2
  405082:	d822      	bhi.n	4050ca <_malloc_r+0x4fa>
  405084:	0cb3      	lsrs	r3, r6, #18
  405086:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40508a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40508e:	00c3      	lsls	r3, r0, #3
  405090:	e5c0      	b.n	404c14 <_malloc_r+0x44>
  405092:	f103 0b10 	add.w	fp, r3, #16
  405096:	e6ae      	b.n	404df6 <_malloc_r+0x226>
  405098:	2a54      	cmp	r2, #84	; 0x54
  40509a:	d829      	bhi.n	4050f0 <_malloc_r+0x520>
  40509c:	0b1a      	lsrs	r2, r3, #12
  40509e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4050a2:	00c9      	lsls	r1, r1, #3
  4050a4:	326e      	adds	r2, #110	; 0x6e
  4050a6:	e74d      	b.n	404f44 <_malloc_r+0x374>
  4050a8:	4b20      	ldr	r3, [pc, #128]	; (40512c <_malloc_r+0x55c>)
  4050aa:	6819      	ldr	r1, [r3, #0]
  4050ac:	4459      	add	r1, fp
  4050ae:	6019      	str	r1, [r3, #0]
  4050b0:	e6b2      	b.n	404e18 <_malloc_r+0x248>
  4050b2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4050b6:	2800      	cmp	r0, #0
  4050b8:	f47f aeae 	bne.w	404e18 <_malloc_r+0x248>
  4050bc:	eb08 030b 	add.w	r3, r8, fp
  4050c0:	68ba      	ldr	r2, [r7, #8]
  4050c2:	f043 0301 	orr.w	r3, r3, #1
  4050c6:	6053      	str	r3, [r2, #4]
  4050c8:	e6ee      	b.n	404ea8 <_malloc_r+0x2d8>
  4050ca:	207f      	movs	r0, #127	; 0x7f
  4050cc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4050d0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4050d4:	e59e      	b.n	404c14 <_malloc_r+0x44>
  4050d6:	f104 0108 	add.w	r1, r4, #8
  4050da:	4628      	mov	r0, r5
  4050dc:	9300      	str	r3, [sp, #0]
  4050de:	f7ff fa59 	bl	404594 <_free_r>
  4050e2:	9b00      	ldr	r3, [sp, #0]
  4050e4:	6819      	ldr	r1, [r3, #0]
  4050e6:	e6df      	b.n	404ea8 <_malloc_r+0x2d8>
  4050e8:	2001      	movs	r0, #1
  4050ea:	f04f 0900 	mov.w	r9, #0
  4050ee:	e6bc      	b.n	404e6a <_malloc_r+0x29a>
  4050f0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4050f4:	d805      	bhi.n	405102 <_malloc_r+0x532>
  4050f6:	0bda      	lsrs	r2, r3, #15
  4050f8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4050fc:	00c9      	lsls	r1, r1, #3
  4050fe:	3277      	adds	r2, #119	; 0x77
  405100:	e720      	b.n	404f44 <_malloc_r+0x374>
  405102:	f240 5154 	movw	r1, #1364	; 0x554
  405106:	428a      	cmp	r2, r1
  405108:	d805      	bhi.n	405116 <_malloc_r+0x546>
  40510a:	0c9a      	lsrs	r2, r3, #18
  40510c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405110:	00c9      	lsls	r1, r1, #3
  405112:	327c      	adds	r2, #124	; 0x7c
  405114:	e716      	b.n	404f44 <_malloc_r+0x374>
  405116:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40511a:	227e      	movs	r2, #126	; 0x7e
  40511c:	e712      	b.n	404f44 <_malloc_r+0x374>
  40511e:	687b      	ldr	r3, [r7, #4]
  405120:	e780      	b.n	405024 <_malloc_r+0x454>
  405122:	08f0      	lsrs	r0, r6, #3
  405124:	f106 0308 	add.w	r3, r6, #8
  405128:	e600      	b.n	404d2c <_malloc_r+0x15c>
  40512a:	bf00      	nop
  40512c:	20400a60 	.word	0x20400a60

00405130 <__ascii_mbtowc>:
  405130:	b082      	sub	sp, #8
  405132:	b149      	cbz	r1, 405148 <__ascii_mbtowc+0x18>
  405134:	b15a      	cbz	r2, 40514e <__ascii_mbtowc+0x1e>
  405136:	b16b      	cbz	r3, 405154 <__ascii_mbtowc+0x24>
  405138:	7813      	ldrb	r3, [r2, #0]
  40513a:	600b      	str	r3, [r1, #0]
  40513c:	7812      	ldrb	r2, [r2, #0]
  40513e:	1c10      	adds	r0, r2, #0
  405140:	bf18      	it	ne
  405142:	2001      	movne	r0, #1
  405144:	b002      	add	sp, #8
  405146:	4770      	bx	lr
  405148:	a901      	add	r1, sp, #4
  40514a:	2a00      	cmp	r2, #0
  40514c:	d1f3      	bne.n	405136 <__ascii_mbtowc+0x6>
  40514e:	4610      	mov	r0, r2
  405150:	b002      	add	sp, #8
  405152:	4770      	bx	lr
  405154:	f06f 0001 	mvn.w	r0, #1
  405158:	e7f4      	b.n	405144 <__ascii_mbtowc+0x14>
  40515a:	bf00      	nop
  40515c:	0000      	movs	r0, r0
	...

00405160 <memchr>:
  405160:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405164:	2a10      	cmp	r2, #16
  405166:	db2b      	blt.n	4051c0 <memchr+0x60>
  405168:	f010 0f07 	tst.w	r0, #7
  40516c:	d008      	beq.n	405180 <memchr+0x20>
  40516e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405172:	3a01      	subs	r2, #1
  405174:	428b      	cmp	r3, r1
  405176:	d02d      	beq.n	4051d4 <memchr+0x74>
  405178:	f010 0f07 	tst.w	r0, #7
  40517c:	b342      	cbz	r2, 4051d0 <memchr+0x70>
  40517e:	d1f6      	bne.n	40516e <memchr+0xe>
  405180:	b4f0      	push	{r4, r5, r6, r7}
  405182:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405186:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40518a:	f022 0407 	bic.w	r4, r2, #7
  40518e:	f07f 0700 	mvns.w	r7, #0
  405192:	2300      	movs	r3, #0
  405194:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405198:	3c08      	subs	r4, #8
  40519a:	ea85 0501 	eor.w	r5, r5, r1
  40519e:	ea86 0601 	eor.w	r6, r6, r1
  4051a2:	fa85 f547 	uadd8	r5, r5, r7
  4051a6:	faa3 f587 	sel	r5, r3, r7
  4051aa:	fa86 f647 	uadd8	r6, r6, r7
  4051ae:	faa5 f687 	sel	r6, r5, r7
  4051b2:	b98e      	cbnz	r6, 4051d8 <memchr+0x78>
  4051b4:	d1ee      	bne.n	405194 <memchr+0x34>
  4051b6:	bcf0      	pop	{r4, r5, r6, r7}
  4051b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4051bc:	f002 0207 	and.w	r2, r2, #7
  4051c0:	b132      	cbz	r2, 4051d0 <memchr+0x70>
  4051c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4051c6:	3a01      	subs	r2, #1
  4051c8:	ea83 0301 	eor.w	r3, r3, r1
  4051cc:	b113      	cbz	r3, 4051d4 <memchr+0x74>
  4051ce:	d1f8      	bne.n	4051c2 <memchr+0x62>
  4051d0:	2000      	movs	r0, #0
  4051d2:	4770      	bx	lr
  4051d4:	3801      	subs	r0, #1
  4051d6:	4770      	bx	lr
  4051d8:	2d00      	cmp	r5, #0
  4051da:	bf06      	itte	eq
  4051dc:	4635      	moveq	r5, r6
  4051de:	3803      	subeq	r0, #3
  4051e0:	3807      	subne	r0, #7
  4051e2:	f015 0f01 	tst.w	r5, #1
  4051e6:	d107      	bne.n	4051f8 <memchr+0x98>
  4051e8:	3001      	adds	r0, #1
  4051ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4051ee:	bf02      	ittt	eq
  4051f0:	3001      	addeq	r0, #1
  4051f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4051f6:	3001      	addeq	r0, #1
  4051f8:	bcf0      	pop	{r4, r5, r6, r7}
  4051fa:	3801      	subs	r0, #1
  4051fc:	4770      	bx	lr
  4051fe:	bf00      	nop

00405200 <memcpy>:
  405200:	4684      	mov	ip, r0
  405202:	ea41 0300 	orr.w	r3, r1, r0
  405206:	f013 0303 	ands.w	r3, r3, #3
  40520a:	d16d      	bne.n	4052e8 <memcpy+0xe8>
  40520c:	3a40      	subs	r2, #64	; 0x40
  40520e:	d341      	bcc.n	405294 <memcpy+0x94>
  405210:	f851 3b04 	ldr.w	r3, [r1], #4
  405214:	f840 3b04 	str.w	r3, [r0], #4
  405218:	f851 3b04 	ldr.w	r3, [r1], #4
  40521c:	f840 3b04 	str.w	r3, [r0], #4
  405220:	f851 3b04 	ldr.w	r3, [r1], #4
  405224:	f840 3b04 	str.w	r3, [r0], #4
  405228:	f851 3b04 	ldr.w	r3, [r1], #4
  40522c:	f840 3b04 	str.w	r3, [r0], #4
  405230:	f851 3b04 	ldr.w	r3, [r1], #4
  405234:	f840 3b04 	str.w	r3, [r0], #4
  405238:	f851 3b04 	ldr.w	r3, [r1], #4
  40523c:	f840 3b04 	str.w	r3, [r0], #4
  405240:	f851 3b04 	ldr.w	r3, [r1], #4
  405244:	f840 3b04 	str.w	r3, [r0], #4
  405248:	f851 3b04 	ldr.w	r3, [r1], #4
  40524c:	f840 3b04 	str.w	r3, [r0], #4
  405250:	f851 3b04 	ldr.w	r3, [r1], #4
  405254:	f840 3b04 	str.w	r3, [r0], #4
  405258:	f851 3b04 	ldr.w	r3, [r1], #4
  40525c:	f840 3b04 	str.w	r3, [r0], #4
  405260:	f851 3b04 	ldr.w	r3, [r1], #4
  405264:	f840 3b04 	str.w	r3, [r0], #4
  405268:	f851 3b04 	ldr.w	r3, [r1], #4
  40526c:	f840 3b04 	str.w	r3, [r0], #4
  405270:	f851 3b04 	ldr.w	r3, [r1], #4
  405274:	f840 3b04 	str.w	r3, [r0], #4
  405278:	f851 3b04 	ldr.w	r3, [r1], #4
  40527c:	f840 3b04 	str.w	r3, [r0], #4
  405280:	f851 3b04 	ldr.w	r3, [r1], #4
  405284:	f840 3b04 	str.w	r3, [r0], #4
  405288:	f851 3b04 	ldr.w	r3, [r1], #4
  40528c:	f840 3b04 	str.w	r3, [r0], #4
  405290:	3a40      	subs	r2, #64	; 0x40
  405292:	d2bd      	bcs.n	405210 <memcpy+0x10>
  405294:	3230      	adds	r2, #48	; 0x30
  405296:	d311      	bcc.n	4052bc <memcpy+0xbc>
  405298:	f851 3b04 	ldr.w	r3, [r1], #4
  40529c:	f840 3b04 	str.w	r3, [r0], #4
  4052a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4052a4:	f840 3b04 	str.w	r3, [r0], #4
  4052a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4052ac:	f840 3b04 	str.w	r3, [r0], #4
  4052b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4052b4:	f840 3b04 	str.w	r3, [r0], #4
  4052b8:	3a10      	subs	r2, #16
  4052ba:	d2ed      	bcs.n	405298 <memcpy+0x98>
  4052bc:	320c      	adds	r2, #12
  4052be:	d305      	bcc.n	4052cc <memcpy+0xcc>
  4052c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4052c4:	f840 3b04 	str.w	r3, [r0], #4
  4052c8:	3a04      	subs	r2, #4
  4052ca:	d2f9      	bcs.n	4052c0 <memcpy+0xc0>
  4052cc:	3204      	adds	r2, #4
  4052ce:	d008      	beq.n	4052e2 <memcpy+0xe2>
  4052d0:	07d2      	lsls	r2, r2, #31
  4052d2:	bf1c      	itt	ne
  4052d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4052d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4052dc:	d301      	bcc.n	4052e2 <memcpy+0xe2>
  4052de:	880b      	ldrh	r3, [r1, #0]
  4052e0:	8003      	strh	r3, [r0, #0]
  4052e2:	4660      	mov	r0, ip
  4052e4:	4770      	bx	lr
  4052e6:	bf00      	nop
  4052e8:	2a08      	cmp	r2, #8
  4052ea:	d313      	bcc.n	405314 <memcpy+0x114>
  4052ec:	078b      	lsls	r3, r1, #30
  4052ee:	d08d      	beq.n	40520c <memcpy+0xc>
  4052f0:	f010 0303 	ands.w	r3, r0, #3
  4052f4:	d08a      	beq.n	40520c <memcpy+0xc>
  4052f6:	f1c3 0304 	rsb	r3, r3, #4
  4052fa:	1ad2      	subs	r2, r2, r3
  4052fc:	07db      	lsls	r3, r3, #31
  4052fe:	bf1c      	itt	ne
  405300:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405304:	f800 3b01 	strbne.w	r3, [r0], #1
  405308:	d380      	bcc.n	40520c <memcpy+0xc>
  40530a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40530e:	f820 3b02 	strh.w	r3, [r0], #2
  405312:	e77b      	b.n	40520c <memcpy+0xc>
  405314:	3a04      	subs	r2, #4
  405316:	d3d9      	bcc.n	4052cc <memcpy+0xcc>
  405318:	3a01      	subs	r2, #1
  40531a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40531e:	f800 3b01 	strb.w	r3, [r0], #1
  405322:	d2f9      	bcs.n	405318 <memcpy+0x118>
  405324:	780b      	ldrb	r3, [r1, #0]
  405326:	7003      	strb	r3, [r0, #0]
  405328:	784b      	ldrb	r3, [r1, #1]
  40532a:	7043      	strb	r3, [r0, #1]
  40532c:	788b      	ldrb	r3, [r1, #2]
  40532e:	7083      	strb	r3, [r0, #2]
  405330:	4660      	mov	r0, ip
  405332:	4770      	bx	lr

00405334 <memmove>:
  405334:	4288      	cmp	r0, r1
  405336:	b5f0      	push	{r4, r5, r6, r7, lr}
  405338:	d90d      	bls.n	405356 <memmove+0x22>
  40533a:	188b      	adds	r3, r1, r2
  40533c:	4298      	cmp	r0, r3
  40533e:	d20a      	bcs.n	405356 <memmove+0x22>
  405340:	1884      	adds	r4, r0, r2
  405342:	2a00      	cmp	r2, #0
  405344:	d051      	beq.n	4053ea <memmove+0xb6>
  405346:	4622      	mov	r2, r4
  405348:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40534c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405350:	4299      	cmp	r1, r3
  405352:	d1f9      	bne.n	405348 <memmove+0x14>
  405354:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405356:	2a0f      	cmp	r2, #15
  405358:	d948      	bls.n	4053ec <memmove+0xb8>
  40535a:	ea41 0300 	orr.w	r3, r1, r0
  40535e:	079b      	lsls	r3, r3, #30
  405360:	d146      	bne.n	4053f0 <memmove+0xbc>
  405362:	f100 0410 	add.w	r4, r0, #16
  405366:	f101 0310 	add.w	r3, r1, #16
  40536a:	4615      	mov	r5, r2
  40536c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405370:	f844 6c10 	str.w	r6, [r4, #-16]
  405374:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405378:	f844 6c0c 	str.w	r6, [r4, #-12]
  40537c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405380:	f844 6c08 	str.w	r6, [r4, #-8]
  405384:	3d10      	subs	r5, #16
  405386:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40538a:	f844 6c04 	str.w	r6, [r4, #-4]
  40538e:	2d0f      	cmp	r5, #15
  405390:	f103 0310 	add.w	r3, r3, #16
  405394:	f104 0410 	add.w	r4, r4, #16
  405398:	d8e8      	bhi.n	40536c <memmove+0x38>
  40539a:	f1a2 0310 	sub.w	r3, r2, #16
  40539e:	f023 030f 	bic.w	r3, r3, #15
  4053a2:	f002 0e0f 	and.w	lr, r2, #15
  4053a6:	3310      	adds	r3, #16
  4053a8:	f1be 0f03 	cmp.w	lr, #3
  4053ac:	4419      	add	r1, r3
  4053ae:	4403      	add	r3, r0
  4053b0:	d921      	bls.n	4053f6 <memmove+0xc2>
  4053b2:	1f1e      	subs	r6, r3, #4
  4053b4:	460d      	mov	r5, r1
  4053b6:	4674      	mov	r4, lr
  4053b8:	3c04      	subs	r4, #4
  4053ba:	f855 7b04 	ldr.w	r7, [r5], #4
  4053be:	f846 7f04 	str.w	r7, [r6, #4]!
  4053c2:	2c03      	cmp	r4, #3
  4053c4:	d8f8      	bhi.n	4053b8 <memmove+0x84>
  4053c6:	f1ae 0404 	sub.w	r4, lr, #4
  4053ca:	f024 0403 	bic.w	r4, r4, #3
  4053ce:	3404      	adds	r4, #4
  4053d0:	4421      	add	r1, r4
  4053d2:	4423      	add	r3, r4
  4053d4:	f002 0203 	and.w	r2, r2, #3
  4053d8:	b162      	cbz	r2, 4053f4 <memmove+0xc0>
  4053da:	3b01      	subs	r3, #1
  4053dc:	440a      	add	r2, r1
  4053de:	f811 4b01 	ldrb.w	r4, [r1], #1
  4053e2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4053e6:	428a      	cmp	r2, r1
  4053e8:	d1f9      	bne.n	4053de <memmove+0xaa>
  4053ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4053ec:	4603      	mov	r3, r0
  4053ee:	e7f3      	b.n	4053d8 <memmove+0xa4>
  4053f0:	4603      	mov	r3, r0
  4053f2:	e7f2      	b.n	4053da <memmove+0xa6>
  4053f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4053f6:	4672      	mov	r2, lr
  4053f8:	e7ee      	b.n	4053d8 <memmove+0xa4>
  4053fa:	bf00      	nop

004053fc <__malloc_lock>:
  4053fc:	4801      	ldr	r0, [pc, #4]	; (405404 <__malloc_lock+0x8>)
  4053fe:	f7ff bb63 	b.w	404ac8 <__retarget_lock_acquire_recursive>
  405402:	bf00      	nop
  405404:	20400b38 	.word	0x20400b38

00405408 <__malloc_unlock>:
  405408:	4801      	ldr	r0, [pc, #4]	; (405410 <__malloc_unlock+0x8>)
  40540a:	f7ff bb5f 	b.w	404acc <__retarget_lock_release_recursive>
  40540e:	bf00      	nop
  405410:	20400b38 	.word	0x20400b38

00405414 <_realloc_r>:
  405414:	2900      	cmp	r1, #0
  405416:	f000 8095 	beq.w	405544 <_realloc_r+0x130>
  40541a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40541e:	460d      	mov	r5, r1
  405420:	4616      	mov	r6, r2
  405422:	b083      	sub	sp, #12
  405424:	4680      	mov	r8, r0
  405426:	f106 070b 	add.w	r7, r6, #11
  40542a:	f7ff ffe7 	bl	4053fc <__malloc_lock>
  40542e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405432:	2f16      	cmp	r7, #22
  405434:	f02e 0403 	bic.w	r4, lr, #3
  405438:	f1a5 0908 	sub.w	r9, r5, #8
  40543c:	d83c      	bhi.n	4054b8 <_realloc_r+0xa4>
  40543e:	2210      	movs	r2, #16
  405440:	4617      	mov	r7, r2
  405442:	42be      	cmp	r6, r7
  405444:	d83d      	bhi.n	4054c2 <_realloc_r+0xae>
  405446:	4294      	cmp	r4, r2
  405448:	da43      	bge.n	4054d2 <_realloc_r+0xbe>
  40544a:	4bc4      	ldr	r3, [pc, #784]	; (40575c <_realloc_r+0x348>)
  40544c:	6899      	ldr	r1, [r3, #8]
  40544e:	eb09 0004 	add.w	r0, r9, r4
  405452:	4288      	cmp	r0, r1
  405454:	f000 80b4 	beq.w	4055c0 <_realloc_r+0x1ac>
  405458:	6843      	ldr	r3, [r0, #4]
  40545a:	f023 0101 	bic.w	r1, r3, #1
  40545e:	4401      	add	r1, r0
  405460:	6849      	ldr	r1, [r1, #4]
  405462:	07c9      	lsls	r1, r1, #31
  405464:	d54c      	bpl.n	405500 <_realloc_r+0xec>
  405466:	f01e 0f01 	tst.w	lr, #1
  40546a:	f000 809b 	beq.w	4055a4 <_realloc_r+0x190>
  40546e:	4631      	mov	r1, r6
  405470:	4640      	mov	r0, r8
  405472:	f7ff fbad 	bl	404bd0 <_malloc_r>
  405476:	4606      	mov	r6, r0
  405478:	2800      	cmp	r0, #0
  40547a:	d03a      	beq.n	4054f2 <_realloc_r+0xde>
  40547c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405480:	f023 0301 	bic.w	r3, r3, #1
  405484:	444b      	add	r3, r9
  405486:	f1a0 0208 	sub.w	r2, r0, #8
  40548a:	429a      	cmp	r2, r3
  40548c:	f000 8121 	beq.w	4056d2 <_realloc_r+0x2be>
  405490:	1f22      	subs	r2, r4, #4
  405492:	2a24      	cmp	r2, #36	; 0x24
  405494:	f200 8107 	bhi.w	4056a6 <_realloc_r+0x292>
  405498:	2a13      	cmp	r2, #19
  40549a:	f200 80db 	bhi.w	405654 <_realloc_r+0x240>
  40549e:	4603      	mov	r3, r0
  4054a0:	462a      	mov	r2, r5
  4054a2:	6811      	ldr	r1, [r2, #0]
  4054a4:	6019      	str	r1, [r3, #0]
  4054a6:	6851      	ldr	r1, [r2, #4]
  4054a8:	6059      	str	r1, [r3, #4]
  4054aa:	6892      	ldr	r2, [r2, #8]
  4054ac:	609a      	str	r2, [r3, #8]
  4054ae:	4629      	mov	r1, r5
  4054b0:	4640      	mov	r0, r8
  4054b2:	f7ff f86f 	bl	404594 <_free_r>
  4054b6:	e01c      	b.n	4054f2 <_realloc_r+0xde>
  4054b8:	f027 0707 	bic.w	r7, r7, #7
  4054bc:	2f00      	cmp	r7, #0
  4054be:	463a      	mov	r2, r7
  4054c0:	dabf      	bge.n	405442 <_realloc_r+0x2e>
  4054c2:	2600      	movs	r6, #0
  4054c4:	230c      	movs	r3, #12
  4054c6:	4630      	mov	r0, r6
  4054c8:	f8c8 3000 	str.w	r3, [r8]
  4054cc:	b003      	add	sp, #12
  4054ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4054d2:	462e      	mov	r6, r5
  4054d4:	1be3      	subs	r3, r4, r7
  4054d6:	2b0f      	cmp	r3, #15
  4054d8:	d81e      	bhi.n	405518 <_realloc_r+0x104>
  4054da:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4054de:	f003 0301 	and.w	r3, r3, #1
  4054e2:	4323      	orrs	r3, r4
  4054e4:	444c      	add	r4, r9
  4054e6:	f8c9 3004 	str.w	r3, [r9, #4]
  4054ea:	6863      	ldr	r3, [r4, #4]
  4054ec:	f043 0301 	orr.w	r3, r3, #1
  4054f0:	6063      	str	r3, [r4, #4]
  4054f2:	4640      	mov	r0, r8
  4054f4:	f7ff ff88 	bl	405408 <__malloc_unlock>
  4054f8:	4630      	mov	r0, r6
  4054fa:	b003      	add	sp, #12
  4054fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405500:	f023 0303 	bic.w	r3, r3, #3
  405504:	18e1      	adds	r1, r4, r3
  405506:	4291      	cmp	r1, r2
  405508:	db1f      	blt.n	40554a <_realloc_r+0x136>
  40550a:	68c3      	ldr	r3, [r0, #12]
  40550c:	6882      	ldr	r2, [r0, #8]
  40550e:	462e      	mov	r6, r5
  405510:	60d3      	str	r3, [r2, #12]
  405512:	460c      	mov	r4, r1
  405514:	609a      	str	r2, [r3, #8]
  405516:	e7dd      	b.n	4054d4 <_realloc_r+0xc0>
  405518:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40551c:	eb09 0107 	add.w	r1, r9, r7
  405520:	f002 0201 	and.w	r2, r2, #1
  405524:	444c      	add	r4, r9
  405526:	f043 0301 	orr.w	r3, r3, #1
  40552a:	4317      	orrs	r7, r2
  40552c:	f8c9 7004 	str.w	r7, [r9, #4]
  405530:	604b      	str	r3, [r1, #4]
  405532:	6863      	ldr	r3, [r4, #4]
  405534:	f043 0301 	orr.w	r3, r3, #1
  405538:	3108      	adds	r1, #8
  40553a:	6063      	str	r3, [r4, #4]
  40553c:	4640      	mov	r0, r8
  40553e:	f7ff f829 	bl	404594 <_free_r>
  405542:	e7d6      	b.n	4054f2 <_realloc_r+0xde>
  405544:	4611      	mov	r1, r2
  405546:	f7ff bb43 	b.w	404bd0 <_malloc_r>
  40554a:	f01e 0f01 	tst.w	lr, #1
  40554e:	d18e      	bne.n	40546e <_realloc_r+0x5a>
  405550:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405554:	eba9 0a01 	sub.w	sl, r9, r1
  405558:	f8da 1004 	ldr.w	r1, [sl, #4]
  40555c:	f021 0103 	bic.w	r1, r1, #3
  405560:	440b      	add	r3, r1
  405562:	4423      	add	r3, r4
  405564:	4293      	cmp	r3, r2
  405566:	db25      	blt.n	4055b4 <_realloc_r+0x1a0>
  405568:	68c2      	ldr	r2, [r0, #12]
  40556a:	6881      	ldr	r1, [r0, #8]
  40556c:	4656      	mov	r6, sl
  40556e:	60ca      	str	r2, [r1, #12]
  405570:	6091      	str	r1, [r2, #8]
  405572:	f8da 100c 	ldr.w	r1, [sl, #12]
  405576:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40557a:	1f22      	subs	r2, r4, #4
  40557c:	2a24      	cmp	r2, #36	; 0x24
  40557e:	60c1      	str	r1, [r0, #12]
  405580:	6088      	str	r0, [r1, #8]
  405582:	f200 8094 	bhi.w	4056ae <_realloc_r+0x29a>
  405586:	2a13      	cmp	r2, #19
  405588:	d96f      	bls.n	40566a <_realloc_r+0x256>
  40558a:	6829      	ldr	r1, [r5, #0]
  40558c:	f8ca 1008 	str.w	r1, [sl, #8]
  405590:	6869      	ldr	r1, [r5, #4]
  405592:	f8ca 100c 	str.w	r1, [sl, #12]
  405596:	2a1b      	cmp	r2, #27
  405598:	f200 80a2 	bhi.w	4056e0 <_realloc_r+0x2cc>
  40559c:	3508      	adds	r5, #8
  40559e:	f10a 0210 	add.w	r2, sl, #16
  4055a2:	e063      	b.n	40566c <_realloc_r+0x258>
  4055a4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4055a8:	eba9 0a03 	sub.w	sl, r9, r3
  4055ac:	f8da 1004 	ldr.w	r1, [sl, #4]
  4055b0:	f021 0103 	bic.w	r1, r1, #3
  4055b4:	1863      	adds	r3, r4, r1
  4055b6:	4293      	cmp	r3, r2
  4055b8:	f6ff af59 	blt.w	40546e <_realloc_r+0x5a>
  4055bc:	4656      	mov	r6, sl
  4055be:	e7d8      	b.n	405572 <_realloc_r+0x15e>
  4055c0:	6841      	ldr	r1, [r0, #4]
  4055c2:	f021 0b03 	bic.w	fp, r1, #3
  4055c6:	44a3      	add	fp, r4
  4055c8:	f107 0010 	add.w	r0, r7, #16
  4055cc:	4583      	cmp	fp, r0
  4055ce:	da56      	bge.n	40567e <_realloc_r+0x26a>
  4055d0:	f01e 0f01 	tst.w	lr, #1
  4055d4:	f47f af4b 	bne.w	40546e <_realloc_r+0x5a>
  4055d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4055dc:	eba9 0a01 	sub.w	sl, r9, r1
  4055e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4055e4:	f021 0103 	bic.w	r1, r1, #3
  4055e8:	448b      	add	fp, r1
  4055ea:	4558      	cmp	r0, fp
  4055ec:	dce2      	bgt.n	4055b4 <_realloc_r+0x1a0>
  4055ee:	4656      	mov	r6, sl
  4055f0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4055f4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4055f8:	1f22      	subs	r2, r4, #4
  4055fa:	2a24      	cmp	r2, #36	; 0x24
  4055fc:	60c1      	str	r1, [r0, #12]
  4055fe:	6088      	str	r0, [r1, #8]
  405600:	f200 808f 	bhi.w	405722 <_realloc_r+0x30e>
  405604:	2a13      	cmp	r2, #19
  405606:	f240 808a 	bls.w	40571e <_realloc_r+0x30a>
  40560a:	6829      	ldr	r1, [r5, #0]
  40560c:	f8ca 1008 	str.w	r1, [sl, #8]
  405610:	6869      	ldr	r1, [r5, #4]
  405612:	f8ca 100c 	str.w	r1, [sl, #12]
  405616:	2a1b      	cmp	r2, #27
  405618:	f200 808a 	bhi.w	405730 <_realloc_r+0x31c>
  40561c:	3508      	adds	r5, #8
  40561e:	f10a 0210 	add.w	r2, sl, #16
  405622:	6829      	ldr	r1, [r5, #0]
  405624:	6011      	str	r1, [r2, #0]
  405626:	6869      	ldr	r1, [r5, #4]
  405628:	6051      	str	r1, [r2, #4]
  40562a:	68a9      	ldr	r1, [r5, #8]
  40562c:	6091      	str	r1, [r2, #8]
  40562e:	eb0a 0107 	add.w	r1, sl, r7
  405632:	ebab 0207 	sub.w	r2, fp, r7
  405636:	f042 0201 	orr.w	r2, r2, #1
  40563a:	6099      	str	r1, [r3, #8]
  40563c:	604a      	str	r2, [r1, #4]
  40563e:	f8da 3004 	ldr.w	r3, [sl, #4]
  405642:	f003 0301 	and.w	r3, r3, #1
  405646:	431f      	orrs	r7, r3
  405648:	4640      	mov	r0, r8
  40564a:	f8ca 7004 	str.w	r7, [sl, #4]
  40564e:	f7ff fedb 	bl	405408 <__malloc_unlock>
  405652:	e751      	b.n	4054f8 <_realloc_r+0xe4>
  405654:	682b      	ldr	r3, [r5, #0]
  405656:	6003      	str	r3, [r0, #0]
  405658:	686b      	ldr	r3, [r5, #4]
  40565a:	6043      	str	r3, [r0, #4]
  40565c:	2a1b      	cmp	r2, #27
  40565e:	d82d      	bhi.n	4056bc <_realloc_r+0x2a8>
  405660:	f100 0308 	add.w	r3, r0, #8
  405664:	f105 0208 	add.w	r2, r5, #8
  405668:	e71b      	b.n	4054a2 <_realloc_r+0x8e>
  40566a:	4632      	mov	r2, r6
  40566c:	6829      	ldr	r1, [r5, #0]
  40566e:	6011      	str	r1, [r2, #0]
  405670:	6869      	ldr	r1, [r5, #4]
  405672:	6051      	str	r1, [r2, #4]
  405674:	68a9      	ldr	r1, [r5, #8]
  405676:	6091      	str	r1, [r2, #8]
  405678:	461c      	mov	r4, r3
  40567a:	46d1      	mov	r9, sl
  40567c:	e72a      	b.n	4054d4 <_realloc_r+0xc0>
  40567e:	eb09 0107 	add.w	r1, r9, r7
  405682:	ebab 0b07 	sub.w	fp, fp, r7
  405686:	f04b 0201 	orr.w	r2, fp, #1
  40568a:	6099      	str	r1, [r3, #8]
  40568c:	604a      	str	r2, [r1, #4]
  40568e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405692:	f003 0301 	and.w	r3, r3, #1
  405696:	431f      	orrs	r7, r3
  405698:	4640      	mov	r0, r8
  40569a:	f845 7c04 	str.w	r7, [r5, #-4]
  40569e:	f7ff feb3 	bl	405408 <__malloc_unlock>
  4056a2:	462e      	mov	r6, r5
  4056a4:	e728      	b.n	4054f8 <_realloc_r+0xe4>
  4056a6:	4629      	mov	r1, r5
  4056a8:	f7ff fe44 	bl	405334 <memmove>
  4056ac:	e6ff      	b.n	4054ae <_realloc_r+0x9a>
  4056ae:	4629      	mov	r1, r5
  4056b0:	4630      	mov	r0, r6
  4056b2:	461c      	mov	r4, r3
  4056b4:	46d1      	mov	r9, sl
  4056b6:	f7ff fe3d 	bl	405334 <memmove>
  4056ba:	e70b      	b.n	4054d4 <_realloc_r+0xc0>
  4056bc:	68ab      	ldr	r3, [r5, #8]
  4056be:	6083      	str	r3, [r0, #8]
  4056c0:	68eb      	ldr	r3, [r5, #12]
  4056c2:	60c3      	str	r3, [r0, #12]
  4056c4:	2a24      	cmp	r2, #36	; 0x24
  4056c6:	d017      	beq.n	4056f8 <_realloc_r+0x2e4>
  4056c8:	f100 0310 	add.w	r3, r0, #16
  4056cc:	f105 0210 	add.w	r2, r5, #16
  4056d0:	e6e7      	b.n	4054a2 <_realloc_r+0x8e>
  4056d2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4056d6:	f023 0303 	bic.w	r3, r3, #3
  4056da:	441c      	add	r4, r3
  4056dc:	462e      	mov	r6, r5
  4056de:	e6f9      	b.n	4054d4 <_realloc_r+0xc0>
  4056e0:	68a9      	ldr	r1, [r5, #8]
  4056e2:	f8ca 1010 	str.w	r1, [sl, #16]
  4056e6:	68e9      	ldr	r1, [r5, #12]
  4056e8:	f8ca 1014 	str.w	r1, [sl, #20]
  4056ec:	2a24      	cmp	r2, #36	; 0x24
  4056ee:	d00c      	beq.n	40570a <_realloc_r+0x2f6>
  4056f0:	3510      	adds	r5, #16
  4056f2:	f10a 0218 	add.w	r2, sl, #24
  4056f6:	e7b9      	b.n	40566c <_realloc_r+0x258>
  4056f8:	692b      	ldr	r3, [r5, #16]
  4056fa:	6103      	str	r3, [r0, #16]
  4056fc:	696b      	ldr	r3, [r5, #20]
  4056fe:	6143      	str	r3, [r0, #20]
  405700:	f105 0218 	add.w	r2, r5, #24
  405704:	f100 0318 	add.w	r3, r0, #24
  405708:	e6cb      	b.n	4054a2 <_realloc_r+0x8e>
  40570a:	692a      	ldr	r2, [r5, #16]
  40570c:	f8ca 2018 	str.w	r2, [sl, #24]
  405710:	696a      	ldr	r2, [r5, #20]
  405712:	f8ca 201c 	str.w	r2, [sl, #28]
  405716:	3518      	adds	r5, #24
  405718:	f10a 0220 	add.w	r2, sl, #32
  40571c:	e7a6      	b.n	40566c <_realloc_r+0x258>
  40571e:	4632      	mov	r2, r6
  405720:	e77f      	b.n	405622 <_realloc_r+0x20e>
  405722:	4629      	mov	r1, r5
  405724:	4630      	mov	r0, r6
  405726:	9301      	str	r3, [sp, #4]
  405728:	f7ff fe04 	bl	405334 <memmove>
  40572c:	9b01      	ldr	r3, [sp, #4]
  40572e:	e77e      	b.n	40562e <_realloc_r+0x21a>
  405730:	68a9      	ldr	r1, [r5, #8]
  405732:	f8ca 1010 	str.w	r1, [sl, #16]
  405736:	68e9      	ldr	r1, [r5, #12]
  405738:	f8ca 1014 	str.w	r1, [sl, #20]
  40573c:	2a24      	cmp	r2, #36	; 0x24
  40573e:	d003      	beq.n	405748 <_realloc_r+0x334>
  405740:	3510      	adds	r5, #16
  405742:	f10a 0218 	add.w	r2, sl, #24
  405746:	e76c      	b.n	405622 <_realloc_r+0x20e>
  405748:	692a      	ldr	r2, [r5, #16]
  40574a:	f8ca 2018 	str.w	r2, [sl, #24]
  40574e:	696a      	ldr	r2, [r5, #20]
  405750:	f8ca 201c 	str.w	r2, [sl, #28]
  405754:	3518      	adds	r5, #24
  405756:	f10a 0220 	add.w	r2, sl, #32
  40575a:	e762      	b.n	405622 <_realloc_r+0x20e>
  40575c:	204005a8 	.word	0x204005a8

00405760 <_sbrk_r>:
  405760:	b538      	push	{r3, r4, r5, lr}
  405762:	4c07      	ldr	r4, [pc, #28]	; (405780 <_sbrk_r+0x20>)
  405764:	2300      	movs	r3, #0
  405766:	4605      	mov	r5, r0
  405768:	4608      	mov	r0, r1
  40576a:	6023      	str	r3, [r4, #0]
  40576c:	f7fd fb28 	bl	402dc0 <_sbrk>
  405770:	1c43      	adds	r3, r0, #1
  405772:	d000      	beq.n	405776 <_sbrk_r+0x16>
  405774:	bd38      	pop	{r3, r4, r5, pc}
  405776:	6823      	ldr	r3, [r4, #0]
  405778:	2b00      	cmp	r3, #0
  40577a:	d0fb      	beq.n	405774 <_sbrk_r+0x14>
  40577c:	602b      	str	r3, [r5, #0]
  40577e:	bd38      	pop	{r3, r4, r5, pc}
  405780:	20400b4c 	.word	0x20400b4c

00405784 <__sread>:
  405784:	b510      	push	{r4, lr}
  405786:	460c      	mov	r4, r1
  405788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40578c:	f000 f9f6 	bl	405b7c <_read_r>
  405790:	2800      	cmp	r0, #0
  405792:	db03      	blt.n	40579c <__sread+0x18>
  405794:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405796:	4403      	add	r3, r0
  405798:	6523      	str	r3, [r4, #80]	; 0x50
  40579a:	bd10      	pop	{r4, pc}
  40579c:	89a3      	ldrh	r3, [r4, #12]
  40579e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4057a2:	81a3      	strh	r3, [r4, #12]
  4057a4:	bd10      	pop	{r4, pc}
  4057a6:	bf00      	nop

004057a8 <__swrite>:
  4057a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4057ac:	4616      	mov	r6, r2
  4057ae:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4057b2:	461f      	mov	r7, r3
  4057b4:	05d3      	lsls	r3, r2, #23
  4057b6:	460c      	mov	r4, r1
  4057b8:	4605      	mov	r5, r0
  4057ba:	d507      	bpl.n	4057cc <__swrite+0x24>
  4057bc:	2200      	movs	r2, #0
  4057be:	2302      	movs	r3, #2
  4057c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4057c4:	f000 f9c4 	bl	405b50 <_lseek_r>
  4057c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4057cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4057d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4057d4:	81a2      	strh	r2, [r4, #12]
  4057d6:	463b      	mov	r3, r7
  4057d8:	4632      	mov	r2, r6
  4057da:	4628      	mov	r0, r5
  4057dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4057e0:	f000 b8a4 	b.w	40592c <_write_r>

004057e4 <__sseek>:
  4057e4:	b510      	push	{r4, lr}
  4057e6:	460c      	mov	r4, r1
  4057e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4057ec:	f000 f9b0 	bl	405b50 <_lseek_r>
  4057f0:	89a3      	ldrh	r3, [r4, #12]
  4057f2:	1c42      	adds	r2, r0, #1
  4057f4:	bf0e      	itee	eq
  4057f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4057fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4057fe:	6520      	strne	r0, [r4, #80]	; 0x50
  405800:	81a3      	strh	r3, [r4, #12]
  405802:	bd10      	pop	{r4, pc}

00405804 <__sclose>:
  405804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405808:	f000 b908 	b.w	405a1c <_close_r>

0040580c <__swbuf_r>:
  40580c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40580e:	460d      	mov	r5, r1
  405810:	4614      	mov	r4, r2
  405812:	4606      	mov	r6, r0
  405814:	b110      	cbz	r0, 40581c <__swbuf_r+0x10>
  405816:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405818:	2b00      	cmp	r3, #0
  40581a:	d04b      	beq.n	4058b4 <__swbuf_r+0xa8>
  40581c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405820:	69a3      	ldr	r3, [r4, #24]
  405822:	60a3      	str	r3, [r4, #8]
  405824:	b291      	uxth	r1, r2
  405826:	0708      	lsls	r0, r1, #28
  405828:	d539      	bpl.n	40589e <__swbuf_r+0x92>
  40582a:	6923      	ldr	r3, [r4, #16]
  40582c:	2b00      	cmp	r3, #0
  40582e:	d036      	beq.n	40589e <__swbuf_r+0x92>
  405830:	b2ed      	uxtb	r5, r5
  405832:	0489      	lsls	r1, r1, #18
  405834:	462f      	mov	r7, r5
  405836:	d515      	bpl.n	405864 <__swbuf_r+0x58>
  405838:	6822      	ldr	r2, [r4, #0]
  40583a:	6961      	ldr	r1, [r4, #20]
  40583c:	1ad3      	subs	r3, r2, r3
  40583e:	428b      	cmp	r3, r1
  405840:	da1c      	bge.n	40587c <__swbuf_r+0x70>
  405842:	3301      	adds	r3, #1
  405844:	68a1      	ldr	r1, [r4, #8]
  405846:	1c50      	adds	r0, r2, #1
  405848:	3901      	subs	r1, #1
  40584a:	60a1      	str	r1, [r4, #8]
  40584c:	6020      	str	r0, [r4, #0]
  40584e:	7015      	strb	r5, [r2, #0]
  405850:	6962      	ldr	r2, [r4, #20]
  405852:	429a      	cmp	r2, r3
  405854:	d01a      	beq.n	40588c <__swbuf_r+0x80>
  405856:	89a3      	ldrh	r3, [r4, #12]
  405858:	07db      	lsls	r3, r3, #31
  40585a:	d501      	bpl.n	405860 <__swbuf_r+0x54>
  40585c:	2d0a      	cmp	r5, #10
  40585e:	d015      	beq.n	40588c <__swbuf_r+0x80>
  405860:	4638      	mov	r0, r7
  405862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405864:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405866:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40586a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40586e:	81a2      	strh	r2, [r4, #12]
  405870:	6822      	ldr	r2, [r4, #0]
  405872:	6661      	str	r1, [r4, #100]	; 0x64
  405874:	6961      	ldr	r1, [r4, #20]
  405876:	1ad3      	subs	r3, r2, r3
  405878:	428b      	cmp	r3, r1
  40587a:	dbe2      	blt.n	405842 <__swbuf_r+0x36>
  40587c:	4621      	mov	r1, r4
  40587e:	4630      	mov	r0, r6
  405880:	f7fe fd0a 	bl	404298 <_fflush_r>
  405884:	b940      	cbnz	r0, 405898 <__swbuf_r+0x8c>
  405886:	6822      	ldr	r2, [r4, #0]
  405888:	2301      	movs	r3, #1
  40588a:	e7db      	b.n	405844 <__swbuf_r+0x38>
  40588c:	4621      	mov	r1, r4
  40588e:	4630      	mov	r0, r6
  405890:	f7fe fd02 	bl	404298 <_fflush_r>
  405894:	2800      	cmp	r0, #0
  405896:	d0e3      	beq.n	405860 <__swbuf_r+0x54>
  405898:	f04f 37ff 	mov.w	r7, #4294967295
  40589c:	e7e0      	b.n	405860 <__swbuf_r+0x54>
  40589e:	4621      	mov	r1, r4
  4058a0:	4630      	mov	r0, r6
  4058a2:	f7fe fbe5 	bl	404070 <__swsetup_r>
  4058a6:	2800      	cmp	r0, #0
  4058a8:	d1f6      	bne.n	405898 <__swbuf_r+0x8c>
  4058aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4058ae:	6923      	ldr	r3, [r4, #16]
  4058b0:	b291      	uxth	r1, r2
  4058b2:	e7bd      	b.n	405830 <__swbuf_r+0x24>
  4058b4:	f7fe fd48 	bl	404348 <__sinit>
  4058b8:	e7b0      	b.n	40581c <__swbuf_r+0x10>
  4058ba:	bf00      	nop

004058bc <_wcrtomb_r>:
  4058bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4058be:	4606      	mov	r6, r0
  4058c0:	b085      	sub	sp, #20
  4058c2:	461f      	mov	r7, r3
  4058c4:	b189      	cbz	r1, 4058ea <_wcrtomb_r+0x2e>
  4058c6:	4c10      	ldr	r4, [pc, #64]	; (405908 <_wcrtomb_r+0x4c>)
  4058c8:	4d10      	ldr	r5, [pc, #64]	; (40590c <_wcrtomb_r+0x50>)
  4058ca:	6824      	ldr	r4, [r4, #0]
  4058cc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4058ce:	2c00      	cmp	r4, #0
  4058d0:	bf08      	it	eq
  4058d2:	462c      	moveq	r4, r5
  4058d4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4058d8:	47a0      	blx	r4
  4058da:	1c43      	adds	r3, r0, #1
  4058dc:	d103      	bne.n	4058e6 <_wcrtomb_r+0x2a>
  4058de:	2200      	movs	r2, #0
  4058e0:	238a      	movs	r3, #138	; 0x8a
  4058e2:	603a      	str	r2, [r7, #0]
  4058e4:	6033      	str	r3, [r6, #0]
  4058e6:	b005      	add	sp, #20
  4058e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4058ea:	460c      	mov	r4, r1
  4058ec:	4906      	ldr	r1, [pc, #24]	; (405908 <_wcrtomb_r+0x4c>)
  4058ee:	4a07      	ldr	r2, [pc, #28]	; (40590c <_wcrtomb_r+0x50>)
  4058f0:	6809      	ldr	r1, [r1, #0]
  4058f2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4058f4:	2900      	cmp	r1, #0
  4058f6:	bf08      	it	eq
  4058f8:	4611      	moveq	r1, r2
  4058fa:	4622      	mov	r2, r4
  4058fc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  405900:	a901      	add	r1, sp, #4
  405902:	47a0      	blx	r4
  405904:	e7e9      	b.n	4058da <_wcrtomb_r+0x1e>
  405906:	bf00      	nop
  405908:	2040000c 	.word	0x2040000c
  40590c:	2040043c 	.word	0x2040043c

00405910 <__ascii_wctomb>:
  405910:	b121      	cbz	r1, 40591c <__ascii_wctomb+0xc>
  405912:	2aff      	cmp	r2, #255	; 0xff
  405914:	d804      	bhi.n	405920 <__ascii_wctomb+0x10>
  405916:	700a      	strb	r2, [r1, #0]
  405918:	2001      	movs	r0, #1
  40591a:	4770      	bx	lr
  40591c:	4608      	mov	r0, r1
  40591e:	4770      	bx	lr
  405920:	238a      	movs	r3, #138	; 0x8a
  405922:	6003      	str	r3, [r0, #0]
  405924:	f04f 30ff 	mov.w	r0, #4294967295
  405928:	4770      	bx	lr
  40592a:	bf00      	nop

0040592c <_write_r>:
  40592c:	b570      	push	{r4, r5, r6, lr}
  40592e:	460d      	mov	r5, r1
  405930:	4c08      	ldr	r4, [pc, #32]	; (405954 <_write_r+0x28>)
  405932:	4611      	mov	r1, r2
  405934:	4606      	mov	r6, r0
  405936:	461a      	mov	r2, r3
  405938:	4628      	mov	r0, r5
  40593a:	2300      	movs	r3, #0
  40593c:	6023      	str	r3, [r4, #0]
  40593e:	f7fb fb99 	bl	401074 <_write>
  405942:	1c43      	adds	r3, r0, #1
  405944:	d000      	beq.n	405948 <_write_r+0x1c>
  405946:	bd70      	pop	{r4, r5, r6, pc}
  405948:	6823      	ldr	r3, [r4, #0]
  40594a:	2b00      	cmp	r3, #0
  40594c:	d0fb      	beq.n	405946 <_write_r+0x1a>
  40594e:	6033      	str	r3, [r6, #0]
  405950:	bd70      	pop	{r4, r5, r6, pc}
  405952:	bf00      	nop
  405954:	20400b4c 	.word	0x20400b4c

00405958 <__register_exitproc>:
  405958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40595c:	4d2c      	ldr	r5, [pc, #176]	; (405a10 <__register_exitproc+0xb8>)
  40595e:	4606      	mov	r6, r0
  405960:	6828      	ldr	r0, [r5, #0]
  405962:	4698      	mov	r8, r3
  405964:	460f      	mov	r7, r1
  405966:	4691      	mov	r9, r2
  405968:	f7ff f8ae 	bl	404ac8 <__retarget_lock_acquire_recursive>
  40596c:	4b29      	ldr	r3, [pc, #164]	; (405a14 <__register_exitproc+0xbc>)
  40596e:	681c      	ldr	r4, [r3, #0]
  405970:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405974:	2b00      	cmp	r3, #0
  405976:	d03e      	beq.n	4059f6 <__register_exitproc+0x9e>
  405978:	685a      	ldr	r2, [r3, #4]
  40597a:	2a1f      	cmp	r2, #31
  40597c:	dc1c      	bgt.n	4059b8 <__register_exitproc+0x60>
  40597e:	f102 0e01 	add.w	lr, r2, #1
  405982:	b176      	cbz	r6, 4059a2 <__register_exitproc+0x4a>
  405984:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405988:	2401      	movs	r4, #1
  40598a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40598e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405992:	4094      	lsls	r4, r2
  405994:	4320      	orrs	r0, r4
  405996:	2e02      	cmp	r6, #2
  405998:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40599c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4059a0:	d023      	beq.n	4059ea <__register_exitproc+0x92>
  4059a2:	3202      	adds	r2, #2
  4059a4:	f8c3 e004 	str.w	lr, [r3, #4]
  4059a8:	6828      	ldr	r0, [r5, #0]
  4059aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4059ae:	f7ff f88d 	bl	404acc <__retarget_lock_release_recursive>
  4059b2:	2000      	movs	r0, #0
  4059b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4059b8:	4b17      	ldr	r3, [pc, #92]	; (405a18 <__register_exitproc+0xc0>)
  4059ba:	b30b      	cbz	r3, 405a00 <__register_exitproc+0xa8>
  4059bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4059c0:	f7ff f8fe 	bl	404bc0 <malloc>
  4059c4:	4603      	mov	r3, r0
  4059c6:	b1d8      	cbz	r0, 405a00 <__register_exitproc+0xa8>
  4059c8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4059cc:	6002      	str	r2, [r0, #0]
  4059ce:	2100      	movs	r1, #0
  4059d0:	6041      	str	r1, [r0, #4]
  4059d2:	460a      	mov	r2, r1
  4059d4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4059d8:	f04f 0e01 	mov.w	lr, #1
  4059dc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4059e0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4059e4:	2e00      	cmp	r6, #0
  4059e6:	d0dc      	beq.n	4059a2 <__register_exitproc+0x4a>
  4059e8:	e7cc      	b.n	405984 <__register_exitproc+0x2c>
  4059ea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4059ee:	430c      	orrs	r4, r1
  4059f0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4059f4:	e7d5      	b.n	4059a2 <__register_exitproc+0x4a>
  4059f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4059fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4059fe:	e7bb      	b.n	405978 <__register_exitproc+0x20>
  405a00:	6828      	ldr	r0, [r5, #0]
  405a02:	f7ff f863 	bl	404acc <__retarget_lock_release_recursive>
  405a06:	f04f 30ff 	mov.w	r0, #4294967295
  405a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405a0e:	bf00      	nop
  405a10:	20400438 	.word	0x20400438
  405a14:	00405f34 	.word	0x00405f34
  405a18:	00404bc1 	.word	0x00404bc1

00405a1c <_close_r>:
  405a1c:	b538      	push	{r3, r4, r5, lr}
  405a1e:	4c07      	ldr	r4, [pc, #28]	; (405a3c <_close_r+0x20>)
  405a20:	2300      	movs	r3, #0
  405a22:	4605      	mov	r5, r0
  405a24:	4608      	mov	r0, r1
  405a26:	6023      	str	r3, [r4, #0]
  405a28:	f7fd f9f6 	bl	402e18 <_close>
  405a2c:	1c43      	adds	r3, r0, #1
  405a2e:	d000      	beq.n	405a32 <_close_r+0x16>
  405a30:	bd38      	pop	{r3, r4, r5, pc}
  405a32:	6823      	ldr	r3, [r4, #0]
  405a34:	2b00      	cmp	r3, #0
  405a36:	d0fb      	beq.n	405a30 <_close_r+0x14>
  405a38:	602b      	str	r3, [r5, #0]
  405a3a:	bd38      	pop	{r3, r4, r5, pc}
  405a3c:	20400b4c 	.word	0x20400b4c

00405a40 <_fclose_r>:
  405a40:	b570      	push	{r4, r5, r6, lr}
  405a42:	b159      	cbz	r1, 405a5c <_fclose_r+0x1c>
  405a44:	4605      	mov	r5, r0
  405a46:	460c      	mov	r4, r1
  405a48:	b110      	cbz	r0, 405a50 <_fclose_r+0x10>
  405a4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405a4c:	2b00      	cmp	r3, #0
  405a4e:	d03c      	beq.n	405aca <_fclose_r+0x8a>
  405a50:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405a52:	07d8      	lsls	r0, r3, #31
  405a54:	d505      	bpl.n	405a62 <_fclose_r+0x22>
  405a56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405a5a:	b92b      	cbnz	r3, 405a68 <_fclose_r+0x28>
  405a5c:	2600      	movs	r6, #0
  405a5e:	4630      	mov	r0, r6
  405a60:	bd70      	pop	{r4, r5, r6, pc}
  405a62:	89a3      	ldrh	r3, [r4, #12]
  405a64:	0599      	lsls	r1, r3, #22
  405a66:	d53c      	bpl.n	405ae2 <_fclose_r+0xa2>
  405a68:	4621      	mov	r1, r4
  405a6a:	4628      	mov	r0, r5
  405a6c:	f7fe fb74 	bl	404158 <__sflush_r>
  405a70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405a72:	4606      	mov	r6, r0
  405a74:	b133      	cbz	r3, 405a84 <_fclose_r+0x44>
  405a76:	69e1      	ldr	r1, [r4, #28]
  405a78:	4628      	mov	r0, r5
  405a7a:	4798      	blx	r3
  405a7c:	2800      	cmp	r0, #0
  405a7e:	bfb8      	it	lt
  405a80:	f04f 36ff 	movlt.w	r6, #4294967295
  405a84:	89a3      	ldrh	r3, [r4, #12]
  405a86:	061a      	lsls	r2, r3, #24
  405a88:	d422      	bmi.n	405ad0 <_fclose_r+0x90>
  405a8a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405a8c:	b141      	cbz	r1, 405aa0 <_fclose_r+0x60>
  405a8e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405a92:	4299      	cmp	r1, r3
  405a94:	d002      	beq.n	405a9c <_fclose_r+0x5c>
  405a96:	4628      	mov	r0, r5
  405a98:	f7fe fd7c 	bl	404594 <_free_r>
  405a9c:	2300      	movs	r3, #0
  405a9e:	6323      	str	r3, [r4, #48]	; 0x30
  405aa0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405aa2:	b121      	cbz	r1, 405aae <_fclose_r+0x6e>
  405aa4:	4628      	mov	r0, r5
  405aa6:	f7fe fd75 	bl	404594 <_free_r>
  405aaa:	2300      	movs	r3, #0
  405aac:	6463      	str	r3, [r4, #68]	; 0x44
  405aae:	f7fe fc77 	bl	4043a0 <__sfp_lock_acquire>
  405ab2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405ab4:	2200      	movs	r2, #0
  405ab6:	07db      	lsls	r3, r3, #31
  405ab8:	81a2      	strh	r2, [r4, #12]
  405aba:	d50e      	bpl.n	405ada <_fclose_r+0x9a>
  405abc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405abe:	f7ff f801 	bl	404ac4 <__retarget_lock_close_recursive>
  405ac2:	f7fe fc73 	bl	4043ac <__sfp_lock_release>
  405ac6:	4630      	mov	r0, r6
  405ac8:	bd70      	pop	{r4, r5, r6, pc}
  405aca:	f7fe fc3d 	bl	404348 <__sinit>
  405ace:	e7bf      	b.n	405a50 <_fclose_r+0x10>
  405ad0:	6921      	ldr	r1, [r4, #16]
  405ad2:	4628      	mov	r0, r5
  405ad4:	f7fe fd5e 	bl	404594 <_free_r>
  405ad8:	e7d7      	b.n	405a8a <_fclose_r+0x4a>
  405ada:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405adc:	f7fe fff6 	bl	404acc <__retarget_lock_release_recursive>
  405ae0:	e7ec      	b.n	405abc <_fclose_r+0x7c>
  405ae2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405ae4:	f7fe fff0 	bl	404ac8 <__retarget_lock_acquire_recursive>
  405ae8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405aec:	2b00      	cmp	r3, #0
  405aee:	d1bb      	bne.n	405a68 <_fclose_r+0x28>
  405af0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405af2:	f016 0601 	ands.w	r6, r6, #1
  405af6:	d1b1      	bne.n	405a5c <_fclose_r+0x1c>
  405af8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405afa:	f7fe ffe7 	bl	404acc <__retarget_lock_release_recursive>
  405afe:	4630      	mov	r0, r6
  405b00:	bd70      	pop	{r4, r5, r6, pc}
  405b02:	bf00      	nop

00405b04 <_fstat_r>:
  405b04:	b538      	push	{r3, r4, r5, lr}
  405b06:	460b      	mov	r3, r1
  405b08:	4c07      	ldr	r4, [pc, #28]	; (405b28 <_fstat_r+0x24>)
  405b0a:	4605      	mov	r5, r0
  405b0c:	4611      	mov	r1, r2
  405b0e:	4618      	mov	r0, r3
  405b10:	2300      	movs	r3, #0
  405b12:	6023      	str	r3, [r4, #0]
  405b14:	f7fd f98c 	bl	402e30 <_fstat>
  405b18:	1c43      	adds	r3, r0, #1
  405b1a:	d000      	beq.n	405b1e <_fstat_r+0x1a>
  405b1c:	bd38      	pop	{r3, r4, r5, pc}
  405b1e:	6823      	ldr	r3, [r4, #0]
  405b20:	2b00      	cmp	r3, #0
  405b22:	d0fb      	beq.n	405b1c <_fstat_r+0x18>
  405b24:	602b      	str	r3, [r5, #0]
  405b26:	bd38      	pop	{r3, r4, r5, pc}
  405b28:	20400b4c 	.word	0x20400b4c

00405b2c <_isatty_r>:
  405b2c:	b538      	push	{r3, r4, r5, lr}
  405b2e:	4c07      	ldr	r4, [pc, #28]	; (405b4c <_isatty_r+0x20>)
  405b30:	2300      	movs	r3, #0
  405b32:	4605      	mov	r5, r0
  405b34:	4608      	mov	r0, r1
  405b36:	6023      	str	r3, [r4, #0]
  405b38:	f7fd f98a 	bl	402e50 <_isatty>
  405b3c:	1c43      	adds	r3, r0, #1
  405b3e:	d000      	beq.n	405b42 <_isatty_r+0x16>
  405b40:	bd38      	pop	{r3, r4, r5, pc}
  405b42:	6823      	ldr	r3, [r4, #0]
  405b44:	2b00      	cmp	r3, #0
  405b46:	d0fb      	beq.n	405b40 <_isatty_r+0x14>
  405b48:	602b      	str	r3, [r5, #0]
  405b4a:	bd38      	pop	{r3, r4, r5, pc}
  405b4c:	20400b4c 	.word	0x20400b4c

00405b50 <_lseek_r>:
  405b50:	b570      	push	{r4, r5, r6, lr}
  405b52:	460d      	mov	r5, r1
  405b54:	4c08      	ldr	r4, [pc, #32]	; (405b78 <_lseek_r+0x28>)
  405b56:	4611      	mov	r1, r2
  405b58:	4606      	mov	r6, r0
  405b5a:	461a      	mov	r2, r3
  405b5c:	4628      	mov	r0, r5
  405b5e:	2300      	movs	r3, #0
  405b60:	6023      	str	r3, [r4, #0]
  405b62:	f7fd f980 	bl	402e66 <_lseek>
  405b66:	1c43      	adds	r3, r0, #1
  405b68:	d000      	beq.n	405b6c <_lseek_r+0x1c>
  405b6a:	bd70      	pop	{r4, r5, r6, pc}
  405b6c:	6823      	ldr	r3, [r4, #0]
  405b6e:	2b00      	cmp	r3, #0
  405b70:	d0fb      	beq.n	405b6a <_lseek_r+0x1a>
  405b72:	6033      	str	r3, [r6, #0]
  405b74:	bd70      	pop	{r4, r5, r6, pc}
  405b76:	bf00      	nop
  405b78:	20400b4c 	.word	0x20400b4c

00405b7c <_read_r>:
  405b7c:	b570      	push	{r4, r5, r6, lr}
  405b7e:	460d      	mov	r5, r1
  405b80:	4c08      	ldr	r4, [pc, #32]	; (405ba4 <_read_r+0x28>)
  405b82:	4611      	mov	r1, r2
  405b84:	4606      	mov	r6, r0
  405b86:	461a      	mov	r2, r3
  405b88:	4628      	mov	r0, r5
  405b8a:	2300      	movs	r3, #0
  405b8c:	6023      	str	r3, [r4, #0]
  405b8e:	f7fb fa47 	bl	401020 <_read>
  405b92:	1c43      	adds	r3, r0, #1
  405b94:	d000      	beq.n	405b98 <_read_r+0x1c>
  405b96:	bd70      	pop	{r4, r5, r6, pc}
  405b98:	6823      	ldr	r3, [r4, #0]
  405b9a:	2b00      	cmp	r3, #0
  405b9c:	d0fb      	beq.n	405b96 <_read_r+0x1a>
  405b9e:	6033      	str	r3, [r6, #0]
  405ba0:	bd70      	pop	{r4, r5, r6, pc}
  405ba2:	bf00      	nop
  405ba4:	20400b4c 	.word	0x20400b4c

00405ba8 <__aeabi_uldivmod>:
  405ba8:	b953      	cbnz	r3, 405bc0 <__aeabi_uldivmod+0x18>
  405baa:	b94a      	cbnz	r2, 405bc0 <__aeabi_uldivmod+0x18>
  405bac:	2900      	cmp	r1, #0
  405bae:	bf08      	it	eq
  405bb0:	2800      	cmpeq	r0, #0
  405bb2:	bf1c      	itt	ne
  405bb4:	f04f 31ff 	movne.w	r1, #4294967295
  405bb8:	f04f 30ff 	movne.w	r0, #4294967295
  405bbc:	f000 b97a 	b.w	405eb4 <__aeabi_idiv0>
  405bc0:	f1ad 0c08 	sub.w	ip, sp, #8
  405bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405bc8:	f000 f806 	bl	405bd8 <__udivmoddi4>
  405bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
  405bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405bd4:	b004      	add	sp, #16
  405bd6:	4770      	bx	lr

00405bd8 <__udivmoddi4>:
  405bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405bdc:	468c      	mov	ip, r1
  405bde:	460d      	mov	r5, r1
  405be0:	4604      	mov	r4, r0
  405be2:	9e08      	ldr	r6, [sp, #32]
  405be4:	2b00      	cmp	r3, #0
  405be6:	d151      	bne.n	405c8c <__udivmoddi4+0xb4>
  405be8:	428a      	cmp	r2, r1
  405bea:	4617      	mov	r7, r2
  405bec:	d96d      	bls.n	405cca <__udivmoddi4+0xf2>
  405bee:	fab2 fe82 	clz	lr, r2
  405bf2:	f1be 0f00 	cmp.w	lr, #0
  405bf6:	d00b      	beq.n	405c10 <__udivmoddi4+0x38>
  405bf8:	f1ce 0c20 	rsb	ip, lr, #32
  405bfc:	fa01 f50e 	lsl.w	r5, r1, lr
  405c00:	fa20 fc0c 	lsr.w	ip, r0, ip
  405c04:	fa02 f70e 	lsl.w	r7, r2, lr
  405c08:	ea4c 0c05 	orr.w	ip, ip, r5
  405c0c:	fa00 f40e 	lsl.w	r4, r0, lr
  405c10:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405c14:	0c25      	lsrs	r5, r4, #16
  405c16:	fbbc f8fa 	udiv	r8, ip, sl
  405c1a:	fa1f f987 	uxth.w	r9, r7
  405c1e:	fb0a cc18 	mls	ip, sl, r8, ip
  405c22:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405c26:	fb08 f309 	mul.w	r3, r8, r9
  405c2a:	42ab      	cmp	r3, r5
  405c2c:	d90a      	bls.n	405c44 <__udivmoddi4+0x6c>
  405c2e:	19ed      	adds	r5, r5, r7
  405c30:	f108 32ff 	add.w	r2, r8, #4294967295
  405c34:	f080 8123 	bcs.w	405e7e <__udivmoddi4+0x2a6>
  405c38:	42ab      	cmp	r3, r5
  405c3a:	f240 8120 	bls.w	405e7e <__udivmoddi4+0x2a6>
  405c3e:	f1a8 0802 	sub.w	r8, r8, #2
  405c42:	443d      	add	r5, r7
  405c44:	1aed      	subs	r5, r5, r3
  405c46:	b2a4      	uxth	r4, r4
  405c48:	fbb5 f0fa 	udiv	r0, r5, sl
  405c4c:	fb0a 5510 	mls	r5, sl, r0, r5
  405c50:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405c54:	fb00 f909 	mul.w	r9, r0, r9
  405c58:	45a1      	cmp	r9, r4
  405c5a:	d909      	bls.n	405c70 <__udivmoddi4+0x98>
  405c5c:	19e4      	adds	r4, r4, r7
  405c5e:	f100 33ff 	add.w	r3, r0, #4294967295
  405c62:	f080 810a 	bcs.w	405e7a <__udivmoddi4+0x2a2>
  405c66:	45a1      	cmp	r9, r4
  405c68:	f240 8107 	bls.w	405e7a <__udivmoddi4+0x2a2>
  405c6c:	3802      	subs	r0, #2
  405c6e:	443c      	add	r4, r7
  405c70:	eba4 0409 	sub.w	r4, r4, r9
  405c74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405c78:	2100      	movs	r1, #0
  405c7a:	2e00      	cmp	r6, #0
  405c7c:	d061      	beq.n	405d42 <__udivmoddi4+0x16a>
  405c7e:	fa24 f40e 	lsr.w	r4, r4, lr
  405c82:	2300      	movs	r3, #0
  405c84:	6034      	str	r4, [r6, #0]
  405c86:	6073      	str	r3, [r6, #4]
  405c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c8c:	428b      	cmp	r3, r1
  405c8e:	d907      	bls.n	405ca0 <__udivmoddi4+0xc8>
  405c90:	2e00      	cmp	r6, #0
  405c92:	d054      	beq.n	405d3e <__udivmoddi4+0x166>
  405c94:	2100      	movs	r1, #0
  405c96:	e886 0021 	stmia.w	r6, {r0, r5}
  405c9a:	4608      	mov	r0, r1
  405c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405ca0:	fab3 f183 	clz	r1, r3
  405ca4:	2900      	cmp	r1, #0
  405ca6:	f040 808e 	bne.w	405dc6 <__udivmoddi4+0x1ee>
  405caa:	42ab      	cmp	r3, r5
  405cac:	d302      	bcc.n	405cb4 <__udivmoddi4+0xdc>
  405cae:	4282      	cmp	r2, r0
  405cb0:	f200 80fa 	bhi.w	405ea8 <__udivmoddi4+0x2d0>
  405cb4:	1a84      	subs	r4, r0, r2
  405cb6:	eb65 0503 	sbc.w	r5, r5, r3
  405cba:	2001      	movs	r0, #1
  405cbc:	46ac      	mov	ip, r5
  405cbe:	2e00      	cmp	r6, #0
  405cc0:	d03f      	beq.n	405d42 <__udivmoddi4+0x16a>
  405cc2:	e886 1010 	stmia.w	r6, {r4, ip}
  405cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405cca:	b912      	cbnz	r2, 405cd2 <__udivmoddi4+0xfa>
  405ccc:	2701      	movs	r7, #1
  405cce:	fbb7 f7f2 	udiv	r7, r7, r2
  405cd2:	fab7 fe87 	clz	lr, r7
  405cd6:	f1be 0f00 	cmp.w	lr, #0
  405cda:	d134      	bne.n	405d46 <__udivmoddi4+0x16e>
  405cdc:	1beb      	subs	r3, r5, r7
  405cde:	0c3a      	lsrs	r2, r7, #16
  405ce0:	fa1f fc87 	uxth.w	ip, r7
  405ce4:	2101      	movs	r1, #1
  405ce6:	fbb3 f8f2 	udiv	r8, r3, r2
  405cea:	0c25      	lsrs	r5, r4, #16
  405cec:	fb02 3318 	mls	r3, r2, r8, r3
  405cf0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405cf4:	fb0c f308 	mul.w	r3, ip, r8
  405cf8:	42ab      	cmp	r3, r5
  405cfa:	d907      	bls.n	405d0c <__udivmoddi4+0x134>
  405cfc:	19ed      	adds	r5, r5, r7
  405cfe:	f108 30ff 	add.w	r0, r8, #4294967295
  405d02:	d202      	bcs.n	405d0a <__udivmoddi4+0x132>
  405d04:	42ab      	cmp	r3, r5
  405d06:	f200 80d1 	bhi.w	405eac <__udivmoddi4+0x2d4>
  405d0a:	4680      	mov	r8, r0
  405d0c:	1aed      	subs	r5, r5, r3
  405d0e:	b2a3      	uxth	r3, r4
  405d10:	fbb5 f0f2 	udiv	r0, r5, r2
  405d14:	fb02 5510 	mls	r5, r2, r0, r5
  405d18:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405d1c:	fb0c fc00 	mul.w	ip, ip, r0
  405d20:	45a4      	cmp	ip, r4
  405d22:	d907      	bls.n	405d34 <__udivmoddi4+0x15c>
  405d24:	19e4      	adds	r4, r4, r7
  405d26:	f100 33ff 	add.w	r3, r0, #4294967295
  405d2a:	d202      	bcs.n	405d32 <__udivmoddi4+0x15a>
  405d2c:	45a4      	cmp	ip, r4
  405d2e:	f200 80b8 	bhi.w	405ea2 <__udivmoddi4+0x2ca>
  405d32:	4618      	mov	r0, r3
  405d34:	eba4 040c 	sub.w	r4, r4, ip
  405d38:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405d3c:	e79d      	b.n	405c7a <__udivmoddi4+0xa2>
  405d3e:	4631      	mov	r1, r6
  405d40:	4630      	mov	r0, r6
  405d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d46:	f1ce 0420 	rsb	r4, lr, #32
  405d4a:	fa05 f30e 	lsl.w	r3, r5, lr
  405d4e:	fa07 f70e 	lsl.w	r7, r7, lr
  405d52:	fa20 f804 	lsr.w	r8, r0, r4
  405d56:	0c3a      	lsrs	r2, r7, #16
  405d58:	fa25 f404 	lsr.w	r4, r5, r4
  405d5c:	ea48 0803 	orr.w	r8, r8, r3
  405d60:	fbb4 f1f2 	udiv	r1, r4, r2
  405d64:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405d68:	fb02 4411 	mls	r4, r2, r1, r4
  405d6c:	fa1f fc87 	uxth.w	ip, r7
  405d70:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405d74:	fb01 f30c 	mul.w	r3, r1, ip
  405d78:	42ab      	cmp	r3, r5
  405d7a:	fa00 f40e 	lsl.w	r4, r0, lr
  405d7e:	d909      	bls.n	405d94 <__udivmoddi4+0x1bc>
  405d80:	19ed      	adds	r5, r5, r7
  405d82:	f101 30ff 	add.w	r0, r1, #4294967295
  405d86:	f080 808a 	bcs.w	405e9e <__udivmoddi4+0x2c6>
  405d8a:	42ab      	cmp	r3, r5
  405d8c:	f240 8087 	bls.w	405e9e <__udivmoddi4+0x2c6>
  405d90:	3902      	subs	r1, #2
  405d92:	443d      	add	r5, r7
  405d94:	1aeb      	subs	r3, r5, r3
  405d96:	fa1f f588 	uxth.w	r5, r8
  405d9a:	fbb3 f0f2 	udiv	r0, r3, r2
  405d9e:	fb02 3310 	mls	r3, r2, r0, r3
  405da2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405da6:	fb00 f30c 	mul.w	r3, r0, ip
  405daa:	42ab      	cmp	r3, r5
  405dac:	d907      	bls.n	405dbe <__udivmoddi4+0x1e6>
  405dae:	19ed      	adds	r5, r5, r7
  405db0:	f100 38ff 	add.w	r8, r0, #4294967295
  405db4:	d26f      	bcs.n	405e96 <__udivmoddi4+0x2be>
  405db6:	42ab      	cmp	r3, r5
  405db8:	d96d      	bls.n	405e96 <__udivmoddi4+0x2be>
  405dba:	3802      	subs	r0, #2
  405dbc:	443d      	add	r5, r7
  405dbe:	1aeb      	subs	r3, r5, r3
  405dc0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405dc4:	e78f      	b.n	405ce6 <__udivmoddi4+0x10e>
  405dc6:	f1c1 0720 	rsb	r7, r1, #32
  405dca:	fa22 f807 	lsr.w	r8, r2, r7
  405dce:	408b      	lsls	r3, r1
  405dd0:	fa05 f401 	lsl.w	r4, r5, r1
  405dd4:	ea48 0303 	orr.w	r3, r8, r3
  405dd8:	fa20 fe07 	lsr.w	lr, r0, r7
  405ddc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405de0:	40fd      	lsrs	r5, r7
  405de2:	ea4e 0e04 	orr.w	lr, lr, r4
  405de6:	fbb5 f9fc 	udiv	r9, r5, ip
  405dea:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405dee:	fb0c 5519 	mls	r5, ip, r9, r5
  405df2:	fa1f f883 	uxth.w	r8, r3
  405df6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405dfa:	fb09 f408 	mul.w	r4, r9, r8
  405dfe:	42ac      	cmp	r4, r5
  405e00:	fa02 f201 	lsl.w	r2, r2, r1
  405e04:	fa00 fa01 	lsl.w	sl, r0, r1
  405e08:	d908      	bls.n	405e1c <__udivmoddi4+0x244>
  405e0a:	18ed      	adds	r5, r5, r3
  405e0c:	f109 30ff 	add.w	r0, r9, #4294967295
  405e10:	d243      	bcs.n	405e9a <__udivmoddi4+0x2c2>
  405e12:	42ac      	cmp	r4, r5
  405e14:	d941      	bls.n	405e9a <__udivmoddi4+0x2c2>
  405e16:	f1a9 0902 	sub.w	r9, r9, #2
  405e1a:	441d      	add	r5, r3
  405e1c:	1b2d      	subs	r5, r5, r4
  405e1e:	fa1f fe8e 	uxth.w	lr, lr
  405e22:	fbb5 f0fc 	udiv	r0, r5, ip
  405e26:	fb0c 5510 	mls	r5, ip, r0, r5
  405e2a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405e2e:	fb00 f808 	mul.w	r8, r0, r8
  405e32:	45a0      	cmp	r8, r4
  405e34:	d907      	bls.n	405e46 <__udivmoddi4+0x26e>
  405e36:	18e4      	adds	r4, r4, r3
  405e38:	f100 35ff 	add.w	r5, r0, #4294967295
  405e3c:	d229      	bcs.n	405e92 <__udivmoddi4+0x2ba>
  405e3e:	45a0      	cmp	r8, r4
  405e40:	d927      	bls.n	405e92 <__udivmoddi4+0x2ba>
  405e42:	3802      	subs	r0, #2
  405e44:	441c      	add	r4, r3
  405e46:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405e4a:	eba4 0408 	sub.w	r4, r4, r8
  405e4e:	fba0 8902 	umull	r8, r9, r0, r2
  405e52:	454c      	cmp	r4, r9
  405e54:	46c6      	mov	lr, r8
  405e56:	464d      	mov	r5, r9
  405e58:	d315      	bcc.n	405e86 <__udivmoddi4+0x2ae>
  405e5a:	d012      	beq.n	405e82 <__udivmoddi4+0x2aa>
  405e5c:	b156      	cbz	r6, 405e74 <__udivmoddi4+0x29c>
  405e5e:	ebba 030e 	subs.w	r3, sl, lr
  405e62:	eb64 0405 	sbc.w	r4, r4, r5
  405e66:	fa04 f707 	lsl.w	r7, r4, r7
  405e6a:	40cb      	lsrs	r3, r1
  405e6c:	431f      	orrs	r7, r3
  405e6e:	40cc      	lsrs	r4, r1
  405e70:	6037      	str	r7, [r6, #0]
  405e72:	6074      	str	r4, [r6, #4]
  405e74:	2100      	movs	r1, #0
  405e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e7a:	4618      	mov	r0, r3
  405e7c:	e6f8      	b.n	405c70 <__udivmoddi4+0x98>
  405e7e:	4690      	mov	r8, r2
  405e80:	e6e0      	b.n	405c44 <__udivmoddi4+0x6c>
  405e82:	45c2      	cmp	sl, r8
  405e84:	d2ea      	bcs.n	405e5c <__udivmoddi4+0x284>
  405e86:	ebb8 0e02 	subs.w	lr, r8, r2
  405e8a:	eb69 0503 	sbc.w	r5, r9, r3
  405e8e:	3801      	subs	r0, #1
  405e90:	e7e4      	b.n	405e5c <__udivmoddi4+0x284>
  405e92:	4628      	mov	r0, r5
  405e94:	e7d7      	b.n	405e46 <__udivmoddi4+0x26e>
  405e96:	4640      	mov	r0, r8
  405e98:	e791      	b.n	405dbe <__udivmoddi4+0x1e6>
  405e9a:	4681      	mov	r9, r0
  405e9c:	e7be      	b.n	405e1c <__udivmoddi4+0x244>
  405e9e:	4601      	mov	r1, r0
  405ea0:	e778      	b.n	405d94 <__udivmoddi4+0x1bc>
  405ea2:	3802      	subs	r0, #2
  405ea4:	443c      	add	r4, r7
  405ea6:	e745      	b.n	405d34 <__udivmoddi4+0x15c>
  405ea8:	4608      	mov	r0, r1
  405eaa:	e708      	b.n	405cbe <__udivmoddi4+0xe6>
  405eac:	f1a8 0802 	sub.w	r8, r8, #2
  405eb0:	443d      	add	r5, r7
  405eb2:	e72b      	b.n	405d0c <__udivmoddi4+0x134>

00405eb4 <__aeabi_idiv0>:
  405eb4:	4770      	bx	lr
  405eb6:	bf00      	nop
  405eb8:	0001c200 	.word	0x0001c200
  405ebc:	000000c0 	.word	0x000000c0
  405ec0:	00000800 	.word	0x00000800
  405ec4:	00000000 	.word	0x00000000
  405ec8:	41202d2d 	.word	0x41202d2d
  405ecc:	20434546 	.word	0x20434546
  405ed0:	706d6554 	.word	0x706d6554
  405ed4:	74617265 	.word	0x74617265
  405ed8:	20657275 	.word	0x20657275
  405edc:	736e6553 	.word	0x736e6553
  405ee0:	4520726f 	.word	0x4520726f
  405ee4:	706d6178 	.word	0x706d6178
  405ee8:	2d20656c 	.word	0x2d20656c
  405eec:	2d0a0d2d 	.word	0x2d0a0d2d
  405ef0:	4153202d 	.word	0x4153202d
  405ef4:	3037454d 	.word	0x3037454d
  405ef8:	4c50582d 	.word	0x4c50582d
  405efc:	2d2d2044 	.word	0x2d2d2044
  405f00:	2d2d0a0d 	.word	0x2d2d0a0d
  405f04:	6d6f4320 	.word	0x6d6f4320
  405f08:	656c6970 	.word	0x656c6970
  405f0c:	4d203a64 	.word	0x4d203a64
  405f10:	32207261 	.word	0x32207261
  405f14:	30322038 	.word	0x30322038
  405f18:	31203931 	.word	0x31203931
  405f1c:	35303a32 	.word	0x35303a32
  405f20:	2037303a 	.word	0x2037303a
  405f24:	000d2d2d 	.word	0x000d2d2d
  405f28:	20736552 	.word	0x20736552
  405f2c:	6425203a 	.word	0x6425203a
  405f30:	000a0d20 	.word	0x000a0d20

00405f34 <_global_impure_ptr>:
  405f34:	20400010 0000000a 33323130 37363534     ..@ ....01234567
  405f44:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  405f54:	37363534 62613938 66656463 00000000     456789abcdef....
  405f64:	6c756e28 0000296c                       (null)..

00405f6c <blanks.7217>:
  405f6c:	20202020 20202020 20202020 20202020                     

00405f7c <zeroes.7218>:
  405f7c:	30303030 30303030 30303030 30303030     0000000000000000
  405f8c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00405f9c <_ctype_>:
  405f9c:	20202000 20202020 28282020 20282828     .         ((((( 
  405fac:	20202020 20202020 20202020 20202020                     
  405fbc:	10108820 10101010 10101010 10101010      ...............
  405fcc:	04040410 04040404 10040404 10101010     ................
  405fdc:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405fec:	01010101 01010101 01010101 10101010     ................
  405ffc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40600c:	02020202 02020202 02020202 10101010     ................
  40601c:	00000020 00000000 00000000 00000000      ...............
	...

004060a0 <_init>:
  4060a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4060a2:	bf00      	nop
  4060a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4060a6:	bc08      	pop	{r3}
  4060a8:	469e      	mov	lr, r3
  4060aa:	4770      	bx	lr

004060ac <__init_array_start>:
  4060ac:	00404139 	.word	0x00404139

004060b0 <__frame_dummy_init_array_entry>:
  4060b0:	00400165                                e.@.

004060b4 <_fini>:
  4060b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4060b6:	bf00      	nop
  4060b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4060ba:	bc08      	pop	{r3}
  4060bc:	469e      	mov	lr, r3
  4060be:	4770      	bx	lr

004060c0 <__fini_array_start>:
  4060c0:	00400141 	.word	0x00400141
