vendor_name = ModelSim
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/SUB.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/STB.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/STA.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/ROR.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/ROL.vwf
source_file = 1, PC<PC+4.vwf
source_file = 1, PC<IR[15..0].vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/ORI.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/LUI.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/LDB.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/JMP.vwf
source_file = 1, IR<M[INST].vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/INCA.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/DECA.vwf
source_file = 1, CLRZ.vwf
source_file = 1, CLRC.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/CLRB.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/CLRA.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/ANDI.vwf
source_file = 1, AND.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/ADDI.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/ADD.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Data_Path.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/data_mem.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Lab2/PC/register32.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Lab2/PC/pc.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Lab2/PC/mux2to1.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Lab2/PC/add.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Lab3/fulladd.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Lab3/ALU.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Lab3/adder32.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Lab3/adder16.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/Lab3/adder4.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/LZE.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/UZE.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/RED.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/mux4to1.vhd
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/template.vwf
source_file = 1, LDAI.vwf
source_file = 1, LDBI.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/LDA.vwf
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/db/Lab4b.cbx.xml
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /usr/local/Quartus14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/student1/jsivalog/Desktop/COE608/Lab4b/db/altsyncram_hie1.tdf
design_name = data_path
instance = comp, \Out_A[0]~output , Out_A[0]~output, data_path, 1
instance = comp, \Out_A[1]~output , Out_A[1]~output, data_path, 1
instance = comp, \Out_A[2]~output , Out_A[2]~output, data_path, 1
instance = comp, \Out_A[3]~output , Out_A[3]~output, data_path, 1
instance = comp, \Out_A[4]~output , Out_A[4]~output, data_path, 1
instance = comp, \Out_A[5]~output , Out_A[5]~output, data_path, 1
instance = comp, \Out_A[6]~output , Out_A[6]~output, data_path, 1
instance = comp, \Out_A[7]~output , Out_A[7]~output, data_path, 1
instance = comp, \Out_A[8]~output , Out_A[8]~output, data_path, 1
instance = comp, \Out_A[9]~output , Out_A[9]~output, data_path, 1
instance = comp, \Out_A[10]~output , Out_A[10]~output, data_path, 1
instance = comp, \Out_A[11]~output , Out_A[11]~output, data_path, 1
instance = comp, \Out_A[12]~output , Out_A[12]~output, data_path, 1
instance = comp, \Out_A[13]~output , Out_A[13]~output, data_path, 1
instance = comp, \Out_A[14]~output , Out_A[14]~output, data_path, 1
instance = comp, \Out_A[15]~output , Out_A[15]~output, data_path, 1
instance = comp, \Out_A[16]~output , Out_A[16]~output, data_path, 1
instance = comp, \Out_A[17]~output , Out_A[17]~output, data_path, 1
instance = comp, \Out_A[18]~output , Out_A[18]~output, data_path, 1
instance = comp, \Out_A[19]~output , Out_A[19]~output, data_path, 1
instance = comp, \Out_A[20]~output , Out_A[20]~output, data_path, 1
instance = comp, \Out_A[21]~output , Out_A[21]~output, data_path, 1
instance = comp, \Out_A[22]~output , Out_A[22]~output, data_path, 1
instance = comp, \Out_A[23]~output , Out_A[23]~output, data_path, 1
instance = comp, \Out_A[24]~output , Out_A[24]~output, data_path, 1
instance = comp, \Out_A[25]~output , Out_A[25]~output, data_path, 1
instance = comp, \Out_A[26]~output , Out_A[26]~output, data_path, 1
instance = comp, \Out_A[27]~output , Out_A[27]~output, data_path, 1
instance = comp, \Out_A[28]~output , Out_A[28]~output, data_path, 1
instance = comp, \Out_A[29]~output , Out_A[29]~output, data_path, 1
instance = comp, \Out_A[30]~output , Out_A[30]~output, data_path, 1
instance = comp, \Out_A[31]~output , Out_A[31]~output, data_path, 1
instance = comp, \Out_B[0]~output , Out_B[0]~output, data_path, 1
instance = comp, \Out_B[1]~output , Out_B[1]~output, data_path, 1
instance = comp, \Out_B[2]~output , Out_B[2]~output, data_path, 1
instance = comp, \Out_B[3]~output , Out_B[3]~output, data_path, 1
instance = comp, \Out_B[4]~output , Out_B[4]~output, data_path, 1
instance = comp, \Out_B[5]~output , Out_B[5]~output, data_path, 1
instance = comp, \Out_B[6]~output , Out_B[6]~output, data_path, 1
instance = comp, \Out_B[7]~output , Out_B[7]~output, data_path, 1
instance = comp, \Out_B[8]~output , Out_B[8]~output, data_path, 1
instance = comp, \Out_B[9]~output , Out_B[9]~output, data_path, 1
instance = comp, \Out_B[10]~output , Out_B[10]~output, data_path, 1
instance = comp, \Out_B[11]~output , Out_B[11]~output, data_path, 1
instance = comp, \Out_B[12]~output , Out_B[12]~output, data_path, 1
instance = comp, \Out_B[13]~output , Out_B[13]~output, data_path, 1
instance = comp, \Out_B[14]~output , Out_B[14]~output, data_path, 1
instance = comp, \Out_B[15]~output , Out_B[15]~output, data_path, 1
instance = comp, \Out_B[16]~output , Out_B[16]~output, data_path, 1
instance = comp, \Out_B[17]~output , Out_B[17]~output, data_path, 1
instance = comp, \Out_B[18]~output , Out_B[18]~output, data_path, 1
instance = comp, \Out_B[19]~output , Out_B[19]~output, data_path, 1
instance = comp, \Out_B[20]~output , Out_B[20]~output, data_path, 1
instance = comp, \Out_B[21]~output , Out_B[21]~output, data_path, 1
instance = comp, \Out_B[22]~output , Out_B[22]~output, data_path, 1
instance = comp, \Out_B[23]~output , Out_B[23]~output, data_path, 1
instance = comp, \Out_B[24]~output , Out_B[24]~output, data_path, 1
instance = comp, \Out_B[25]~output , Out_B[25]~output, data_path, 1
instance = comp, \Out_B[26]~output , Out_B[26]~output, data_path, 1
instance = comp, \Out_B[27]~output , Out_B[27]~output, data_path, 1
instance = comp, \Out_B[28]~output , Out_B[28]~output, data_path, 1
instance = comp, \Out_B[29]~output , Out_B[29]~output, data_path, 1
instance = comp, \Out_B[30]~output , Out_B[30]~output, data_path, 1
instance = comp, \Out_B[31]~output , Out_B[31]~output, data_path, 1
instance = comp, \Out_C~output , Out_C~output, data_path, 1
instance = comp, \Out_Z~output , Out_Z~output, data_path, 1
instance = comp, \Out_PC[0]~output , Out_PC[0]~output, data_path, 1
instance = comp, \Out_PC[1]~output , Out_PC[1]~output, data_path, 1
instance = comp, \Out_PC[2]~output , Out_PC[2]~output, data_path, 1
instance = comp, \Out_PC[3]~output , Out_PC[3]~output, data_path, 1
instance = comp, \Out_PC[4]~output , Out_PC[4]~output, data_path, 1
instance = comp, \Out_PC[5]~output , Out_PC[5]~output, data_path, 1
instance = comp, \Out_PC[6]~output , Out_PC[6]~output, data_path, 1
instance = comp, \Out_PC[7]~output , Out_PC[7]~output, data_path, 1
instance = comp, \Out_PC[8]~output , Out_PC[8]~output, data_path, 1
instance = comp, \Out_PC[9]~output , Out_PC[9]~output, data_path, 1
instance = comp, \Out_PC[10]~output , Out_PC[10]~output, data_path, 1
instance = comp, \Out_PC[11]~output , Out_PC[11]~output, data_path, 1
instance = comp, \Out_PC[12]~output , Out_PC[12]~output, data_path, 1
instance = comp, \Out_PC[13]~output , Out_PC[13]~output, data_path, 1
instance = comp, \Out_PC[14]~output , Out_PC[14]~output, data_path, 1
instance = comp, \Out_PC[15]~output , Out_PC[15]~output, data_path, 1
instance = comp, \Out_PC[16]~output , Out_PC[16]~output, data_path, 1
instance = comp, \Out_PC[17]~output , Out_PC[17]~output, data_path, 1
instance = comp, \Out_PC[18]~output , Out_PC[18]~output, data_path, 1
instance = comp, \Out_PC[19]~output , Out_PC[19]~output, data_path, 1
instance = comp, \Out_PC[20]~output , Out_PC[20]~output, data_path, 1
instance = comp, \Out_PC[21]~output , Out_PC[21]~output, data_path, 1
instance = comp, \Out_PC[22]~output , Out_PC[22]~output, data_path, 1
instance = comp, \Out_PC[23]~output , Out_PC[23]~output, data_path, 1
instance = comp, \Out_PC[24]~output , Out_PC[24]~output, data_path, 1
instance = comp, \Out_PC[25]~output , Out_PC[25]~output, data_path, 1
instance = comp, \Out_PC[26]~output , Out_PC[26]~output, data_path, 1
instance = comp, \Out_PC[27]~output , Out_PC[27]~output, data_path, 1
instance = comp, \Out_PC[28]~output , Out_PC[28]~output, data_path, 1
instance = comp, \Out_PC[29]~output , Out_PC[29]~output, data_path, 1
instance = comp, \Out_PC[30]~output , Out_PC[30]~output, data_path, 1
instance = comp, \Out_PC[31]~output , Out_PC[31]~output, data_path, 1
instance = comp, \Out_IR[0]~output , Out_IR[0]~output, data_path, 1
instance = comp, \Out_IR[1]~output , Out_IR[1]~output, data_path, 1
instance = comp, \Out_IR[2]~output , Out_IR[2]~output, data_path, 1
instance = comp, \Out_IR[3]~output , Out_IR[3]~output, data_path, 1
instance = comp, \Out_IR[4]~output , Out_IR[4]~output, data_path, 1
instance = comp, \Out_IR[5]~output , Out_IR[5]~output, data_path, 1
instance = comp, \Out_IR[6]~output , Out_IR[6]~output, data_path, 1
instance = comp, \Out_IR[7]~output , Out_IR[7]~output, data_path, 1
instance = comp, \Out_IR[8]~output , Out_IR[8]~output, data_path, 1
instance = comp, \Out_IR[9]~output , Out_IR[9]~output, data_path, 1
instance = comp, \Out_IR[10]~output , Out_IR[10]~output, data_path, 1
instance = comp, \Out_IR[11]~output , Out_IR[11]~output, data_path, 1
instance = comp, \Out_IR[12]~output , Out_IR[12]~output, data_path, 1
instance = comp, \Out_IR[13]~output , Out_IR[13]~output, data_path, 1
instance = comp, \Out_IR[14]~output , Out_IR[14]~output, data_path, 1
instance = comp, \Out_IR[15]~output , Out_IR[15]~output, data_path, 1
instance = comp, \Out_IR[16]~output , Out_IR[16]~output, data_path, 1
instance = comp, \Out_IR[17]~output , Out_IR[17]~output, data_path, 1
instance = comp, \Out_IR[18]~output , Out_IR[18]~output, data_path, 1
instance = comp, \Out_IR[19]~output , Out_IR[19]~output, data_path, 1
instance = comp, \Out_IR[20]~output , Out_IR[20]~output, data_path, 1
instance = comp, \Out_IR[21]~output , Out_IR[21]~output, data_path, 1
instance = comp, \Out_IR[22]~output , Out_IR[22]~output, data_path, 1
instance = comp, \Out_IR[23]~output , Out_IR[23]~output, data_path, 1
instance = comp, \Out_IR[24]~output , Out_IR[24]~output, data_path, 1
instance = comp, \Out_IR[25]~output , Out_IR[25]~output, data_path, 1
instance = comp, \Out_IR[26]~output , Out_IR[26]~output, data_path, 1
instance = comp, \Out_IR[27]~output , Out_IR[27]~output, data_path, 1
instance = comp, \Out_IR[28]~output , Out_IR[28]~output, data_path, 1
instance = comp, \Out_IR[29]~output , Out_IR[29]~output, data_path, 1
instance = comp, \Out_IR[30]~output , Out_IR[30]~output, data_path, 1
instance = comp, \Out_IR[31]~output , Out_IR[31]~output, data_path, 1
instance = comp, \ADDR_OUT[0]~output , ADDR_OUT[0]~output, data_path, 1
instance = comp, \ADDR_OUT[1]~output , ADDR_OUT[1]~output, data_path, 1
instance = comp, \ADDR_OUT[2]~output , ADDR_OUT[2]~output, data_path, 1
instance = comp, \ADDR_OUT[3]~output , ADDR_OUT[3]~output, data_path, 1
instance = comp, \ADDR_OUT[4]~output , ADDR_OUT[4]~output, data_path, 1
instance = comp, \ADDR_OUT[5]~output , ADDR_OUT[5]~output, data_path, 1
instance = comp, \ADDR_OUT[6]~output , ADDR_OUT[6]~output, data_path, 1
instance = comp, \ADDR_OUT[7]~output , ADDR_OUT[7]~output, data_path, 1
instance = comp, \ADDR_OUT[8]~output , ADDR_OUT[8]~output, data_path, 1
instance = comp, \ADDR_OUT[9]~output , ADDR_OUT[9]~output, data_path, 1
instance = comp, \ADDR_OUT[10]~output , ADDR_OUT[10]~output, data_path, 1
instance = comp, \ADDR_OUT[11]~output , ADDR_OUT[11]~output, data_path, 1
instance = comp, \ADDR_OUT[12]~output , ADDR_OUT[12]~output, data_path, 1
instance = comp, \ADDR_OUT[13]~output , ADDR_OUT[13]~output, data_path, 1
instance = comp, \ADDR_OUT[14]~output , ADDR_OUT[14]~output, data_path, 1
instance = comp, \ADDR_OUT[15]~output , ADDR_OUT[15]~output, data_path, 1
instance = comp, \ADDR_OUT[16]~output , ADDR_OUT[16]~output, data_path, 1
instance = comp, \ADDR_OUT[17]~output , ADDR_OUT[17]~output, data_path, 1
instance = comp, \ADDR_OUT[18]~output , ADDR_OUT[18]~output, data_path, 1
instance = comp, \ADDR_OUT[19]~output , ADDR_OUT[19]~output, data_path, 1
instance = comp, \ADDR_OUT[20]~output , ADDR_OUT[20]~output, data_path, 1
instance = comp, \ADDR_OUT[21]~output , ADDR_OUT[21]~output, data_path, 1
instance = comp, \ADDR_OUT[22]~output , ADDR_OUT[22]~output, data_path, 1
instance = comp, \ADDR_OUT[23]~output , ADDR_OUT[23]~output, data_path, 1
instance = comp, \ADDR_OUT[24]~output , ADDR_OUT[24]~output, data_path, 1
instance = comp, \ADDR_OUT[25]~output , ADDR_OUT[25]~output, data_path, 1
instance = comp, \ADDR_OUT[26]~output , ADDR_OUT[26]~output, data_path, 1
instance = comp, \ADDR_OUT[27]~output , ADDR_OUT[27]~output, data_path, 1
instance = comp, \ADDR_OUT[28]~output , ADDR_OUT[28]~output, data_path, 1
instance = comp, \ADDR_OUT[29]~output , ADDR_OUT[29]~output, data_path, 1
instance = comp, \ADDR_OUT[30]~output , ADDR_OUT[30]~output, data_path, 1
instance = comp, \ADDR_OUT[31]~output , ADDR_OUT[31]~output, data_path, 1
instance = comp, \DATA_BUS[0]~output , DATA_BUS[0]~output, data_path, 1
instance = comp, \DATA_BUS[1]~output , DATA_BUS[1]~output, data_path, 1
instance = comp, \DATA_BUS[2]~output , DATA_BUS[2]~output, data_path, 1
instance = comp, \DATA_BUS[3]~output , DATA_BUS[3]~output, data_path, 1
instance = comp, \DATA_BUS[4]~output , DATA_BUS[4]~output, data_path, 1
instance = comp, \DATA_BUS[5]~output , DATA_BUS[5]~output, data_path, 1
instance = comp, \DATA_BUS[6]~output , DATA_BUS[6]~output, data_path, 1
instance = comp, \DATA_BUS[7]~output , DATA_BUS[7]~output, data_path, 1
instance = comp, \DATA_BUS[8]~output , DATA_BUS[8]~output, data_path, 1
instance = comp, \DATA_BUS[9]~output , DATA_BUS[9]~output, data_path, 1
instance = comp, \DATA_BUS[10]~output , DATA_BUS[10]~output, data_path, 1
instance = comp, \DATA_BUS[11]~output , DATA_BUS[11]~output, data_path, 1
instance = comp, \DATA_BUS[12]~output , DATA_BUS[12]~output, data_path, 1
instance = comp, \DATA_BUS[13]~output , DATA_BUS[13]~output, data_path, 1
instance = comp, \DATA_BUS[14]~output , DATA_BUS[14]~output, data_path, 1
instance = comp, \DATA_BUS[15]~output , DATA_BUS[15]~output, data_path, 1
instance = comp, \DATA_BUS[16]~output , DATA_BUS[16]~output, data_path, 1
instance = comp, \DATA_BUS[17]~output , DATA_BUS[17]~output, data_path, 1
instance = comp, \DATA_BUS[18]~output , DATA_BUS[18]~output, data_path, 1
instance = comp, \DATA_BUS[19]~output , DATA_BUS[19]~output, data_path, 1
instance = comp, \DATA_BUS[20]~output , DATA_BUS[20]~output, data_path, 1
instance = comp, \DATA_BUS[21]~output , DATA_BUS[21]~output, data_path, 1
instance = comp, \DATA_BUS[22]~output , DATA_BUS[22]~output, data_path, 1
instance = comp, \DATA_BUS[23]~output , DATA_BUS[23]~output, data_path, 1
instance = comp, \DATA_BUS[24]~output , DATA_BUS[24]~output, data_path, 1
instance = comp, \DATA_BUS[25]~output , DATA_BUS[25]~output, data_path, 1
instance = comp, \DATA_BUS[26]~output , DATA_BUS[26]~output, data_path, 1
instance = comp, \DATA_BUS[27]~output , DATA_BUS[27]~output, data_path, 1
instance = comp, \DATA_BUS[28]~output , DATA_BUS[28]~output, data_path, 1
instance = comp, \DATA_BUS[29]~output , DATA_BUS[29]~output, data_path, 1
instance = comp, \DATA_BUS[30]~output , DATA_BUS[30]~output, data_path, 1
instance = comp, \DATA_BUS[31]~output , DATA_BUS[31]~output, data_path, 1
instance = comp, \MEM_OUT[0]~output , MEM_OUT[0]~output, data_path, 1
instance = comp, \MEM_OUT[1]~output , MEM_OUT[1]~output, data_path, 1
instance = comp, \MEM_OUT[2]~output , MEM_OUT[2]~output, data_path, 1
instance = comp, \MEM_OUT[3]~output , MEM_OUT[3]~output, data_path, 1
instance = comp, \MEM_OUT[4]~output , MEM_OUT[4]~output, data_path, 1
instance = comp, \MEM_OUT[5]~output , MEM_OUT[5]~output, data_path, 1
instance = comp, \MEM_OUT[6]~output , MEM_OUT[6]~output, data_path, 1
instance = comp, \MEM_OUT[7]~output , MEM_OUT[7]~output, data_path, 1
instance = comp, \MEM_OUT[8]~output , MEM_OUT[8]~output, data_path, 1
instance = comp, \MEM_OUT[9]~output , MEM_OUT[9]~output, data_path, 1
instance = comp, \MEM_OUT[10]~output , MEM_OUT[10]~output, data_path, 1
instance = comp, \MEM_OUT[11]~output , MEM_OUT[11]~output, data_path, 1
instance = comp, \MEM_OUT[12]~output , MEM_OUT[12]~output, data_path, 1
instance = comp, \MEM_OUT[13]~output , MEM_OUT[13]~output, data_path, 1
instance = comp, \MEM_OUT[14]~output , MEM_OUT[14]~output, data_path, 1
instance = comp, \MEM_OUT[15]~output , MEM_OUT[15]~output, data_path, 1
instance = comp, \MEM_OUT[16]~output , MEM_OUT[16]~output, data_path, 1
instance = comp, \MEM_OUT[17]~output , MEM_OUT[17]~output, data_path, 1
instance = comp, \MEM_OUT[18]~output , MEM_OUT[18]~output, data_path, 1
instance = comp, \MEM_OUT[19]~output , MEM_OUT[19]~output, data_path, 1
instance = comp, \MEM_OUT[20]~output , MEM_OUT[20]~output, data_path, 1
instance = comp, \MEM_OUT[21]~output , MEM_OUT[21]~output, data_path, 1
instance = comp, \MEM_OUT[22]~output , MEM_OUT[22]~output, data_path, 1
instance = comp, \MEM_OUT[23]~output , MEM_OUT[23]~output, data_path, 1
instance = comp, \MEM_OUT[24]~output , MEM_OUT[24]~output, data_path, 1
instance = comp, \MEM_OUT[25]~output , MEM_OUT[25]~output, data_path, 1
instance = comp, \MEM_OUT[26]~output , MEM_OUT[26]~output, data_path, 1
instance = comp, \MEM_OUT[27]~output , MEM_OUT[27]~output, data_path, 1
instance = comp, \MEM_OUT[28]~output , MEM_OUT[28]~output, data_path, 1
instance = comp, \MEM_OUT[29]~output , MEM_OUT[29]~output, data_path, 1
instance = comp, \MEM_OUT[30]~output , MEM_OUT[30]~output, data_path, 1
instance = comp, \MEM_OUT[31]~output , MEM_OUT[31]~output, data_path, 1
instance = comp, \MEM_IN[0]~output , MEM_IN[0]~output, data_path, 1
instance = comp, \MEM_IN[1]~output , MEM_IN[1]~output, data_path, 1
instance = comp, \MEM_IN[2]~output , MEM_IN[2]~output, data_path, 1
instance = comp, \MEM_IN[3]~output , MEM_IN[3]~output, data_path, 1
instance = comp, \MEM_IN[4]~output , MEM_IN[4]~output, data_path, 1
instance = comp, \MEM_IN[5]~output , MEM_IN[5]~output, data_path, 1
instance = comp, \MEM_IN[6]~output , MEM_IN[6]~output, data_path, 1
instance = comp, \MEM_IN[7]~output , MEM_IN[7]~output, data_path, 1
instance = comp, \MEM_IN[8]~output , MEM_IN[8]~output, data_path, 1
instance = comp, \MEM_IN[9]~output , MEM_IN[9]~output, data_path, 1
instance = comp, \MEM_IN[10]~output , MEM_IN[10]~output, data_path, 1
instance = comp, \MEM_IN[11]~output , MEM_IN[11]~output, data_path, 1
instance = comp, \MEM_IN[12]~output , MEM_IN[12]~output, data_path, 1
instance = comp, \MEM_IN[13]~output , MEM_IN[13]~output, data_path, 1
instance = comp, \MEM_IN[14]~output , MEM_IN[14]~output, data_path, 1
instance = comp, \MEM_IN[15]~output , MEM_IN[15]~output, data_path, 1
instance = comp, \MEM_IN[16]~output , MEM_IN[16]~output, data_path, 1
instance = comp, \MEM_IN[17]~output , MEM_IN[17]~output, data_path, 1
instance = comp, \MEM_IN[18]~output , MEM_IN[18]~output, data_path, 1
instance = comp, \MEM_IN[19]~output , MEM_IN[19]~output, data_path, 1
instance = comp, \MEM_IN[20]~output , MEM_IN[20]~output, data_path, 1
instance = comp, \MEM_IN[21]~output , MEM_IN[21]~output, data_path, 1
instance = comp, \MEM_IN[22]~output , MEM_IN[22]~output, data_path, 1
instance = comp, \MEM_IN[23]~output , MEM_IN[23]~output, data_path, 1
instance = comp, \MEM_IN[24]~output , MEM_IN[24]~output, data_path, 1
instance = comp, \MEM_IN[25]~output , MEM_IN[25]~output, data_path, 1
instance = comp, \MEM_IN[26]~output , MEM_IN[26]~output, data_path, 1
instance = comp, \MEM_IN[27]~output , MEM_IN[27]~output, data_path, 1
instance = comp, \MEM_IN[28]~output , MEM_IN[28]~output, data_path, 1
instance = comp, \MEM_IN[29]~output , MEM_IN[29]~output, data_path, 1
instance = comp, \MEM_IN[30]~output , MEM_IN[30]~output, data_path, 1
instance = comp, \MEM_IN[31]~output , MEM_IN[31]~output, data_path, 1
instance = comp, \MEM_ADDR[0]~output , MEM_ADDR[0]~output, data_path, 1
instance = comp, \MEM_ADDR[1]~output , MEM_ADDR[1]~output, data_path, 1
instance = comp, \MEM_ADDR[2]~output , MEM_ADDR[2]~output, data_path, 1
instance = comp, \MEM_ADDR[3]~output , MEM_ADDR[3]~output, data_path, 1
instance = comp, \MEM_ADDR[4]~output , MEM_ADDR[4]~output, data_path, 1
instance = comp, \MEM_ADDR[5]~output , MEM_ADDR[5]~output, data_path, 1
instance = comp, \MEM_ADDR[6]~output , MEM_ADDR[6]~output, data_path, 1
instance = comp, \MEM_ADDR[7]~output , MEM_ADDR[7]~output, data_path, 1
instance = comp, \Clk~input , Clk~input, data_path, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, data_path, 1
instance = comp, \A_MUX~input , A_MUX~input, data_path, 1
instance = comp, \DATA_MUX[0]~input , DATA_MUX[0]~input, data_path, 1
instance = comp, \DATA_MUX[1]~input , DATA_MUX[1]~input, data_path, 1
instance = comp, \DATA_MUX0|Mux31~2 , DATA_MUX0|Mux31~2, data_path, 1
instance = comp, \ALU_Op[1]~input , ALU_Op[1]~input, data_path, 1
instance = comp, \IM_MUX1~input , IM_MUX1~input, data_path, 1
instance = comp, \IM_MUX1a|f[0]~0 , IM_MUX1a|f[0]~0, data_path, 1
instance = comp, \ALU_Op[2]~input , ALU_Op[2]~input, data_path, 1
instance = comp, \IM_MUX2[0]~input , IM_MUX2[0]~input, data_path, 1
instance = comp, \IM_MUX2[1]~input , IM_MUX2[1]~input, data_path, 1
instance = comp, \B_MUX~input , B_MUX~input, data_path, 1
instance = comp, \ClrIR~input , ClrIR~input, data_path, 1
instance = comp, \ClrIR~inputclkctrl , ClrIR~inputclkctrl, data_path, 1
instance = comp, \Ld_IR~input , Ld_IR~input, data_path, 1
instance = comp, \IR|Q[0] , IR|Q[0], data_path, 1
instance = comp, \B_Mux0|f[0]~24 , B_Mux0|f[0]~24, data_path, 1
instance = comp, \Clr_B~input , Clr_B~input, data_path, 1
instance = comp, \Clr_B~inputclkctrl , Clr_B~inputclkctrl, data_path, 1
instance = comp, \Ld_B~input , Ld_B~input, data_path, 1
instance = comp, \Reg_B|Q[0] , Reg_B|Q[0], data_path, 1
instance = comp, \DATA_MUX0|Mux31~3 , DATA_MUX0|Mux31~3, data_path, 1
instance = comp, \DATA_MUX0|Mux31~4 , DATA_MUX0|Mux31~4, data_path, 1
instance = comp, \ALU_Op[0]~input , ALU_Op[0]~input, data_path, 1
instance = comp, \DATA_MUX0|Mux7~3 , DATA_MUX0|Mux7~3, data_path, 1
instance = comp, \DATA_IN[1]~input , DATA_IN[1]~input, data_path, 1
instance = comp, \DATA_MUX0|Mux7~2 , DATA_MUX0|Mux7~2, data_path, 1
instance = comp, \IM_MUX1a|f[1]~1 , IM_MUX1a|f[1]~1, data_path, 1
instance = comp, \mClk~input , mClk~input, data_path, 1
instance = comp, \mClk~inputclkctrl , mClk~inputclkctrl, data_path, 1
instance = comp, \EN~input , EN~input, data_path, 1
instance = comp, \WEN~input , WEN~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~74 , Data_Mem0|DATAMEM~74, data_path, 1
instance = comp, \REG_MUX~input , REG_MUX~input, data_path, 1
instance = comp, \Reg_Mux0|f[0]~0 , Reg_Mux0|f[0]~0, data_path, 1
instance = comp, \DATA_IN[3]~input , DATA_IN[3]~input, data_path, 1
instance = comp, \B_Mux0|f[4]~30 , B_Mux0|f[4]~30, data_path, 1
instance = comp, \Reg_B|Q[4] , Reg_B|Q[4], data_path, 1
instance = comp, \IM_MUX2a|Mux27~0 , IM_MUX2a|Mux27~0, data_path, 1
instance = comp, \A_Mux0|f[3]~29 , A_Mux0|f[3]~29, data_path, 1
instance = comp, \Clr_A~input , Clr_A~input, data_path, 1
instance = comp, \Clr_A~inputclkctrl , Clr_A~inputclkctrl, data_path, 1
instance = comp, \Ld_A~input , Ld_A~input, data_path, 1
instance = comp, \Reg_A|Q[3] , Reg_A|Q[3], data_path, 1
instance = comp, \ALU0|sub0|stage0|stage0|stage3|Cout~0 , ALU0|sub0|stage0|stage0|stage3|Cout~0, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage1|stage0|s , ALU0|sub0|stage0|stage1|stage0|s, data_path, 1
instance = comp, \Data_Mem0|data_out[2]~0 , Data_Mem0|data_out[2]~0, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~41feeder , Data_Mem0|DATAMEM~41feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~41 , Data_Mem0|DATAMEM~41, data_path, 1
instance = comp, \DATA_IN[8]~input , DATA_IN[8]~input, data_path, 1
instance = comp, \DATA_IN[9]~input , DATA_IN[9]~input, data_path, 1
instance = comp, \B_Mux0|f[9]~35 , B_Mux0|f[9]~35, data_path, 1
instance = comp, \Reg_B|Q[9] , Reg_B|Q[9], data_path, 1
instance = comp, \DATA_MUX0|Mux22~4 , DATA_MUX0|Mux22~4, data_path, 1
instance = comp, \DATA_IN[10]~input , DATA_IN[10]~input, data_path, 1
instance = comp, \B_Mux0|f[7]~33 , B_Mux0|f[7]~33, data_path, 1
instance = comp, \Reg_B|Q[7] , Reg_B|Q[7], data_path, 1
instance = comp, \IM_MUX2a|Mux24~0 , IM_MUX2a|Mux24~0, data_path, 1
instance = comp, \ALU0|add0|stage0|stage0|stage3|Cout~0 , ALU0|add0|stage0|stage0|stage3|Cout~0, data_path, 1
instance = comp, \ALU0|add0|stage0|stage1|stage3|Cout~0 , ALU0|add0|stage0|stage1|stage3|Cout~0, data_path, 1
instance = comp, \DATA_MUX0|Mux21~7 , DATA_MUX0|Mux21~7, data_path, 1
instance = comp, \B_Mux0|f[11]~37 , B_Mux0|f[11]~37, data_path, 1
instance = comp, \Reg_B|Q[11] , Reg_B|Q[11], data_path, 1
instance = comp, \IM_MUX2a|Mux20~0 , IM_MUX2a|Mux20~0, data_path, 1
instance = comp, \DATA_MUX0|Mux20~10 , DATA_MUX0|Mux20~10, data_path, 1
instance = comp, \DATA_MUX0|Mux20~4 , DATA_MUX0|Mux20~4, data_path, 1
instance = comp, \DATA_MUX0|Mux20~5 , DATA_MUX0|Mux20~5, data_path, 1
instance = comp, \DATA_IN[12]~input , DATA_IN[12]~input, data_path, 1
instance = comp, \ALU0|add0|stage0|stage2|stage3|Cout~0 , ALU0|add0|stage0|stage2|stage3|Cout~0, data_path, 1
instance = comp, \DATA_MUX0|Mux19~7 , DATA_MUX0|Mux19~7, data_path, 1
instance = comp, \DATA_MUX0|Mux19~9 , DATA_MUX0|Mux19~9, data_path, 1
instance = comp, \DATA_MUX0|Mux19~10 , DATA_MUX0|Mux19~10, data_path, 1
instance = comp, \Reg_Mux0|f[1]~1 , Reg_Mux0|f[1]~1, data_path, 1
instance = comp, \Reg_Mux0|f[2]~2 , Reg_Mux0|f[2]~2, data_path, 1
instance = comp, \Reg_Mux0|f[3]~3 , Reg_Mux0|f[3]~3, data_path, 1
instance = comp, \Reg_Mux0|f[4]~4 , Reg_Mux0|f[4]~4, data_path, 1
instance = comp, \B_Mux0|f[5]~31 , B_Mux0|f[5]~31, data_path, 1
instance = comp, \Reg_B|Q[5] , Reg_B|Q[5], data_path, 1
instance = comp, \Reg_Mux0|f[5]~5 , Reg_Mux0|f[5]~5, data_path, 1
instance = comp, \B_Mux0|f[6]~32 , B_Mux0|f[6]~32, data_path, 1
instance = comp, \Reg_B|Q[6] , Reg_B|Q[6], data_path, 1
instance = comp, \DATA_IN[6]~input , DATA_IN[6]~input, data_path, 1
instance = comp, \IM_MUX2a|Mux25~0 , IM_MUX2a|Mux25~0, data_path, 1
instance = comp, \DATA_MUX0|Mux25~7 , DATA_MUX0|Mux25~7, data_path, 1
instance = comp, \DATA_MUX0|Mux25~9 , DATA_MUX0|Mux25~9, data_path, 1
instance = comp, \DATA_MUX0|Mux25~10 , DATA_MUX0|Mux25~10, data_path, 1
instance = comp, \Reg_Mux0|f[7]~7 , Reg_Mux0|f[7]~7, data_path, 1
instance = comp, \Reg_Mux0|f[8]~8 , Reg_Mux0|f[8]~8, data_path, 1
instance = comp, \Reg_Mux0|f[9]~9 , Reg_Mux0|f[9]~9, data_path, 1
instance = comp, \Reg_Mux0|f[10]~10 , Reg_Mux0|f[10]~10, data_path, 1
instance = comp, \Reg_Mux0|f[11]~11 , Reg_Mux0|f[11]~11, data_path, 1
instance = comp, \Reg_Mux0|f[12]~12 , Reg_Mux0|f[12]~12, data_path, 1
instance = comp, \DATA_MUX0|Mux18~20 , DATA_MUX0|Mux18~20, data_path, 1
instance = comp, \B_Mux0|f[13]~40 , B_Mux0|f[13]~40, data_path, 1
instance = comp, \Reg_B|Q[13] , Reg_B|Q[13], data_path, 1
instance = comp, \IM_MUX2a|Mux18~0 , IM_MUX2a|Mux18~0, data_path, 1
instance = comp, \DATA_MUX0|Mux18~12 , DATA_MUX0|Mux18~12, data_path, 1
instance = comp, \IM_MUX1a|f[13]~13 , IM_MUX1a|f[13]~13, data_path, 1
instance = comp, \DATA_MUX0|Mux18~16 , DATA_MUX0|Mux18~16, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage2|stage3|Cout~0 , ALU0|sub0|stage0|stage2|stage3|Cout~0, data_path, 1
instance = comp, \IM_MUX1a|f[14]~14 , IM_MUX1a|f[14]~14, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage2|stage3|Cout~1 , ALU0|sub0|stage0|stage2|stage3|Cout~1, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage2|stage3|Cout~2 , ALU0|sub0|stage0|stage2|stage3|Cout~2, data_path, 1
instance = comp, \DATA_MUX0|Mux17~11 , DATA_MUX0|Mux17~11, data_path, 1
instance = comp, \IR|Q[14]~feeder , IR|Q[14]~feeder, data_path, 1
instance = comp, \IR|Q[14] , IR|Q[14], data_path, 1
instance = comp, \B_Mux0|f[14]~41 , B_Mux0|f[14]~41, data_path, 1
instance = comp, \Reg_B|Q[14] , Reg_B|Q[14], data_path, 1
instance = comp, \IM_MUX2a|Mux17~0 , IM_MUX2a|Mux17~0, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage3|stage2|s , ALU0|sub0|stage0|stage3|stage2|s, data_path, 1
instance = comp, \B_Mux0|f[15]~42 , B_Mux0|f[15]~42, data_path, 1
instance = comp, \Reg_B|Q[15] , Reg_B|Q[15], data_path, 1
instance = comp, \IM_MUX2a|Mux16~0 , IM_MUX2a|Mux16~0, data_path, 1
instance = comp, \DATA_MUX0|Mux16~10 , DATA_MUX0|Mux16~10, data_path, 1
instance = comp, \DATA_MUX0|Mux16~4 , DATA_MUX0|Mux16~4, data_path, 1
instance = comp, \DATA_MUX0|Mux16~5 , DATA_MUX0|Mux16~5, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage3|stage3|s , ALU0|sub0|stage0|stage3|stage3|s, data_path, 1
instance = comp, \DATA_IN[16]~input , DATA_IN[16]~input, data_path, 1
instance = comp, \B_Mux0|f[19]~52 , B_Mux0|f[19]~52, data_path, 1
instance = comp, \Reg_B|Q[19] , Reg_B|Q[19], data_path, 1
instance = comp, \IM_MUX2a|Mux12~0 , IM_MUX2a|Mux12~0, data_path, 1
instance = comp, \DATA_MUX0|Mux12~7 , DATA_MUX0|Mux12~7, data_path, 1
instance = comp, \ALU0|add0|stage0|stage3|stage3|Cout~0 , ALU0|add0|stage0|stage3|stage3|Cout~0, data_path, 1
instance = comp, \DATA_MUX0|Mux12~8 , DATA_MUX0|Mux12~8, data_path, 1
instance = comp, \B_Mux0|f[25]~56 , B_Mux0|f[25]~56, data_path, 1
instance = comp, \Reg_B|Q[25] , Reg_B|Q[25], data_path, 1
instance = comp, \B_Mux0|f[23]~55 , B_Mux0|f[23]~55, data_path, 1
instance = comp, \Reg_B|Q[23] , Reg_B|Q[23], data_path, 1
instance = comp, \IM_MUX2a|Mux8~0 , IM_MUX2a|Mux8~0, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage3|stage3|Cout~0 , ALU0|sub0|stage0|stage3|stage3|Cout~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage0|stage3|Cout~0 , ALU0|sub0|stage1|stage0|stage3|Cout~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage1|stage3|Cout~0 , ALU0|sub0|stage1|stage1|stage3|Cout~0, data_path, 1
instance = comp, \DATA_MUX0|Mux6~5 , DATA_MUX0|Mux6~5, data_path, 1
instance = comp, \ALU0|add0|stage1|stage0|stage3|Cout~0 , ALU0|add0|stage1|stage0|stage3|Cout~0, data_path, 1
instance = comp, \ALU0|add0|stage1|stage1|stage3|Cout~0 , ALU0|add0|stage1|stage1|stage3|Cout~0, data_path, 1
instance = comp, \DATA_MUX0|Mux4~2 , DATA_MUX0|Mux4~2, data_path, 1
instance = comp, \DATA_MUX0|Mux4~3 , DATA_MUX0|Mux4~3, data_path, 1
instance = comp, \DATA_IN[27]~input , DATA_IN[27]~input, data_path, 1
instance = comp, \Reg_Mux0|f[14]~14 , Reg_Mux0|f[14]~14, data_path, 1
instance = comp, \Reg_Mux0|f[15]~15 , Reg_Mux0|f[15]~15, data_path, 1
instance = comp, \Reg_Mux0|f[16]~16 , Reg_Mux0|f[16]~16, data_path, 1
instance = comp, \B_Mux0|f[17]~51 , B_Mux0|f[17]~51, data_path, 1
instance = comp, \Reg_B|Q[17] , Reg_B|Q[17], data_path, 1
instance = comp, \Reg_Mux0|f[17]~17 , Reg_Mux0|f[17]~17, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~75 , Data_Mem0|DATAMEM~75, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~76 , Data_Mem0|DATAMEM~76, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~77 , Data_Mem0|DATAMEM~77, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~60 , Data_Mem0|DATAMEM~60, data_path, 1
instance = comp, \Reg_Mux0|f[19]~19 , Reg_Mux0|f[19]~19, data_path, 1
instance = comp, \B_Mux0|f[20]~53 , B_Mux0|f[20]~53, data_path, 1
instance = comp, \Reg_B|Q[20] , Reg_B|Q[20], data_path, 1
instance = comp, \Reg_Mux0|f[20]~20 , Reg_Mux0|f[20]~20, data_path, 1
instance = comp, \B_Mux0|f[21]~54 , B_Mux0|f[21]~54, data_path, 1
instance = comp, \Reg_B|Q[21] , Reg_B|Q[21], data_path, 1
instance = comp, \Reg_Mux0|f[21]~21 , Reg_Mux0|f[21]~21, data_path, 1
instance = comp, \Reg_Mux0|f[23]~23 , Reg_Mux0|f[23]~23, data_path, 1
instance = comp, \DATA_IN[24]~input , DATA_IN[24]~input, data_path, 1
instance = comp, \IM_MUX2a|Mux7~0 , IM_MUX2a|Mux7~0, data_path, 1
instance = comp, \DATA_MUX0|Mux7~4 , DATA_MUX0|Mux7~4, data_path, 1
instance = comp, \DATA_MUX0|Mux7~9 , DATA_MUX0|Mux7~9, data_path, 1
instance = comp, \DATA_MUX0|Mux7~10 , DATA_MUX0|Mux7~10, data_path, 1
instance = comp, \B_Mux0|f[24]~47 , B_Mux0|f[24]~47, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~66 , Data_Mem0|DATAMEM~66, data_path, 1
instance = comp, \Reg_Mux0|f[25]~25 , Reg_Mux0|f[25]~25, data_path, 1
instance = comp, \B_Mux0|f[26]~57 , B_Mux0|f[26]~57, data_path, 1
instance = comp, \Reg_B|Q[26] , Reg_B|Q[26], data_path, 1
instance = comp, \Reg_Mux0|f[26]~26 , Reg_Mux0|f[26]~26, data_path, 1
instance = comp, \Reg_Mux0|f[27]~27 , Reg_Mux0|f[27]~27, data_path, 1
instance = comp, \B_Mux0|f[28]~59 , B_Mux0|f[28]~59, data_path, 1
instance = comp, \Reg_B|Q[28] , Reg_B|Q[28], data_path, 1
instance = comp, \Reg_Mux0|f[28]~28 , Reg_Mux0|f[28]~28, data_path, 1
instance = comp, \A_Mux0|f[29]~63 , A_Mux0|f[29]~63, data_path, 1
instance = comp, \Reg_A|Q[29] , Reg_A|Q[29], data_path, 1
instance = comp, \IM_MUX1a|f[29]~29 , IM_MUX1a|f[29]~29, data_path, 1
instance = comp, \DATA_MUX0|Mux0~6 , DATA_MUX0|Mux0~6, data_path, 1
instance = comp, \DATA_MUX0|Mux0~9 , DATA_MUX0|Mux0~9, data_path, 1
instance = comp, \ALU0|result_s~11 , ALU0|result_s~11, data_path, 1
instance = comp, \DATA_MUX0|Mux0~2 , DATA_MUX0|Mux0~2, data_path, 1
instance = comp, \DATA_MUX0|Mux0~10 , DATA_MUX0|Mux0~10, data_path, 1
instance = comp, \DATA_IN[31]~input , DATA_IN[31]~input, data_path, 1
instance = comp, \Reg_Mux0|f[31]~31 , Reg_Mux0|f[31]~31, data_path, 1
instance = comp, \Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 , Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~73feeder , Data_Mem0|DATAMEM~73feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~73 , Data_Mem0|DATAMEM~73, data_path, 1
instance = comp, \Data_Mem0|data_out~32 , Data_Mem0|data_out~32, data_path, 1
instance = comp, \Data_Mem0|data_out[31] , Data_Mem0|data_out[31], data_path, 1
instance = comp, \DATA_MUX0|Mux0~8 , DATA_MUX0|Mux0~8, data_path, 1
instance = comp, \DATA_MUX0|Mux0~3 , DATA_MUX0|Mux0~3, data_path, 1
instance = comp, \B_Mux0|f[31]~49 , B_Mux0|f[31]~49, data_path, 1
instance = comp, \Reg_B|Q[31] , Reg_B|Q[31], data_path, 1
instance = comp, \IM_MUX2a|Mux0~0 , IM_MUX2a|Mux0~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage3|stage3|s~0 , ALU0|sub0|stage1|stage3|stage3|s~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage2|stage3|Cout~0 , ALU0|sub0|stage1|stage2|stage3|Cout~0, data_path, 1
instance = comp, \DATA_MUX0|Mux0~4 , DATA_MUX0|Mux0~4, data_path, 1
instance = comp, \DATA_MUX0|Mux0~5 , DATA_MUX0|Mux0~5, data_path, 1
instance = comp, \A_Mux0|f[31]~50 , A_Mux0|f[31]~50, data_path, 1
instance = comp, \Reg_A|Q[31] , Reg_A|Q[31], data_path, 1
instance = comp, \IM_MUX1a|f[31]~31 , IM_MUX1a|f[31]~31, data_path, 1
instance = comp, \DATA_MUX0|Mux1~5 , DATA_MUX0|Mux1~5, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage3|stage2|s~0 , ALU0|sub0|stage1|stage3|stage2|s~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage3|stage2|s , ALU0|sub0|stage1|stage3|stage2|s, data_path, 1
instance = comp, \DATA_MUX0|Mux1~6 , DATA_MUX0|Mux1~6, data_path, 1
instance = comp, \DATA_IN[30]~input , DATA_IN[30]~input, data_path, 1
instance = comp, \IM_MUX2a|Mux1~0 , IM_MUX2a|Mux1~0, data_path, 1
instance = comp, \ALU0|result_s~10 , ALU0|result_s~10, data_path, 1
instance = comp, \ALU0|add0|stage1|stage3|stage2|s , ALU0|add0|stage1|stage3|stage2|s, data_path, 1
instance = comp, \DATA_MUX0|Mux1~2 , DATA_MUX0|Mux1~2, data_path, 1
instance = comp, \DATA_MUX0|Mux1~3 , DATA_MUX0|Mux1~3, data_path, 1
instance = comp, \DATA_MUX0|Mux1~4 , DATA_MUX0|Mux1~4, data_path, 1
instance = comp, \DATA_MUX0|Mux1~7 , DATA_MUX0|Mux1~7, data_path, 1
instance = comp, \B_Mux0|f[30]~61 , B_Mux0|f[30]~61, data_path, 1
instance = comp, \Reg_B|Q[30] , Reg_B|Q[30], data_path, 1
instance = comp, \Reg_Mux0|f[30]~30 , Reg_Mux0|f[30]~30, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~72feeder , Data_Mem0|DATAMEM~72feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~72 , Data_Mem0|DATAMEM~72, data_path, 1
instance = comp, \Data_Mem0|data_out~31 , Data_Mem0|data_out~31, data_path, 1
instance = comp, \Data_Mem0|data_out[30] , Data_Mem0|data_out[30], data_path, 1
instance = comp, \A_Mux0|f[30]~48 , A_Mux0|f[30]~48, data_path, 1
instance = comp, \A_Mux0|f[30]~49 , A_Mux0|f[30]~49, data_path, 1
instance = comp, \Reg_A|Q[30] , Reg_A|Q[30], data_path, 1
instance = comp, \IM_MUX1a|f[30]~30 , IM_MUX1a|f[30]~30, data_path, 1
instance = comp, \DATA_MUX0|Mux2~5 , DATA_MUX0|Mux2~5, data_path, 1
instance = comp, \IM_MUX2a|Mux2~0 , IM_MUX2a|Mux2~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage3|stage1|s~0 , ALU0|sub0|stage1|stage3|stage1|s~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage3|stage1|s , ALU0|sub0|stage1|stage3|stage1|s, data_path, 1
instance = comp, \DATA_MUX0|Mux2~6 , DATA_MUX0|Mux2~6, data_path, 1
instance = comp, \ALU0|result_s~9 , ALU0|result_s~9, data_path, 1
instance = comp, \ALU0|add0|stage1|stage3|stage1|s , ALU0|add0|stage1|stage3|stage1|s, data_path, 1
instance = comp, \DATA_MUX0|Mux2~2 , DATA_MUX0|Mux2~2, data_path, 1
instance = comp, \DATA_MUX0|Mux2~3 , DATA_MUX0|Mux2~3, data_path, 1
instance = comp, \DATA_IN[29]~input , DATA_IN[29]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~71feeder , Data_Mem0|DATAMEM~71feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~71 , Data_Mem0|DATAMEM~71, data_path, 1
instance = comp, \Data_Mem0|data_out~30 , Data_Mem0|data_out~30, data_path, 1
instance = comp, \Data_Mem0|data_out[29] , Data_Mem0|data_out[29], data_path, 1
instance = comp, \DATA_MUX0|Mux2~4 , DATA_MUX0|Mux2~4, data_path, 1
instance = comp, \DATA_MUX0|Mux2~7 , DATA_MUX0|Mux2~7, data_path, 1
instance = comp, \B_Mux0|f[29]~60 , B_Mux0|f[29]~60, data_path, 1
instance = comp, \Reg_B|Q[29] , Reg_B|Q[29], data_path, 1
instance = comp, \Reg_Mux0|f[29]~29 , Reg_Mux0|f[29]~29, data_path, 1
instance = comp, \Data_Mem0|data_out~25 , Data_Mem0|data_out~25, data_path, 1
instance = comp, \Data_Mem0|data_out[24] , Data_Mem0|data_out[24], data_path, 1
instance = comp, \B_Mux0|f[24]~48 , B_Mux0|f[24]~48, data_path, 1
instance = comp, \Reg_B|Q[24] , Reg_B|Q[24], data_path, 1
instance = comp, \Reg_Mux0|f[24]~24 , Reg_Mux0|f[24]~24, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~64feeder , Data_Mem0|DATAMEM~64feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~64 , Data_Mem0|DATAMEM~64, data_path, 1
instance = comp, \Data_Mem0|data_out~23 , Data_Mem0|data_out~23, data_path, 1
instance = comp, \Data_Mem0|data_out[22] , Data_Mem0|data_out[22], data_path, 1
instance = comp, \DATA_IN[22]~input , DATA_IN[22]~input, data_path, 1
instance = comp, \IM_MUX2a|Mux9~0 , IM_MUX2a|Mux9~0, data_path, 1
instance = comp, \DATA_MUX0|Mux9~2 , DATA_MUX0|Mux9~2, data_path, 1
instance = comp, \DATA_MUX0|Mux9~7 , DATA_MUX0|Mux9~7, data_path, 1
instance = comp, \DATA_MUX0|Mux9~8 , DATA_MUX0|Mux9~8, data_path, 1
instance = comp, \B_Mux0|f[22]~45 , B_Mux0|f[22]~45, data_path, 1
instance = comp, \B_Mux0|f[22]~46 , B_Mux0|f[22]~46, data_path, 1
instance = comp, \Reg_B|Q[22] , Reg_B|Q[22], data_path, 1
instance = comp, \Reg_Mux0|f[22]~22 , Reg_Mux0|f[22]~22, data_path, 1
instance = comp, \Data_Mem0|data_out~19 , Data_Mem0|data_out~19, data_path, 1
instance = comp, \Data_Mem0|data_out[18] , Data_Mem0|data_out[18], data_path, 1
instance = comp, \DATA_IN[18]~input , DATA_IN[18]~input, data_path, 1
instance = comp, \IM_MUX2a|Mux13~0 , IM_MUX2a|Mux13~0, data_path, 1
instance = comp, \DATA_MUX0|Mux13~2 , DATA_MUX0|Mux13~2, data_path, 1
instance = comp, \DATA_MUX0|Mux13~7 , DATA_MUX0|Mux13~7, data_path, 1
instance = comp, \DATA_MUX0|Mux13~8 , DATA_MUX0|Mux13~8, data_path, 1
instance = comp, \B_Mux0|f[18]~43 , B_Mux0|f[18]~43, data_path, 1
instance = comp, \B_Mux0|f[18]~44 , B_Mux0|f[18]~44, data_path, 1
instance = comp, \Reg_B|Q[18] , Reg_B|Q[18], data_path, 1
instance = comp, \Reg_Mux0|f[18]~18 , Reg_Mux0|f[18]~18, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~69feeder , Data_Mem0|DATAMEM~69feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~69 , Data_Mem0|DATAMEM~69, data_path, 1
instance = comp, \Data_Mem0|data_out~28 , Data_Mem0|data_out~28, data_path, 1
instance = comp, \Data_Mem0|data_out[27] , Data_Mem0|data_out[27], data_path, 1
instance = comp, \DATA_MUX0|Mux4~4 , DATA_MUX0|Mux4~4, data_path, 1
instance = comp, \DATA_MUX0|Mux4~7 , DATA_MUX0|Mux4~7, data_path, 1
instance = comp, \B_Mux0|f[27]~58 , B_Mux0|f[27]~58, data_path, 1
instance = comp, \Reg_B|Q[27] , Reg_B|Q[27], data_path, 1
instance = comp, \IM_MUX2a|Mux4~0 , IM_MUX2a|Mux4~0, data_path, 1
instance = comp, \IM_MUX2a|Mux3~0 , IM_MUX2a|Mux3~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage3|stage0|s~0 , ALU0|sub0|stage1|stage3|stage0|s~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage3|stage0|s , ALU0|sub0|stage1|stage3|stage0|s, data_path, 1
instance = comp, \DATA_MUX0|Mux3~3 , DATA_MUX0|Mux3~3, data_path, 1
instance = comp, \DATA_MUX0|Mux3~4 , DATA_MUX0|Mux3~4, data_path, 1
instance = comp, \DATA_IN[28]~input , DATA_IN[28]~input, data_path, 1
instance = comp, \ALU0|result_s~8 , ALU0|result_s~8, data_path, 1
instance = comp, \ALU0|add0|stage1|stage3|stage0|s , ALU0|add0|stage1|stage3|stage0|s, data_path, 1
instance = comp, \DATA_MUX0|Mux3~0 , DATA_MUX0|Mux3~0, data_path, 1
instance = comp, \DATA_MUX0|Mux3~1 , DATA_MUX0|Mux3~1, data_path, 1
instance = comp, \DATA_MUX0|Mux3~2 , DATA_MUX0|Mux3~2, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~70feeder , Data_Mem0|DATAMEM~70feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~70 , Data_Mem0|DATAMEM~70, data_path, 1
instance = comp, \Data_Mem0|data_out~29 , Data_Mem0|data_out~29, data_path, 1
instance = comp, \Data_Mem0|data_out[28] , Data_Mem0|data_out[28], data_path, 1
instance = comp, \DATA_MUX0|Mux3~7 , DATA_MUX0|Mux3~7, data_path, 1
instance = comp, \A_Mux0|f[28]~62 , A_Mux0|f[28]~62, data_path, 1
instance = comp, \Reg_A|Q[28] , Reg_A|Q[28], data_path, 1
instance = comp, \IM_MUX1a|f[28]~28 , IM_MUX1a|f[28]~28, data_path, 1
instance = comp, \DATA_MUX0|Mux4~5 , DATA_MUX0|Mux4~5, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage2|stage3|s , ALU0|sub0|stage1|stage2|stage3|s, data_path, 1
instance = comp, \DATA_MUX0|Mux4~6 , DATA_MUX0|Mux4~6, data_path, 1
instance = comp, \A_Mux0|f[27]~47 , A_Mux0|f[27]~47, data_path, 1
instance = comp, \A_Mux0|f[27]~61 , A_Mux0|f[27]~61, data_path, 1
instance = comp, \Reg_A|Q[27] , Reg_A|Q[27], data_path, 1
instance = comp, \IM_MUX1a|f[27]~27 , IM_MUX1a|f[27]~27, data_path, 1
instance = comp, \DATA_MUX0|Mux5~3 , DATA_MUX0|Mux5~3, data_path, 1
instance = comp, \IM_MUX2a|Mux5~0 , IM_MUX2a|Mux5~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage2|stage2|s~0 , ALU0|sub0|stage1|stage2|stage2|s~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage2|stage2|s , ALU0|sub0|stage1|stage2|stage2|s, data_path, 1
instance = comp, \DATA_MUX0|Mux5~4 , DATA_MUX0|Mux5~4, data_path, 1
instance = comp, \DATA_IN[26]~input , DATA_IN[26]~input, data_path, 1
instance = comp, \ALU0|result_s~7 , ALU0|result_s~7, data_path, 1
instance = comp, \ALU0|add0|stage1|stage2|stage2|s , ALU0|add0|stage1|stage2|stage2|s, data_path, 1
instance = comp, \DATA_MUX0|Mux5~0 , DATA_MUX0|Mux5~0, data_path, 1
instance = comp, \DATA_MUX0|Mux5~1 , DATA_MUX0|Mux5~1, data_path, 1
instance = comp, \DATA_MUX0|Mux5~2 , DATA_MUX0|Mux5~2, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~68 , Data_Mem0|DATAMEM~68, data_path, 1
instance = comp, \Data_Mem0|data_out~27 , Data_Mem0|data_out~27, data_path, 1
instance = comp, \Data_Mem0|data_out[26] , Data_Mem0|data_out[26], data_path, 1
instance = comp, \DATA_MUX0|Mux5~7 , DATA_MUX0|Mux5~7, data_path, 1
instance = comp, \A_Mux0|f[26]~60 , A_Mux0|f[26]~60, data_path, 1
instance = comp, \Reg_A|Q[26] , Reg_A|Q[26], data_path, 1
instance = comp, \IM_MUX1a|f[26]~26 , IM_MUX1a|f[26]~26, data_path, 1
instance = comp, \DATA_MUX0|Mux6~6 , DATA_MUX0|Mux6~6, data_path, 1
instance = comp, \DATA_MUX0|Mux6~7 , DATA_MUX0|Mux6~7, data_path, 1
instance = comp, \IM_MUX2a|Mux6~0 , IM_MUX2a|Mux6~0, data_path, 1
instance = comp, \ALU0|result_s~6 , ALU0|result_s~6, data_path, 1
instance = comp, \ALU0|add0|stage1|stage2|stage1|s , ALU0|add0|stage1|stage2|stage1|s, data_path, 1
instance = comp, \DATA_MUX0|Mux6~2 , DATA_MUX0|Mux6~2, data_path, 1
instance = comp, \DATA_MUX0|Mux6~3 , DATA_MUX0|Mux6~3, data_path, 1
instance = comp, \DATA_IN[25]~input , DATA_IN[25]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~67feeder , Data_Mem0|DATAMEM~67feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~67 , Data_Mem0|DATAMEM~67, data_path, 1
instance = comp, \Data_Mem0|data_out~26 , Data_Mem0|data_out~26, data_path, 1
instance = comp, \Data_Mem0|data_out[25] , Data_Mem0|data_out[25], data_path, 1
instance = comp, \DATA_MUX0|Mux6~4 , DATA_MUX0|Mux6~4, data_path, 1
instance = comp, \DATA_MUX0|Mux6~8 , DATA_MUX0|Mux6~8, data_path, 1
instance = comp, \A_Mux0|f[25]~59 , A_Mux0|f[25]~59, data_path, 1
instance = comp, \Reg_A|Q[25] , Reg_A|Q[25], data_path, 1
instance = comp, \IM_MUX1a|f[25]~25 , IM_MUX1a|f[25]~25, data_path, 1
instance = comp, \DATA_MUX0|Mux7~5 , DATA_MUX0|Mux7~5, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage2|stage0|s , ALU0|sub0|stage1|stage2|stage0|s, data_path, 1
instance = comp, \DATA_MUX0|Mux7~6 , DATA_MUX0|Mux7~6, data_path, 1
instance = comp, \DATA_MUX0|Mux7~7 , DATA_MUX0|Mux7~7, data_path, 1
instance = comp, \A_Mux0|f[24]~58 , A_Mux0|f[24]~58, data_path, 1
instance = comp, \Reg_A|Q[24] , Reg_A|Q[24], data_path, 1
instance = comp, \IM_MUX1a|f[24]~24 , IM_MUX1a|f[24]~24, data_path, 1
instance = comp, \DATA_MUX0|Mux8~3 , DATA_MUX0|Mux8~3, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage1|stage3|s , ALU0|sub0|stage1|stage1|stage3|s, data_path, 1
instance = comp, \DATA_MUX0|Mux8~4 , DATA_MUX0|Mux8~4, data_path, 1
instance = comp, \DATA_MUX0|Mux8~7 , DATA_MUX0|Mux8~7, data_path, 1
instance = comp, \DATA_MUX0|Mux8~8 , DATA_MUX0|Mux8~8, data_path, 1
instance = comp, \DATA_IN[23]~input , DATA_IN[23]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~65 , Data_Mem0|DATAMEM~65, data_path, 1
instance = comp, \Data_Mem0|data_out~24 , Data_Mem0|data_out~24, data_path, 1
instance = comp, \Data_Mem0|data_out[23] , Data_Mem0|data_out[23], data_path, 1
instance = comp, \DATA_MUX0|Mux8~2 , DATA_MUX0|Mux8~2, data_path, 1
instance = comp, \DATA_MUX0|Mux8~5 , DATA_MUX0|Mux8~5, data_path, 1
instance = comp, \A_Mux0|f[23]~57 , A_Mux0|f[23]~57, data_path, 1
instance = comp, \Reg_A|Q[23] , Reg_A|Q[23], data_path, 1
instance = comp, \IM_MUX1a|f[23]~23 , IM_MUX1a|f[23]~23, data_path, 1
instance = comp, \DATA_MUX0|Mux9~3 , DATA_MUX0|Mux9~3, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage1|stage2|s , ALU0|sub0|stage1|stage1|stage2|s, data_path, 1
instance = comp, \DATA_MUX0|Mux9~4 , DATA_MUX0|Mux9~4, data_path, 1
instance = comp, \DATA_MUX0|Mux9~5 , DATA_MUX0|Mux9~5, data_path, 1
instance = comp, \A_Mux0|f[22]~56 , A_Mux0|f[22]~56, data_path, 1
instance = comp, \Reg_A|Q[22] , Reg_A|Q[22], data_path, 1
instance = comp, \IM_MUX1a|f[22]~22 , IM_MUX1a|f[22]~22, data_path, 1
instance = comp, \DATA_MUX0|Mux10~6 , DATA_MUX0|Mux10~6, data_path, 1
instance = comp, \DATA_MUX0|Mux10~5 , DATA_MUX0|Mux10~5, data_path, 1
instance = comp, \DATA_MUX0|Mux10~7 , DATA_MUX0|Mux10~7, data_path, 1
instance = comp, \IM_MUX2a|Mux10~0 , IM_MUX2a|Mux10~0, data_path, 1
instance = comp, \ALU0|result_s~5 , ALU0|result_s~5, data_path, 1
instance = comp, \ALU0|add0|stage1|stage1|stage1|s , ALU0|add0|stage1|stage1|stage1|s, data_path, 1
instance = comp, \DATA_MUX0|Mux10~2 , DATA_MUX0|Mux10~2, data_path, 1
instance = comp, \DATA_MUX0|Mux10~3 , DATA_MUX0|Mux10~3, data_path, 1
instance = comp, \DATA_IN[21]~input , DATA_IN[21]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~63feeder , Data_Mem0|DATAMEM~63feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~63 , Data_Mem0|DATAMEM~63, data_path, 1
instance = comp, \Data_Mem0|data_out~22 , Data_Mem0|data_out~22, data_path, 1
instance = comp, \Data_Mem0|data_out[21] , Data_Mem0|data_out[21], data_path, 1
instance = comp, \DATA_MUX0|Mux10~4 , DATA_MUX0|Mux10~4, data_path, 1
instance = comp, \DATA_MUX0|Mux10~8 , DATA_MUX0|Mux10~8, data_path, 1
instance = comp, \A_Mux0|f[21]~55 , A_Mux0|f[21]~55, data_path, 1
instance = comp, \Reg_A|Q[21] , Reg_A|Q[21], data_path, 1
instance = comp, \IM_MUX1a|f[21]~21 , IM_MUX1a|f[21]~21, data_path, 1
instance = comp, \DATA_MUX0|Mux11~1 , DATA_MUX0|Mux11~1, data_path, 1
instance = comp, \IM_MUX2a|Mux11~0 , IM_MUX2a|Mux11~0, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage1|stage0|s , ALU0|sub0|stage1|stage1|stage0|s, data_path, 1
instance = comp, \DATA_MUX0|Mux11~2 , DATA_MUX0|Mux11~2, data_path, 1
instance = comp, \DATA_IN[20]~input , DATA_IN[20]~input, data_path, 1
instance = comp, \DATA_MUX0|Mux11~0 , DATA_MUX0|Mux11~0, data_path, 1
instance = comp, \DATA_MUX0|Mux11~6 , DATA_MUX0|Mux11~6, data_path, 1
instance = comp, \DATA_MUX0|Mux11~7 , DATA_MUX0|Mux11~7, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~62feeder , Data_Mem0|DATAMEM~62feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~62 , Data_Mem0|DATAMEM~62, data_path, 1
instance = comp, \Data_Mem0|data_out~21 , Data_Mem0|data_out~21, data_path, 1
instance = comp, \Data_Mem0|data_out[20] , Data_Mem0|data_out[20], data_path, 1
instance = comp, \DATA_MUX0|Mux11~5 , DATA_MUX0|Mux11~5, data_path, 1
instance = comp, \A_Mux0|f[20]~54 , A_Mux0|f[20]~54, data_path, 1
instance = comp, \Reg_A|Q[20] , Reg_A|Q[20], data_path, 1
instance = comp, \IM_MUX1a|f[20]~20 , IM_MUX1a|f[20]~20, data_path, 1
instance = comp, \DATA_MUX0|Mux12~3 , DATA_MUX0|Mux12~3, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage0|stage3|s , ALU0|sub0|stage1|stage0|stage3|s, data_path, 1
instance = comp, \DATA_MUX0|Mux12~4 , DATA_MUX0|Mux12~4, data_path, 1
instance = comp, \DATA_IN[19]~input , DATA_IN[19]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~61feeder , Data_Mem0|DATAMEM~61feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~61 , Data_Mem0|DATAMEM~61, data_path, 1
instance = comp, \Data_Mem0|data_out~20 , Data_Mem0|data_out~20, data_path, 1
instance = comp, \Data_Mem0|data_out[19] , Data_Mem0|data_out[19], data_path, 1
instance = comp, \DATA_MUX0|Mux12~2 , DATA_MUX0|Mux12~2, data_path, 1
instance = comp, \DATA_MUX0|Mux12~5 , DATA_MUX0|Mux12~5, data_path, 1
instance = comp, \A_Mux0|f[19]~53 , A_Mux0|f[19]~53, data_path, 1
instance = comp, \Reg_A|Q[19] , Reg_A|Q[19], data_path, 1
instance = comp, \IM_MUX1a|f[19]~19 , IM_MUX1a|f[19]~19, data_path, 1
instance = comp, \DATA_MUX0|Mux13~3 , DATA_MUX0|Mux13~3, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage0|stage2|s , ALU0|sub0|stage1|stage0|stage2|s, data_path, 1
instance = comp, \DATA_MUX0|Mux13~4 , DATA_MUX0|Mux13~4, data_path, 1
instance = comp, \DATA_MUX0|Mux13~5 , DATA_MUX0|Mux13~5, data_path, 1
instance = comp, \A_Mux0|f[18]~52 , A_Mux0|f[18]~52, data_path, 1
instance = comp, \Reg_A|Q[18] , Reg_A|Q[18], data_path, 1
instance = comp, \IM_MUX1a|f[18]~18 , IM_MUX1a|f[18]~18, data_path, 1
instance = comp, \DATA_MUX0|Mux14~6 , DATA_MUX0|Mux14~6, data_path, 1
instance = comp, \DATA_MUX0|Mux14~5 , DATA_MUX0|Mux14~5, data_path, 1
instance = comp, \DATA_MUX0|Mux14~7 , DATA_MUX0|Mux14~7, data_path, 1
instance = comp, \IM_MUX2a|Mux14~0 , IM_MUX2a|Mux14~0, data_path, 1
instance = comp, \ALU0|result_s~4 , ALU0|result_s~4, data_path, 1
instance = comp, \ALU0|add0|stage1|stage0|stage1|s , ALU0|add0|stage1|stage0|stage1|s, data_path, 1
instance = comp, \DATA_MUX0|Mux14~2 , DATA_MUX0|Mux14~2, data_path, 1
instance = comp, \DATA_MUX0|Mux14~3 , DATA_MUX0|Mux14~3, data_path, 1
instance = comp, \DATA_IN[17]~input , DATA_IN[17]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~59feeder , Data_Mem0|DATAMEM~59feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~59 , Data_Mem0|DATAMEM~59, data_path, 1
instance = comp, \Data_Mem0|data_out~18 , Data_Mem0|data_out~18, data_path, 1
instance = comp, \Data_Mem0|data_out[17] , Data_Mem0|data_out[17], data_path, 1
instance = comp, \DATA_MUX0|Mux14~4 , DATA_MUX0|Mux14~4, data_path, 1
instance = comp, \DATA_MUX0|Mux14~8 , DATA_MUX0|Mux14~8, data_path, 1
instance = comp, \A_Mux0|f[17]~51 , A_Mux0|f[17]~51, data_path, 1
instance = comp, \Reg_A|Q[17] , Reg_A|Q[17], data_path, 1
instance = comp, \IM_MUX1a|f[17]~17 , IM_MUX1a|f[17]~17, data_path, 1
instance = comp, \DATA_MUX0|Mux15~3 , DATA_MUX0|Mux15~3, data_path, 1
instance = comp, \ALU0|sub0|stage1|stage0|stage0|s , ALU0|sub0|stage1|stage0|stage0|s, data_path, 1
instance = comp, \DATA_MUX0|Mux15~4 , DATA_MUX0|Mux15~4, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~58 , Data_Mem0|DATAMEM~58, data_path, 1
instance = comp, \Data_Mem0|data_out~17 , Data_Mem0|data_out~17, data_path, 1
instance = comp, \Data_Mem0|data_out[16] , Data_Mem0|data_out[16], data_path, 1
instance = comp, \DATA_MUX0|Mux15~5 , DATA_MUX0|Mux15~5, data_path, 1
instance = comp, \B_Mux0|f[16]~50 , B_Mux0|f[16]~50, data_path, 1
instance = comp, \Reg_B|Q[16] , Reg_B|Q[16], data_path, 1
instance = comp, \IM_MUX2a|Mux15~0 , IM_MUX2a|Mux15~0, data_path, 1
instance = comp, \DATA_MUX0|Mux15~2 , DATA_MUX0|Mux15~2, data_path, 1
instance = comp, \DATA_MUX0|Mux15~7 , DATA_MUX0|Mux15~7, data_path, 1
instance = comp, \DATA_MUX0|Mux15~8 , DATA_MUX0|Mux15~8, data_path, 1
instance = comp, \A_Mux0|f[16]~45 , A_Mux0|f[16]~45, data_path, 1
instance = comp, \A_Mux0|f[16]~46 , A_Mux0|f[16]~46, data_path, 1
instance = comp, \Reg_A|Q[16] , Reg_A|Q[16], data_path, 1
instance = comp, \IM_MUX1a|f[16]~16 , IM_MUX1a|f[16]~16, data_path, 1
instance = comp, \DATA_MUX0|Mux16~7 , DATA_MUX0|Mux16~7, data_path, 1
instance = comp, \DATA_MUX0|Mux16~8 , DATA_MUX0|Mux16~8, data_path, 1
instance = comp, \DATA_IN[15]~input , DATA_IN[15]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~57 , Data_Mem0|DATAMEM~57, data_path, 1
instance = comp, \Data_Mem0|data_out~16 , Data_Mem0|data_out~16, data_path, 1
instance = comp, \Data_Mem0|data_out[15] , Data_Mem0|data_out[15], data_path, 1
instance = comp, \DATA_MUX0|Mux16~6 , DATA_MUX0|Mux16~6, data_path, 1
instance = comp, \DATA_MUX0|Mux16~9 , DATA_MUX0|Mux16~9, data_path, 1
instance = comp, \DATA_MUX0|Mux16~11 , DATA_MUX0|Mux16~11, data_path, 1
instance = comp, \IR|Q[15] , IR|Q[15], data_path, 1
instance = comp, \A_Mux0|f[15]~44 , A_Mux0|f[15]~44, data_path, 1
instance = comp, \Reg_A|Q[15] , Reg_A|Q[15], data_path, 1
instance = comp, \IM_MUX1a|f[15]~15 , IM_MUX1a|f[15]~15, data_path, 1
instance = comp, \DATA_MUX0|Mux17~7 , DATA_MUX0|Mux17~7, data_path, 1
instance = comp, \DATA_MUX0|Mux17~8 , DATA_MUX0|Mux17~8, data_path, 1
instance = comp, \DATA_IN[14]~input , DATA_IN[14]~input, data_path, 1
instance = comp, \DATA_MUX0|Mux17~10 , DATA_MUX0|Mux17~10, data_path, 1
instance = comp, \DATA_MUX0|Mux17~4 , DATA_MUX0|Mux17~4, data_path, 1
instance = comp, \DATA_MUX0|Mux17~5 , DATA_MUX0|Mux17~5, data_path, 1
instance = comp, \DATA_MUX0|Mux17~6 , DATA_MUX0|Mux17~6, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~56feeder , Data_Mem0|DATAMEM~56feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~56 , Data_Mem0|DATAMEM~56, data_path, 1
instance = comp, \Data_Mem0|data_out~15 , Data_Mem0|data_out~15, data_path, 1
instance = comp, \Data_Mem0|data_out[14] , Data_Mem0|data_out[14], data_path, 1
instance = comp, \DATA_MUX0|Mux17~9 , DATA_MUX0|Mux17~9, data_path, 1
instance = comp, \A_Mux0|f[14]~43 , A_Mux0|f[14]~43, data_path, 1
instance = comp, \Reg_A|Q[14] , Reg_A|Q[14], data_path, 1
instance = comp, \DATA_MUX0|Mux18~22 , DATA_MUX0|Mux18~22, data_path, 1
instance = comp, \DATA_MUX0|Mux18~13 , DATA_MUX0|Mux18~13, data_path, 1
instance = comp, \DATA_MUX0|Mux18~14 , DATA_MUX0|Mux18~14, data_path, 1
instance = comp, \DATA_MUX0|Mux18~15 , DATA_MUX0|Mux18~15, data_path, 1
instance = comp, \DATA_MUX0|Mux18~17 , DATA_MUX0|Mux18~17, data_path, 1
instance = comp, \DATA_IN[13]~input , DATA_IN[13]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~55 , Data_Mem0|DATAMEM~55, data_path, 1
instance = comp, \Data_Mem0|data_out~14 , Data_Mem0|data_out~14, data_path, 1
instance = comp, \Data_Mem0|data_out[13] , Data_Mem0|data_out[13], data_path, 1
instance = comp, \DATA_MUX0|Mux18~18 , DATA_MUX0|Mux18~18, data_path, 1
instance = comp, \DATA_MUX0|Mux18~19 , DATA_MUX0|Mux18~19, data_path, 1
instance = comp, \DATA_MUX0|Mux18~21 , DATA_MUX0|Mux18~21, data_path, 1
instance = comp, \IR|Q[13] , IR|Q[13], data_path, 1
instance = comp, \A_Mux0|f[13]~42 , A_Mux0|f[13]~42, data_path, 1
instance = comp, \Reg_A|Q[13] , Reg_A|Q[13], data_path, 1
instance = comp, \Reg_Mux0|f[13]~13 , Reg_Mux0|f[13]~13, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~48feeder , Data_Mem0|DATAMEM~48feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~48 , Data_Mem0|DATAMEM~48, data_path, 1
instance = comp, \Data_Mem0|data_out~7 , Data_Mem0|data_out~7, data_path, 1
instance = comp, \Data_Mem0|data_out[6] , Data_Mem0|data_out[6], data_path, 1
instance = comp, \A_Mux0|f[6]~33 , A_Mux0|f[6]~33, data_path, 1
instance = comp, \A_Mux0|f[6]~34 , A_Mux0|f[6]~34, data_path, 1
instance = comp, \Reg_A|Q[6] , Reg_A|Q[6], data_path, 1
instance = comp, \Reg_Mux0|f[6]~6 , Reg_Mux0|f[6]~6, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~54feeder , Data_Mem0|DATAMEM~54feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~54 , Data_Mem0|DATAMEM~54, data_path, 1
instance = comp, \Data_Mem0|data_out~13 , Data_Mem0|data_out~13, data_path, 1
instance = comp, \Data_Mem0|data_out[12] , Data_Mem0|data_out[12], data_path, 1
instance = comp, \B_Mux0|f[12]~38 , B_Mux0|f[12]~38, data_path, 1
instance = comp, \B_Mux0|f[12]~39 , B_Mux0|f[12]~39, data_path, 1
instance = comp, \Reg_B|Q[12] , Reg_B|Q[12], data_path, 1
instance = comp, \IM_MUX2a|Mux19~0 , IM_MUX2a|Mux19~0, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage3|stage0|s , ALU0|sub0|stage0|stage3|stage0|s, data_path, 1
instance = comp, \DATA_MUX0|Mux19~4 , DATA_MUX0|Mux19~4, data_path, 1
instance = comp, \DATA_MUX0|Mux19~5 , DATA_MUX0|Mux19~5, data_path, 1
instance = comp, \DATA_MUX0|Mux19~6 , DATA_MUX0|Mux19~6, data_path, 1
instance = comp, \DATA_MUX0|Mux19~8 , DATA_MUX0|Mux19~8, data_path, 1
instance = comp, \IR|Q[12]~feeder , IR|Q[12]~feeder, data_path, 1
instance = comp, \IR|Q[12] , IR|Q[12], data_path, 1
instance = comp, \A_Mux0|f[12]~41 , A_Mux0|f[12]~41, data_path, 1
instance = comp, \Reg_A|Q[12] , Reg_A|Q[12], data_path, 1
instance = comp, \IM_MUX1a|f[12]~12 , IM_MUX1a|f[12]~12, data_path, 1
instance = comp, \DATA_MUX0|Mux20~7 , DATA_MUX0|Mux20~7, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage1|stage3|Cout~2 , ALU0|sub0|stage0|stage1|stage3|Cout~2, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage2|stage3|s , ALU0|sub0|stage0|stage2|stage3|s, data_path, 1
instance = comp, \DATA_MUX0|Mux20~8 , DATA_MUX0|Mux20~8, data_path, 1
instance = comp, \DATA_IN[11]~input , DATA_IN[11]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~53 , Data_Mem0|DATAMEM~53, data_path, 1
instance = comp, \Data_Mem0|data_out~12 , Data_Mem0|data_out~12, data_path, 1
instance = comp, \Data_Mem0|data_out[11] , Data_Mem0|data_out[11], data_path, 1
instance = comp, \DATA_MUX0|Mux20~6 , DATA_MUX0|Mux20~6, data_path, 1
instance = comp, \DATA_MUX0|Mux20~9 , DATA_MUX0|Mux20~9, data_path, 1
instance = comp, \DATA_MUX0|Mux20~11 , DATA_MUX0|Mux20~11, data_path, 1
instance = comp, \IR|Q[11] , IR|Q[11], data_path, 1
instance = comp, \A_Mux0|f[11]~40 , A_Mux0|f[11]~40, data_path, 1
instance = comp, \Reg_A|Q[11] , Reg_A|Q[11], data_path, 1
instance = comp, \IM_MUX1a|f[11]~11 , IM_MUX1a|f[11]~11, data_path, 1
instance = comp, \DATA_MUX0|Mux21~4 , DATA_MUX0|Mux21~4, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage2|stage2|s , ALU0|sub0|stage0|stage2|stage2|s, data_path, 1
instance = comp, \DATA_MUX0|Mux21~5 , DATA_MUX0|Mux21~5, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~52 , Data_Mem0|DATAMEM~52, data_path, 1
instance = comp, \Data_Mem0|data_out~11 , Data_Mem0|data_out~11, data_path, 1
instance = comp, \Data_Mem0|data_out[10] , Data_Mem0|data_out[10], data_path, 1
instance = comp, \DATA_MUX0|Mux21~6 , DATA_MUX0|Mux21~6, data_path, 1
instance = comp, \DATA_MUX0|Mux21~8 , DATA_MUX0|Mux21~8, data_path, 1
instance = comp, \IR|Q[10] , IR|Q[10], data_path, 1
instance = comp, \B_Mux0|f[10]~36 , B_Mux0|f[10]~36, data_path, 1
instance = comp, \Reg_B|Q[10] , Reg_B|Q[10], data_path, 1
instance = comp, \IM_MUX2a|Mux21~0 , IM_MUX2a|Mux21~0, data_path, 1
instance = comp, \DATA_MUX0|Mux21~9 , DATA_MUX0|Mux21~9, data_path, 1
instance = comp, \DATA_MUX0|Mux21~10 , DATA_MUX0|Mux21~10, data_path, 1
instance = comp, \A_Mux0|f[10]~38 , A_Mux0|f[10]~38, data_path, 1
instance = comp, \A_Mux0|f[10]~39 , A_Mux0|f[10]~39, data_path, 1
instance = comp, \Reg_A|Q[10] , Reg_A|Q[10], data_path, 1
instance = comp, \IM_MUX1a|f[10]~10 , IM_MUX1a|f[10]~10, data_path, 1
instance = comp, \DATA_MUX0|Mux22~8 , DATA_MUX0|Mux22~8, data_path, 1
instance = comp, \DATA_MUX0|Mux22~9 , DATA_MUX0|Mux22~9, data_path, 1
instance = comp, \DATA_MUX0|Mux22~13 , DATA_MUX0|Mux22~13, data_path, 1
instance = comp, \DATA_MUX0|Mux22~5 , DATA_MUX0|Mux22~5, data_path, 1
instance = comp, \DATA_MUX0|Mux22~6 , DATA_MUX0|Mux22~6, data_path, 1
instance = comp, \DATA_MUX0|Mux22~7 , DATA_MUX0|Mux22~7, data_path, 1
instance = comp, \DATA_MUX0|Mux22~10 , DATA_MUX0|Mux22~10, data_path, 1
instance = comp, \DATA_MUX0|Mux22~11 , DATA_MUX0|Mux22~11, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~51feeder , Data_Mem0|DATAMEM~51feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~51 , Data_Mem0|DATAMEM~51, data_path, 1
instance = comp, \Data_Mem0|data_out~10 , Data_Mem0|data_out~10, data_path, 1
instance = comp, \Data_Mem0|data_out[9] , Data_Mem0|data_out[9], data_path, 1
instance = comp, \DATA_MUX0|Mux22~12 , DATA_MUX0|Mux22~12, data_path, 1
instance = comp, \DATA_MUX0|Mux22~14 , DATA_MUX0|Mux22~14, data_path, 1
instance = comp, \IR|Q[9] , IR|Q[9], data_path, 1
instance = comp, \A_Mux0|f[9]~37 , A_Mux0|f[9]~37, data_path, 1
instance = comp, \Reg_A|Q[9] , Reg_A|Q[9], data_path, 1
instance = comp, \IM_MUX1a|f[9]~9 , IM_MUX1a|f[9]~9, data_path, 1
instance = comp, \DATA_MUX0|Mux23~2 , DATA_MUX0|Mux23~2, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage2|stage0|s , ALU0|sub0|stage0|stage2|stage0|s, data_path, 1
instance = comp, \DATA_MUX0|Mux23~3 , DATA_MUX0|Mux23~3, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~50 , Data_Mem0|DATAMEM~50, data_path, 1
instance = comp, \Data_Mem0|data_out~9 , Data_Mem0|data_out~9, data_path, 1
instance = comp, \Data_Mem0|data_out[8] , Data_Mem0|data_out[8], data_path, 1
instance = comp, \DATA_MUX0|Mux23~6 , DATA_MUX0|Mux23~6, data_path, 1
instance = comp, \B_Mux0|f[8]~34 , B_Mux0|f[8]~34, data_path, 1
instance = comp, \Reg_B|Q[8] , Reg_B|Q[8], data_path, 1
instance = comp, \IM_MUX2a|Mux23~0 , IM_MUX2a|Mux23~0, data_path, 1
instance = comp, \DATA_MUX0|Mux23~7 , DATA_MUX0|Mux23~7, data_path, 1
instance = comp, \DATA_MUX0|Mux23~8 , DATA_MUX0|Mux23~8, data_path, 1
instance = comp, \DATA_MUX0|Mux23~9 , DATA_MUX0|Mux23~9, data_path, 1
instance = comp, \DATA_MUX0|Mux23~4 , DATA_MUX0|Mux23~4, data_path, 1
instance = comp, \DATA_MUX0|Mux23~5 , DATA_MUX0|Mux23~5, data_path, 1
instance = comp, \IR|Q[8] , IR|Q[8], data_path, 1
instance = comp, \A_Mux0|f[8]~36 , A_Mux0|f[8]~36, data_path, 1
instance = comp, \Reg_A|Q[8] , Reg_A|Q[8], data_path, 1
instance = comp, \IM_MUX1a|f[8]~8 , IM_MUX1a|f[8]~8, data_path, 1
instance = comp, \IM_MUX1a|f[6]~6 , IM_MUX1a|f[6]~6, data_path, 1
instance = comp, \DATA_MUX0|Mux24~7 , DATA_MUX0|Mux24~7, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage1|stage3|s , ALU0|sub0|stage0|stage1|stage3|s, data_path, 1
instance = comp, \DATA_MUX0|Mux24~8 , DATA_MUX0|Mux24~8, data_path, 1
instance = comp, \DATA_MUX0|Mux24~10 , DATA_MUX0|Mux24~10, data_path, 1
instance = comp, \DATA_MUX0|Mux24~4 , DATA_MUX0|Mux24~4, data_path, 1
instance = comp, \DATA_MUX0|Mux24~5 , DATA_MUX0|Mux24~5, data_path, 1
instance = comp, \DATA_IN[7]~input , DATA_IN[7]~input, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~49 , Data_Mem0|DATAMEM~49, data_path, 1
instance = comp, \Data_Mem0|data_out~8 , Data_Mem0|data_out~8, data_path, 1
instance = comp, \Data_Mem0|data_out[7] , Data_Mem0|data_out[7], data_path, 1
instance = comp, \DATA_MUX0|Mux24~6 , DATA_MUX0|Mux24~6, data_path, 1
instance = comp, \DATA_MUX0|Mux24~9 , DATA_MUX0|Mux24~9, data_path, 1
instance = comp, \DATA_MUX0|Mux24~11 , DATA_MUX0|Mux24~11, data_path, 1
instance = comp, \IR|Q[7]~feeder , IR|Q[7]~feeder, data_path, 1
instance = comp, \IR|Q[7] , IR|Q[7], data_path, 1
instance = comp, \A_Mux0|f[7]~35 , A_Mux0|f[7]~35, data_path, 1
instance = comp, \Reg_A|Q[7] , Reg_A|Q[7], data_path, 1
instance = comp, \IM_MUX1a|f[7]~7 , IM_MUX1a|f[7]~7, data_path, 1
instance = comp, \DATA_MUX0|Mux25~4 , DATA_MUX0|Mux25~4, data_path, 1
instance = comp, \ALU0|sub0|stage0|stage1|stage2|s , ALU0|sub0|stage0|stage1|stage2|s, data_path, 1
instance = comp, \DATA_MUX0|Mux25~5 , DATA_MUX0|Mux25~5, data_path, 1
instance = comp, \DATA_MUX0|Mux25~6 , DATA_MUX0|Mux25~6, data_path, 1
instance = comp, \DATA_MUX0|Mux25~8 , DATA_MUX0|Mux25~8, data_path, 1
instance = comp, \IR|Q[6] , IR|Q[6], data_path, 1
instance = comp, \Data_Mem0|DATAMEM~47feeder , Data_Mem0|DATAMEM~47feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~47 , Data_Mem0|DATAMEM~47, data_path, 1
instance = comp, \Data_Mem0|data_out~6 , Data_Mem0|data_out~6, data_path, 1
instance = comp, \Data_Mem0|data_out[5] , Data_Mem0|data_out[5], data_path, 1
instance = comp, \DATA_IN[5]~input , DATA_IN[5]~input, data_path, 1
instance = comp, \DATA_MUX0|Mux26~4 , DATA_MUX0|Mux26~4, data_path, 1
instance = comp, \DATA_MUX0|Mux26~13 , DATA_MUX0|Mux26~13, data_path, 1
instance = comp, \DATA_MUX0|Mux26~5 , DATA_MUX0|Mux26~5, data_path, 1
instance = comp, \DATA_MUX0|Mux26~8 , DATA_MUX0|Mux26~8, data_path, 1
instance = comp, \DATA_MUX0|Mux26~9 , DATA_MUX0|Mux26~9, data_path, 1
instance = comp, \DATA_MUX0|Mux26~6 , DATA_MUX0|Mux26~6, data_path, 1
instance = comp, \DATA_MUX0|Mux26~7 , DATA_MUX0|Mux26~7, data_path, 1
instance = comp, \DATA_MUX0|Mux26~10 , DATA_MUX0|Mux26~10, data_path, 1
instance = comp, \DATA_MUX0|Mux26~11 , DATA_MUX0|Mux26~11, data_path, 1
instance = comp, \DATA_MUX0|Mux26~12 , DATA_MUX0|Mux26~12, data_path, 1
instance = comp, \DATA_MUX0|Mux26~14 , DATA_MUX0|Mux26~14, data_path, 1
instance = comp, \IR|Q[5] , IR|Q[5], data_path, 1
instance = comp, \A_Mux0|f[5]~32 , A_Mux0|f[5]~32, data_path, 1
instance = comp, \Reg_A|Q[5] , Reg_A|Q[5], data_path, 1
instance = comp, \IM_MUX1a|f[5]~5 , IM_MUX1a|f[5]~5, data_path, 1
instance = comp, \IM_MUX1a|f[3]~3 , IM_MUX1a|f[3]~3, data_path, 1
instance = comp, \DATA_MUX0|Mux27~4 , DATA_MUX0|Mux27~4, data_path, 1
instance = comp, \DATA_MUX0|Mux27~5 , DATA_MUX0|Mux27~5, data_path, 1
instance = comp, \DATA_IN[4]~input , DATA_IN[4]~input, data_path, 1
instance = comp, \DATA_MUX0|Mux27~7 , DATA_MUX0|Mux27~7, data_path, 1
instance = comp, \DATA_MUX0|Mux27~9 , DATA_MUX0|Mux27~9, data_path, 1
instance = comp, \DATA_MUX0|Mux27~10 , DATA_MUX0|Mux27~10, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~46feeder , Data_Mem0|DATAMEM~46feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~46 , Data_Mem0|DATAMEM~46, data_path, 1
instance = comp, \Data_Mem0|data_out~5 , Data_Mem0|data_out~5, data_path, 1
instance = comp, \Data_Mem0|data_out[4] , Data_Mem0|data_out[4], data_path, 1
instance = comp, \DATA_MUX0|Mux27~6 , DATA_MUX0|Mux27~6, data_path, 1
instance = comp, \DATA_MUX0|Mux27~8 , DATA_MUX0|Mux27~8, data_path, 1
instance = comp, \IR|Q[4] , IR|Q[4], data_path, 1
instance = comp, \A_Mux0|f[4]~30 , A_Mux0|f[4]~30, data_path, 1
instance = comp, \A_Mux0|f[4]~31 , A_Mux0|f[4]~31, data_path, 1
instance = comp, \Reg_A|Q[4] , Reg_A|Q[4], data_path, 1
instance = comp, \IM_MUX1a|f[4]~4 , IM_MUX1a|f[4]~4, data_path, 1
instance = comp, \DATA_MUX0|Mux28~3 , DATA_MUX0|Mux28~3, data_path, 1
instance = comp, \ALU0|add0|stage0|stage0|stage3|s , ALU0|add0|stage0|stage0|stage3|s, data_path, 1
instance = comp, \DATA_MUX0|Mux28~4 , DATA_MUX0|Mux28~4, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~45 , Data_Mem0|DATAMEM~45, data_path, 1
instance = comp, \Data_Mem0|data_out~4 , Data_Mem0|data_out~4, data_path, 1
instance = comp, \Data_Mem0|data_out[3] , Data_Mem0|data_out[3], data_path, 1
instance = comp, \DATA_MUX0|Mux28~7 , DATA_MUX0|Mux28~7, data_path, 1
instance = comp, \B_Mux0|f[3]~29 , B_Mux0|f[3]~29, data_path, 1
instance = comp, \Reg_B|Q[3] , Reg_B|Q[3], data_path, 1
instance = comp, \IM_MUX2a|Mux28~0 , IM_MUX2a|Mux28~0, data_path, 1
instance = comp, \ALU0|result_s~13 , ALU0|result_s~13, data_path, 1
instance = comp, \DATA_MUX0|Mux28~0 , DATA_MUX0|Mux28~0, data_path, 1
instance = comp, \DATA_MUX0|Mux28~1 , DATA_MUX0|Mux28~1, data_path, 1
instance = comp, \DATA_MUX0|Mux28~2 , DATA_MUX0|Mux28~2, data_path, 1
instance = comp, \DATA_MUX0|Mux28~5 , DATA_MUX0|Mux28~5, data_path, 1
instance = comp, \DATA_MUX0|Mux28~6 , DATA_MUX0|Mux28~6, data_path, 1
instance = comp, \IR|Q[3] , IR|Q[3], data_path, 1
instance = comp, \Data_Mem0|DATAMEM~44 , Data_Mem0|DATAMEM~44, data_path, 1
instance = comp, \Data_Mem0|data_out~3 , Data_Mem0|data_out~3, data_path, 1
instance = comp, \Data_Mem0|data_out[2] , Data_Mem0|data_out[2], data_path, 1
instance = comp, \DATA_IN[2]~input , DATA_IN[2]~input, data_path, 1
instance = comp, \ALU0|result_s~12 , ALU0|result_s~12, data_path, 1
instance = comp, \DATA_MUX0|Mux29~2 , DATA_MUX0|Mux29~2, data_path, 1
instance = comp, \DATA_MUX0|Mux29~3 , DATA_MUX0|Mux29~3, data_path, 1
instance = comp, \DATA_MUX0|Mux29~4 , DATA_MUX0|Mux29~4, data_path, 1
instance = comp, \B_Mux0|f[2]~27 , B_Mux0|f[2]~27, data_path, 1
instance = comp, \B_Mux0|f[2]~28 , B_Mux0|f[2]~28, data_path, 1
instance = comp, \Reg_B|Q[2] , Reg_B|Q[2], data_path, 1
instance = comp, \IM_MUX2a|Mux29~0 , IM_MUX2a|Mux29~0, data_path, 1
instance = comp, \ALU0|add0|stage0|stage0|stage2|s , ALU0|add0|stage0|stage0|stage2|s, data_path, 1
instance = comp, \DATA_MUX0|Mux29~5 , DATA_MUX0|Mux29~5, data_path, 1
instance = comp, \DATA_MUX0|Mux29~6 , DATA_MUX0|Mux29~6, data_path, 1
instance = comp, \DATA_MUX0|Mux29~7 , DATA_MUX0|Mux29~7, data_path, 1
instance = comp, \DATA_MUX0|Mux29~8 , DATA_MUX0|Mux29~8, data_path, 1
instance = comp, \IR|Q[2] , IR|Q[2], data_path, 1
instance = comp, \A_Mux0|f[2]~28 , A_Mux0|f[2]~28, data_path, 1
instance = comp, \Reg_A|Q[2] , Reg_A|Q[2], data_path, 1
instance = comp, \IM_MUX1a|f[2]~2 , IM_MUX1a|f[2]~2, data_path, 1
instance = comp, \DATA_MUX0|Mux30~5 , DATA_MUX0|Mux30~5, data_path, 1
instance = comp, \DATA_MUX0|Mux30~6 , DATA_MUX0|Mux30~6, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~43 , Data_Mem0|DATAMEM~43, data_path, 1
instance = comp, \Data_Mem0|data_out~2 , Data_Mem0|data_out~2, data_path, 1
instance = comp, \Data_Mem0|data_out[1] , Data_Mem0|data_out[1], data_path, 1
instance = comp, \B_Mux0|f[1]~25 , B_Mux0|f[1]~25, data_path, 1
instance = comp, \B_Mux0|f[1]~26 , B_Mux0|f[1]~26, data_path, 1
instance = comp, \Reg_B|Q[1] , Reg_B|Q[1], data_path, 1
instance = comp, \IM_MUX2a|Mux30~0 , IM_MUX2a|Mux30~0, data_path, 1
instance = comp, \ALU0|add0|stage0|stage0|stage1|s , ALU0|add0|stage0|stage0|stage1|s, data_path, 1
instance = comp, \DATA_MUX0|Mux30~2 , DATA_MUX0|Mux30~2, data_path, 1
instance = comp, \DATA_MUX0|Mux30~3 , DATA_MUX0|Mux30~3, data_path, 1
instance = comp, \DATA_MUX0|Mux30~4 , DATA_MUX0|Mux30~4, data_path, 1
instance = comp, \DATA_MUX0|Mux30~7 , DATA_MUX0|Mux30~7, data_path, 1
instance = comp, \DATA_MUX0|Mux30~8 , DATA_MUX0|Mux30~8, data_path, 1
instance = comp, \IR|Q[1] , IR|Q[1], data_path, 1
instance = comp, \A_Mux0|f[1]~27 , A_Mux0|f[1]~27, data_path, 1
instance = comp, \Reg_A|Q[1] , Reg_A|Q[1], data_path, 1
instance = comp, \DATA_MUX0|Mux31~9 , DATA_MUX0|Mux31~9, data_path, 1
instance = comp, \DATA_MUX0|Mux31~5 , DATA_MUX0|Mux31~5, data_path, 1
instance = comp, \DATA_MUX0|Mux31~6 , DATA_MUX0|Mux31~6, data_path, 1
instance = comp, \DATA_IN[0]~input , DATA_IN[0]~input, data_path, 1
instance = comp, \DATA_MUX0|Mux31~7 , DATA_MUX0|Mux31~7, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~42feeder , Data_Mem0|DATAMEM~42feeder, data_path, 1
instance = comp, \Data_Mem0|DATAMEM~42 , Data_Mem0|DATAMEM~42, data_path, 1
instance = comp, \Data_Mem0|data_out~1 , Data_Mem0|data_out~1, data_path, 1
instance = comp, \Data_Mem0|data_out[0] , Data_Mem0|data_out[0], data_path, 1
instance = comp, \DATA_MUX0|Mux31~8 , DATA_MUX0|Mux31~8, data_path, 1
instance = comp, \A_Mux0|f[0]~26 , A_Mux0|f[0]~26, data_path, 1
instance = comp, \Reg_A|Q[0] , Reg_A|Q[0], data_path, 1
instance = comp, \ClrPC~input , ClrPC~input, data_path, 1
instance = comp, \ClrPC~inputclkctrl , ClrPC~inputclkctrl, data_path, 1
instance = comp, \Ld_PC~input , Ld_PC~input, data_path, 1
instance = comp, \Inc_PC~input , Inc_PC~input, data_path, 1
instance = comp, \PC0|reg0|Q[0]~30 , PC0|reg0|Q[0]~30, data_path, 1
instance = comp, \PC0|reg0|Q[0] , PC0|reg0|Q[0], data_path, 1
instance = comp, \PC0|reg0|Q[1]~feeder , PC0|reg0|Q[1]~feeder, data_path, 1
instance = comp, \PC0|reg0|Q[1] , PC0|reg0|Q[1], data_path, 1
instance = comp, \PC0|reg0|Q[2]~31 , PC0|reg0|Q[2]~31, data_path, 1
instance = comp, \PC0|reg0|Q[2] , PC0|reg0|Q[2], data_path, 1
instance = comp, \PC0|reg0|Q[3]~33 , PC0|reg0|Q[3]~33, data_path, 1
instance = comp, \PC0|reg0|Q[3] , PC0|reg0|Q[3], data_path, 1
instance = comp, \PC0|reg0|Q[4]~35 , PC0|reg0|Q[4]~35, data_path, 1
instance = comp, \PC0|reg0|Q[4] , PC0|reg0|Q[4], data_path, 1
instance = comp, \PC0|reg0|Q[5]~37 , PC0|reg0|Q[5]~37, data_path, 1
instance = comp, \PC0|reg0|Q[5] , PC0|reg0|Q[5], data_path, 1
instance = comp, \PC0|reg0|Q[6]~39 , PC0|reg0|Q[6]~39, data_path, 1
instance = comp, \PC0|reg0|Q[6] , PC0|reg0|Q[6], data_path, 1
instance = comp, \PC0|reg0|Q[7]~41 , PC0|reg0|Q[7]~41, data_path, 1
instance = comp, \PC0|reg0|Q[7] , PC0|reg0|Q[7], data_path, 1
instance = comp, \PC0|reg0|Q[8]~43 , PC0|reg0|Q[8]~43, data_path, 1
instance = comp, \PC0|reg0|Q[8] , PC0|reg0|Q[8], data_path, 1
instance = comp, \PC0|reg0|Q[9]~45 , PC0|reg0|Q[9]~45, data_path, 1
instance = comp, \PC0|reg0|Q[9] , PC0|reg0|Q[9], data_path, 1
instance = comp, \PC0|reg0|Q[10]~47 , PC0|reg0|Q[10]~47, data_path, 1
instance = comp, \PC0|reg0|Q[10] , PC0|reg0|Q[10], data_path, 1
instance = comp, \PC0|reg0|Q[11]~49 , PC0|reg0|Q[11]~49, data_path, 1
instance = comp, \PC0|reg0|Q[11] , PC0|reg0|Q[11], data_path, 1
instance = comp, \PC0|reg0|Q[12]~51 , PC0|reg0|Q[12]~51, data_path, 1
instance = comp, \PC0|reg0|Q[12] , PC0|reg0|Q[12], data_path, 1
instance = comp, \PC0|reg0|Q[13]~53 , PC0|reg0|Q[13]~53, data_path, 1
instance = comp, \PC0|reg0|Q[13] , PC0|reg0|Q[13], data_path, 1
instance = comp, \PC0|reg0|Q[14]~55 , PC0|reg0|Q[14]~55, data_path, 1
instance = comp, \PC0|reg0|Q[14] , PC0|reg0|Q[14], data_path, 1
instance = comp, \PC0|reg0|Q[15]~57 , PC0|reg0|Q[15]~57, data_path, 1
instance = comp, \PC0|reg0|Q[15] , PC0|reg0|Q[15], data_path, 1
instance = comp, \PC0|reg0|Q[16]~59 , PC0|reg0|Q[16]~59, data_path, 1
instance = comp, \~GND , ~GND, data_path, 1
instance = comp, \PC0|reg0|Q[16] , PC0|reg0|Q[16], data_path, 1
instance = comp, \PC0|reg0|Q[17]~61 , PC0|reg0|Q[17]~61, data_path, 1
instance = comp, \PC0|reg0|Q[17] , PC0|reg0|Q[17], data_path, 1
instance = comp, \PC0|reg0|Q[18]~63 , PC0|reg0|Q[18]~63, data_path, 1
instance = comp, \PC0|reg0|Q[18] , PC0|reg0|Q[18], data_path, 1
instance = comp, \PC0|reg0|Q[19]~65 , PC0|reg0|Q[19]~65, data_path, 1
instance = comp, \PC0|reg0|Q[19] , PC0|reg0|Q[19], data_path, 1
instance = comp, \PC0|reg0|Q[20]~67 , PC0|reg0|Q[20]~67, data_path, 1
instance = comp, \PC0|reg0|Q[20] , PC0|reg0|Q[20], data_path, 1
instance = comp, \PC0|reg0|Q[21]~69 , PC0|reg0|Q[21]~69, data_path, 1
instance = comp, \PC0|reg0|Q[21] , PC0|reg0|Q[21], data_path, 1
instance = comp, \PC0|reg0|Q[22]~71 , PC0|reg0|Q[22]~71, data_path, 1
instance = comp, \PC0|reg0|Q[22] , PC0|reg0|Q[22], data_path, 1
instance = comp, \PC0|reg0|Q[23]~73 , PC0|reg0|Q[23]~73, data_path, 1
instance = comp, \PC0|reg0|Q[23] , PC0|reg0|Q[23], data_path, 1
instance = comp, \PC0|reg0|Q[24]~75 , PC0|reg0|Q[24]~75, data_path, 1
instance = comp, \PC0|reg0|Q[24] , PC0|reg0|Q[24], data_path, 1
instance = comp, \PC0|reg0|Q[25]~77 , PC0|reg0|Q[25]~77, data_path, 1
instance = comp, \PC0|reg0|Q[25] , PC0|reg0|Q[25], data_path, 1
instance = comp, \PC0|reg0|Q[26]~79 , PC0|reg0|Q[26]~79, data_path, 1
instance = comp, \PC0|reg0|Q[26] , PC0|reg0|Q[26], data_path, 1
instance = comp, \PC0|reg0|Q[27]~81 , PC0|reg0|Q[27]~81, data_path, 1
instance = comp, \PC0|reg0|Q[27] , PC0|reg0|Q[27], data_path, 1
instance = comp, \PC0|reg0|Q[28]~83 , PC0|reg0|Q[28]~83, data_path, 1
instance = comp, \PC0|reg0|Q[28] , PC0|reg0|Q[28], data_path, 1
instance = comp, \PC0|reg0|Q[29]~85 , PC0|reg0|Q[29]~85, data_path, 1
instance = comp, \PC0|reg0|Q[29] , PC0|reg0|Q[29], data_path, 1
instance = comp, \PC0|reg0|Q[30]~87 , PC0|reg0|Q[30]~87, data_path, 1
instance = comp, \PC0|reg0|Q[30] , PC0|reg0|Q[30], data_path, 1
instance = comp, \PC0|reg0|Q[31]~89 , PC0|reg0|Q[31]~89, data_path, 1
instance = comp, \PC0|reg0|Q[31] , PC0|reg0|Q[31], data_path, 1
instance = comp, \DATA_MUX0|Mux15~6 , DATA_MUX0|Mux15~6, data_path, 1
instance = comp, \IR|Q[16] , IR|Q[16], data_path, 1
instance = comp, \DATA_MUX0|Mux14~9 , DATA_MUX0|Mux14~9, data_path, 1
instance = comp, \IR|Q[17] , IR|Q[17], data_path, 1
instance = comp, \DATA_MUX0|Mux13~6 , DATA_MUX0|Mux13~6, data_path, 1
instance = comp, \IR|Q[18] , IR|Q[18], data_path, 1
instance = comp, \DATA_MUX0|Mux12~6 , DATA_MUX0|Mux12~6, data_path, 1
instance = comp, \IR|Q[19] , IR|Q[19], data_path, 1
instance = comp, \DATA_MUX0|Mux11~3 , DATA_MUX0|Mux11~3, data_path, 1
instance = comp, \DATA_MUX0|Mux11~4 , DATA_MUX0|Mux11~4, data_path, 1
instance = comp, \IR|Q[20] , IR|Q[20], data_path, 1
instance = comp, \DATA_MUX0|Mux10~9 , DATA_MUX0|Mux10~9, data_path, 1
instance = comp, \IR|Q[21] , IR|Q[21], data_path, 1
instance = comp, \DATA_MUX0|Mux9~6 , DATA_MUX0|Mux9~6, data_path, 1
instance = comp, \IR|Q[22] , IR|Q[22], data_path, 1
instance = comp, \DATA_MUX0|Mux8~6 , DATA_MUX0|Mux8~6, data_path, 1
instance = comp, \IR|Q[23] , IR|Q[23], data_path, 1
instance = comp, \DATA_MUX0|Mux7~8 , DATA_MUX0|Mux7~8, data_path, 1
instance = comp, \IR|Q[24] , IR|Q[24], data_path, 1
instance = comp, \DATA_MUX0|Mux6~9 , DATA_MUX0|Mux6~9, data_path, 1
instance = comp, \IR|Q[25] , IR|Q[25], data_path, 1
instance = comp, \DATA_MUX0|Mux5~5 , DATA_MUX0|Mux5~5, data_path, 1
instance = comp, \DATA_MUX0|Mux5~6 , DATA_MUX0|Mux5~6, data_path, 1
instance = comp, \IR|Q[26] , IR|Q[26], data_path, 1
instance = comp, \DATA_MUX0|Mux4~8 , DATA_MUX0|Mux4~8, data_path, 1
instance = comp, \IR|Q[27] , IR|Q[27], data_path, 1
instance = comp, \DATA_MUX0|Mux3~5 , DATA_MUX0|Mux3~5, data_path, 1
instance = comp, \DATA_MUX0|Mux3~6 , DATA_MUX0|Mux3~6, data_path, 1
instance = comp, \IR|Q[28] , IR|Q[28], data_path, 1
instance = comp, \DATA_MUX0|Mux2~8 , DATA_MUX0|Mux2~8, data_path, 1
instance = comp, \IR|Q[29] , IR|Q[29], data_path, 1
instance = comp, \DATA_MUX0|Mux1~8 , DATA_MUX0|Mux1~8, data_path, 1
instance = comp, \IR|Q[30] , IR|Q[30], data_path, 1
instance = comp, \DATA_MUX0|Mux0~7 , DATA_MUX0|Mux0~7, data_path, 1
instance = comp, \IR|Q[31] , IR|Q[31], data_path, 1
instance = comp, \Clr_C~input , Clr_C~input, data_path, 1
instance = comp, \Ld_C~input , Ld_C~input, data_path, 1
instance = comp, \Clr_Z~input , Clr_Z~input, data_path, 1
instance = comp, \Ld_Z~input , Ld_Z~input, data_path, 1
