Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Oct 28 11:54:28 2025
| Host         : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file Scrambler_32bits_control_sets_placed.rpt
| Design       : Scrambler_32bits
| Device       : xczu28dr
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              33 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              31 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                       |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | data_out_last_i_1_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | tmp_seed[30]_i_1_n_0  | rst_IBUF_inst/O  |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                       | rst_IBUF_inst/O  |                9 |             33 |         3.67 |
+----------------+-----------------------+------------------+------------------+----------------+--------------+


