Specification test3 {
	Clock v_s v_f m_s m_f
	[
		Alternates v_s ~ v_f
		Alternates m_s ~ m_f

		Let u1 be m_s xor v_f
		Let u2 be m_f xor v_s
		
		Alternates u1 ~ u2
	]
}