

================================================================
== Vitis HLS Report for 'NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'
================================================================
* Date:           Sun Jan 26 21:44:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    57605|    57605|  0.576 ms|  0.576 ms|  57601|  57601|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3  |    57603|    57603|         5|          1|          1|  57600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     324|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      50|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      99|    -|
|Register         |        -|     -|     265|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     265|     569|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+--------------------+---------+----+---+----+-----+
    |          Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+--------------------+---------+----+---+----+-----+
    |mul_9ns_9ns_16_1_1_U11783  |mul_9ns_9ns_16_1_1  |        0|   0|  0|  50|    0|
    +---------------------------+--------------------+---------+----+---+----+-----+
    |Total                      |                    |        0|   0|  0|  50|    0|
    +---------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------+--------------------------------+--------------+
    |                Instance               |             Module             |  Expression  |
    +---------------------------------------+--------------------------------+--------------+
    |mac_muladd_4ns_4ns_16ns_16_4_1_U11784  |mac_muladd_4ns_4ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_9ns_8ns_4ns_16_4_1_U11785   |mac_muladd_9ns_8ns_4ns_16_4_1   |  i0 * i1 + i2|
    +---------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_142_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln23_fu_320_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln24_1_fu_283_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln24_fu_189_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln25_fu_277_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln29_fu_376_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln30_2_fu_353_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln30_fu_363_p2       |         +|   0|  0|  23|          16|          16|
    |empty_1363_fu_229_p2     |         -|   0|  0|  15|           8|           8|
    |and_ln23_fu_183_p2       |       and|   0|  0|   2|           1|           1|
    |cmp18_i_fu_235_p2        |      icmp|   0|  0|  12|           4|           1|
    |cmp19_i_fu_241_p2        |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln23_fu_136_p2      |      icmp|   0|  0|  23|          16|          14|
    |icmp_ln24_fu_157_p2      |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln2588_fu_177_p2    |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln34_1_fu_253_p2    |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln34_fu_247_p2      |      icmp|   0|  0|  12|           4|           1|
    |empty_fu_195_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln33_1_fu_271_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln33_2_fu_265_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_259_p2        |        or|   0|  0|   2|           1|           1|
    |j_1_mid2_fu_201_p3       |    select|   0|  0|   4|           1|           1|
    |select_ln23_1_fu_326_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln23_fu_163_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln24_1_fu_289_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln24_fu_209_p3    |    select|   0|  0|   4|           1|           4|
    |storemerge67_fu_386_p3   |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln23_fu_171_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 324|         143|         106|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten32_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j_1_load               |   9|          2|    4|          8|
    |c_4_fu_74                               |   9|          2|    9|         18|
    |i_fu_66                                 |   9|          2|    4|          8|
    |indvar_flatten19_fu_70                  |   9|          2|    8|         16|
    |indvar_flatten32_fu_78                  |   9|          2|   16|         32|
    |j_1_fu_62                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|   75|        150|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_4_fu_74                         |   9|   0|    9|          0|
    |empty_1363_reg_467                |   8|   0|    8|          0|
    |i_fu_66                           |   4|   0|    4|          0|
    |icmp_ln24_reg_451                 |   1|   0|    1|          0|
    |indvar_flatten19_fu_70            |   8|   0|    8|          0|
    |indvar_flatten32_fu_78            |  16|   0|   16|          0|
    |j_1_fu_62                         |   4|   0|    4|          0|
    |j_1_mid2_reg_456                  |   4|   0|    4|          0|
    |or_ln33_1_reg_472                 |   1|   0|    1|          0|
    |select_ln23_1_cast_reg_477        |   9|   0|   16|          7|
    |empty_1363_reg_467                |  64|  32|    8|          0|
    |j_1_mid2_reg_456                  |  64|  32|    4|          0|
    |or_ln33_1_reg_472                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 265|  96|   93|          7|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3|  return value|
|Pad2_out_img_address0   |  out|   16|   ap_memory|                                                 Pad2_out_img|         array|
|Pad2_out_img_ce0        |  out|    1|   ap_memory|                                                 Pad2_out_img|         array|
|Pad2_out_img_we0        |  out|    1|   ap_memory|                                                 Pad2_out_img|         array|
|Pad2_out_img_d0         |  out|   32|   ap_memory|                                                 Pad2_out_img|         array|
|Norm2_out_img_address0  |  out|   16|   ap_memory|                                                Norm2_out_img|         array|
|Norm2_out_img_ce0       |  out|    1|   ap_memory|                                                Norm2_out_img|         array|
|Norm2_out_img_q0        |   in|   32|   ap_memory|                                                Norm2_out_img|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

