LIBRARY ieee;
USE ieee.std_logic_1164.all;


ENTITY part5 IS
	PORT(SW: IN STD_LOGIC_VECTOR(8 DOWNTO 0);
		  HEX0: OUT STD_LOGIC_VECTOR(0 TO 6);
		  HEX1: OUT STD_LOGIC_VECTOR(0 TO 6);
		  HEX2: OUT STD_LOGIC_VECTOR(0 TO 6);
		  HEX3: OUT STD_LOGIC_VECTOR(0 TO 6);
		  LEDR: OUT STD_LOGIC_VECTOR(8 DOWNTO 0));
		  
END part5;


ARCHITECTURE Structure of part5 IS
	COMPONENT displayNumber IS
		PORT(s	:IN	STD_LOGIC_VECTOR(0 TO 3);
			  HEX	:OUT	STD_LOGIC_VECTOR(0 TO 6));
	
	
	
	END COMPONENT;
	
BEGIN 
	stage0: LEDR<=SW;
	stage1: HEX3<=SW(7 DOWNTO 4)


END Structure;