Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Aug  2 11:45:16 2022
| Host         : aceadmin-Latitude-5590 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -warn_on_violation -file timing_impl.log
| Design       : system_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9219)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1537)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (470)
8. checking generated_clocks (0)
9. checking loops (2048)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9219)
---------------------------
 There are 513 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[7]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/r_puf_w_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1537)
---------------------------------------------------
 There are 1537 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (470)
--------------------------------
 There are 470 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2048)
------------------------
 There are 2048 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.092        0.000                      0                 1246        0.018        0.000                      0                 1246        3.000        0.000                       0                   476  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {0.000 10.417}     20.833          48.001          
board_clk_100mhz                         {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_48mhz_0_1      {0.000 10.417}     20.833          48.000          
  clkfbout_system_clk_wiz_48mhz_0_1      {0.000 25.000}     50.000          20.000          
clk_100mhz                               {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_48mhz_0        {0.000 10.417}     20.833          48.000          
  clkfbout_system_clk_wiz_48mhz_0        {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk_100mhz                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_48mhz_0_1       12.095        0.000                      0                 1225        0.159        0.000                      0                 1225        9.437        0.000                       0                   472  
  clkfbout_system_clk_wiz_48mhz_0_1                                                                                                                                                   47.845        0.000                       0                     3  
clk_100mhz                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_48mhz_0         12.092        0.000                      0                 1225        0.159        0.000                      0                 1225        9.437        0.000                       0                   472  
  clkfbout_system_clk_wiz_48mhz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_48mhz_0_1        VIRTUAL_clk_out1_system_clk_wiz_48mhz_0       14.645        0.000                      0                    1        0.938        0.000                      0                    1  
clk_out1_system_clk_wiz_48mhz_0          VIRTUAL_clk_out1_system_clk_wiz_48mhz_0       14.642        0.000                      0                    1        0.935        0.000                      0                    1  
VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  clk_out1_system_clk_wiz_48mhz_0_1             15.741        0.000                      0                    1        1.086        0.000                      0                    1  
clk_out1_system_clk_wiz_48mhz_0          clk_out1_system_clk_wiz_48mhz_0_1             12.092        0.000                      0                 1225        0.018        0.000                      0                 1225  
VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  clk_out1_system_clk_wiz_48mhz_0               15.738        0.000                      0                    1        1.083        0.000                      0                    1  
clk_out1_system_clk_wiz_48mhz_0_1        clk_out1_system_clk_wiz_48mhz_0               12.092        0.000                      0                 1225        0.018        0.000                      0                 1225  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0    clk_out1_system_clk_wiz_48mhz_0         16.776        0.000                      0                   19        0.763        0.000                      0                   19  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0_1  clk_out1_system_clk_wiz_48mhz_0         16.776        0.000                      0                   19        0.621        0.000                      0                   19  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0    clk_out1_system_clk_wiz_48mhz_0_1       16.776        0.000                      0                   19        0.621        0.000                      0                   19  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0_1  clk_out1_system_clk_wiz_48mhz_0_1       16.780        0.000                      0                   19        0.763        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk_100mhz
  To Clock:  board_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.095ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.294ns (27.836%)  route 5.947ns (72.164%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 19.475 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.617    -0.923    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
    SLICE_X64Y144        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/Q
                         net (fo=21, routed)          1.317     0.850    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[0]
    SLICE_X64Y149        LUT3 (Prop_lut3_I1_O)        0.124     0.974 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14/O
                         net (fo=2, routed)           0.324     1.298    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14_n_0
    SLICE_X62Y149        LUT5 (Prop_lut5_I2_O)        0.124     1.422 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.422    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.955 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.001     1.956    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
    SLICE_X62Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.073 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.073    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
    SLICE_X62Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.302 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=10, routed)          0.633     2.935    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
    SLICE_X57Y151        LUT2 (Prop_lut2_I0_O)        0.310     3.245 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.863     4.108    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
    SLICE_X62Y152        LUT3 (Prop_lut3_I1_O)        0.124     4.232 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/counter[3]_i_2/O
                         net (fo=77, routed)          1.520     5.752    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_valid1
    SLICE_X54Y153        LUT5 (Prop_lut5_I0_O)        0.124     5.876 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_3/O
                         net (fo=1, routed)           0.670     6.547    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_3_n_0
    SLICE_X54Y153        LUT3 (Prop_lut3_I0_O)        0.153     6.700 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_1/O
                         net (fo=8, routed)           0.618     7.318    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_1_n_0
    SLICE_X55Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.662    19.475    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/aclk
    SLICE_X55Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/C
                         clock pessimism              0.488    19.963    
                         clock uncertainty           -0.138    19.825    
    SLICE_X55Y153        FDRE (Setup_fdre_C_CE)      -0.412    19.413    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                         19.413    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                 12.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.644    -0.520    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X63Y154        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/Q
                         net (fo=1, routed)           0.110    -0.269    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]
    SLICE_X63Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.919    -0.754    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X63Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/C
                         clock pessimism              0.250    -0.504    
    SLICE_X63Y153        FDRE (Hold_fdre_C_D)         0.076    -0.428    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_48mhz_0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X2Y58     i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/memory/fifo_ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X80Y141    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X80Y141    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_48mhz_0_1
  To Clock:  clkfbout_system_clk_wiz_48mhz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_48mhz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.294ns (27.836%)  route 5.947ns (72.164%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 19.475 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.617    -0.923    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
    SLICE_X64Y144        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/Q
                         net (fo=21, routed)          1.317     0.850    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[0]
    SLICE_X64Y149        LUT3 (Prop_lut3_I1_O)        0.124     0.974 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14/O
                         net (fo=2, routed)           0.324     1.298    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14_n_0
    SLICE_X62Y149        LUT5 (Prop_lut5_I2_O)        0.124     1.422 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.422    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.955 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.001     1.956    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
    SLICE_X62Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.073 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.073    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
    SLICE_X62Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.302 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=10, routed)          0.633     2.935    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
    SLICE_X57Y151        LUT2 (Prop_lut2_I0_O)        0.310     3.245 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.863     4.108    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
    SLICE_X62Y152        LUT3 (Prop_lut3_I1_O)        0.124     4.232 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/counter[3]_i_2/O
                         net (fo=77, routed)          1.520     5.752    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_valid1
    SLICE_X54Y153        LUT5 (Prop_lut5_I0_O)        0.124     5.876 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_3/O
                         net (fo=1, routed)           0.670     6.547    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_3_n_0
    SLICE_X54Y153        LUT3 (Prop_lut3_I0_O)        0.153     6.700 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_1/O
                         net (fo=8, routed)           0.618     7.318    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_1_n_0
    SLICE_X55Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.662    19.475    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/aclk
    SLICE_X55Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/C
                         clock pessimism              0.488    19.963    
                         clock uncertainty           -0.141    19.822    
    SLICE_X55Y153        FDRE (Setup_fdre_C_CE)      -0.412    19.410    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                         19.410    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                 12.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.644    -0.520    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X63Y154        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/Q
                         net (fo=1, routed)           0.110    -0.269    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]
    SLICE_X63Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.919    -0.754    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X63Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/C
                         clock pessimism              0.250    -0.504    
    SLICE_X63Y153        FDRE (Hold_fdre_C_D)         0.076    -0.428    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_48mhz_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X2Y58     i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/memory/fifo_ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X80Y141    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X80Y141    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_48mhz_0
  To Clock:  clkfbout_system_clk_wiz_48mhz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_48mhz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.938ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 4.011ns (65.953%)  route 2.071ns (34.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.713    -0.827    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
    SLICE_X86Y138        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, routed)           2.071     1.700    ftdi_rx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     5.255 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     5.255    ftdi_rx
    D4                                                                r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
                         ideal clock network latency
                                                      0.000    20.833    
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.433    20.400    
                         output delay                -0.500    19.900    
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 14.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 1.397ns (74.079%)  route 0.489ns (25.921%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.599    -0.565    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
    SLICE_X86Y138        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, routed)           0.489     0.065    ftdi_rx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     1.321 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     1.321    ftdi_rx
    D4                                                                r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.433     0.433    
                         output delay                -0.050     0.383    
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.938    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.935ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 4.011ns (65.953%)  route 2.071ns (34.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.713    -0.827    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
    SLICE_X86Y138        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, routed)           2.071     1.700    ftdi_rx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     5.255 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     5.255    ftdi_rx
    D4                                                                r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
                         ideal clock network latency
                                                      0.000    20.833    
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.436    20.397    
                         output delay                -0.500    19.897    
  -------------------------------------------------------------------
                         required time                         19.897    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 14.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 1.397ns (74.079%)  route 0.489ns (25.921%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.599    -0.565    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
    SLICE_X86Y138        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, routed)           0.489     0.065    ftdi_rx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     1.321 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     1.321    ftdi_rx
    D4                                                                r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.436     0.436    
                         output delay                -0.050     0.386    
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.935    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.490ns (52.667%)  route 1.339ns (47.333%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 19.405 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.300     0.300    
    C4                                                0.000     0.300 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.300    ftdi_tx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.790 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, routed)           1.339     3.129    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
    SLICE_X85Y141        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.593    19.405    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
    SLICE_X85Y141        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    19.405    
                         clock uncertainty           -0.433    18.973    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.103    18.870    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 15.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.257ns (34.086%)  route 0.498ns (65.914%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    C4                                                0.000     0.020 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.020    ftdi_tx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.277 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, routed)           0.498     0.775    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
    SLICE_X85Y141        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.871    -0.802    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
    SLICE_X85Y141        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    -0.802    
                         clock uncertainty            0.433    -0.370    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.059    -0.311    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.294ns (27.836%)  route 5.947ns (72.164%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 19.475 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.617    -0.923    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
    SLICE_X64Y144        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/Q
                         net (fo=21, routed)          1.317     0.850    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[0]
    SLICE_X64Y149        LUT3 (Prop_lut3_I1_O)        0.124     0.974 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14/O
                         net (fo=2, routed)           0.324     1.298    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14_n_0
    SLICE_X62Y149        LUT5 (Prop_lut5_I2_O)        0.124     1.422 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.422    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.955 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.001     1.956    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
    SLICE_X62Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.073 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.073    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
    SLICE_X62Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.302 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=10, routed)          0.633     2.935    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
    SLICE_X57Y151        LUT2 (Prop_lut2_I0_O)        0.310     3.245 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.863     4.108    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
    SLICE_X62Y152        LUT3 (Prop_lut3_I1_O)        0.124     4.232 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/counter[3]_i_2/O
                         net (fo=77, routed)          1.520     5.752    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_valid1
    SLICE_X54Y153        LUT5 (Prop_lut5_I0_O)        0.124     5.876 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_3/O
                         net (fo=1, routed)           0.670     6.547    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_3_n_0
    SLICE_X54Y153        LUT3 (Prop_lut3_I0_O)        0.153     6.700 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_1/O
                         net (fo=8, routed)           0.618     7.318    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_1_n_0
    SLICE_X55Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.662    19.475    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/aclk
    SLICE_X55Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/C
                         clock pessimism              0.488    19.963    
                         clock uncertainty           -0.141    19.822    
    SLICE_X55Y153        FDRE (Setup_fdre_C_CE)      -0.412    19.410    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                         19.410    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                 12.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.644    -0.520    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X63Y154        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/Q
                         net (fo=1, routed)           0.110    -0.269    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]
    SLICE_X63Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.919    -0.754    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X63Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/C
                         clock pessimism              0.250    -0.504    
                         clock uncertainty            0.141    -0.362    
    SLICE_X63Y153        FDRE (Hold_fdre_C_D)         0.076    -0.286    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.018    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.490ns (52.667%)  route 1.339ns (47.333%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 19.405 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.300     0.300    
    C4                                                0.000     0.300 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.300    ftdi_tx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.790 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, routed)           1.339     3.129    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
    SLICE_X85Y141        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.593    19.405    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
    SLICE_X85Y141        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    19.405    
                         clock uncertainty           -0.436    18.970    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.103    18.867    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 15.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.257ns (34.086%)  route 0.498ns (65.914%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    C4                                                0.000     0.020 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.020    ftdi_tx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.277 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, routed)           0.498     0.775    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
    SLICE_X85Y141        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.871    -0.802    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
    SLICE_X85Y141        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    -0.802    
                         clock uncertainty            0.436    -0.366    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.059    -0.307    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.294ns (27.836%)  route 5.947ns (72.164%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 19.475 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.617    -0.923    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
    SLICE_X64Y144        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[0]/Q
                         net (fo=21, routed)          1.317     0.850    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[0]
    SLICE_X64Y149        LUT3 (Prop_lut3_I1_O)        0.124     0.974 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14/O
                         net (fo=2, routed)           0.324     1.298    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14_n_0
    SLICE_X62Y149        LUT5 (Prop_lut5_I2_O)        0.124     1.422 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.422    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.955 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.001     1.956    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
    SLICE_X62Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.073 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.073    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
    SLICE_X62Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.302 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=10, routed)          0.633     2.935    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
    SLICE_X57Y151        LUT2 (Prop_lut2_I0_O)        0.310     3.245 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, routed)          0.863     4.108    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
    SLICE_X62Y152        LUT3 (Prop_lut3_I1_O)        0.124     4.232 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/counter[3]_i_2/O
                         net (fo=77, routed)          1.520     5.752    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_valid1
    SLICE_X54Y153        LUT5 (Prop_lut5_I0_O)        0.124     5.876 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_3/O
                         net (fo=1, routed)           0.670     6.547    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_3_n_0
    SLICE_X54Y153        LUT3 (Prop_lut3_I0_O)        0.153     6.700 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_1/O
                         net (fo=8, routed)           0.618     7.318    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_1_n_0
    SLICE_X55Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.662    19.475    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/aclk
    SLICE_X55Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]/C
                         clock pessimism              0.488    19.963    
                         clock uncertainty           -0.141    19.822    
    SLICE_X55Y153        FDRE (Setup_fdre_C_CE)      -0.412    19.410    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                         19.410    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                 12.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.644    -0.520    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X63Y154        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]/Q
                         net (fo=1, routed)           0.110    -0.269    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[2][6]
    SLICE_X63Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.919    -0.754    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/aclk
    SLICE_X63Y153        FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]/C
                         clock pessimism              0.250    -0.504    
                         clock uncertainty            0.141    -0.362    
    SLICE_X63Y153        FDRE (Hold_fdre_C_D)         0.076    -0.286    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_data_buffer_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.018    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.776ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.580ns (16.745%)  route 2.884ns (83.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 19.301 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.701    -0.839    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y146        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.972     1.589    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
    SLICE_X64Y148        LUT1 (Prop_lut1_I0_O)        0.124     1.713 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, routed)           0.912     2.625    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
    SLICE_X56Y146        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.489    19.301    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X56Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.560    19.861    
                         clock uncertainty           -0.141    19.720    
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.319    19.401    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.401    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                 16.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.600%)  route 0.522ns (71.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.559    -0.605    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X56Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.320    -0.121    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
    SLICE_X56Y146        LUT1 (Prop_lut1_I0_O)        0.045    -0.076 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, routed)          0.201     0.126    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
    SLICE_X54Y146        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.827    -0.845    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X54Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X54Y146        FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.776ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.580ns (16.745%)  route 2.884ns (83.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 19.301 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.701    -0.839    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y146        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.972     1.589    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
    SLICE_X64Y148        LUT1 (Prop_lut1_I0_O)        0.124     1.713 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, routed)           0.912     2.625    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
    SLICE_X56Y146        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.489    19.301    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X56Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.560    19.861    
                         clock uncertainty           -0.141    19.720    
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.319    19.401    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.401    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                 16.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.600%)  route 0.522ns (71.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.559    -0.605    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X56Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.320    -0.121    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
    SLICE_X56Y146        LUT1 (Prop_lut1_I0_O)        0.045    -0.076 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, routed)          0.201     0.126    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
    SLICE_X54Y146        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.827    -0.845    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X54Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.141    -0.429    
    SLICE_X54Y146        FDCE (Remov_fdce_C_CLR)     -0.067    -0.496    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.621    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.776ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.580ns (16.745%)  route 2.884ns (83.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 19.301 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.701    -0.839    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y146        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.972     1.589    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
    SLICE_X64Y148        LUT1 (Prop_lut1_I0_O)        0.124     1.713 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, routed)           0.912     2.625    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
    SLICE_X56Y146        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.489    19.301    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X56Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.560    19.861    
                         clock uncertainty           -0.141    19.720    
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.319    19.401    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.401    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                 16.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.600%)  route 0.522ns (71.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.559    -0.605    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X56Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.320    -0.121    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
    SLICE_X56Y146        LUT1 (Prop_lut1_I0_O)        0.045    -0.076 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, routed)          0.201     0.126    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
    SLICE_X54Y146        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.827    -0.845    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X54Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.141    -0.429    
    SLICE_X54Y146        FDCE (Remov_fdce_C_CLR)     -0.067    -0.496    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.621    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.780ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.580ns (16.745%)  route 2.884ns (83.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 19.301 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.701    -0.839    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X77Y146        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          1.972     1.589    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
    SLICE_X64Y148        LUT1 (Prop_lut1_I0_O)        0.124     1.713 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, routed)           0.912     2.625    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
    SLICE_X56Y146        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.406    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    16.083 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    17.722    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.813 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         1.489    19.301    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X56Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.560    19.861    
                         clock uncertainty           -0.138    19.723    
    SLICE_X56Y146        FDCE (Recov_fdce_C_CLR)     -0.319    19.404    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.404    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                 16.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.600%)  route 0.522ns (71.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.559    -0.605    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X56Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, routed)           0.320    -0.121    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
    SLICE_X56Y146        LUT1 (Prop_lut1_I0_O)        0.045    -0.076 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, routed)          0.201     0.126    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
    SLICE_X54Y146        FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, routed)         0.827    -0.845    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
    SLICE_X54Y146        FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X54Y146        FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.763    





