Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 17:31:17 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_9/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                  621        0.014        0.000                      0                  621        1.725        0.000                       0                   622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.012        0.000                      0                  621        0.014        0.000                      0                  621        1.725        0.000                       0                   622  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.718ns (44.085%)  route 2.179ns (55.915%))
  Logic Levels:           16  (CARRY8=9 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 5.344 - 4.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.772ns (routing 0.001ns, distribution 0.771ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=621, routed)         0.772     1.733    demux/CLK
    SLICE_X118Y524       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y524       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.812 r  demux/sel_reg[0]/Q
                         net (fo=43, routed)          0.283     2.095    demux/sel[0]
    SLICE_X119Y519       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.131     2.226 r  demux/sel_reg[7]_i_6/O[2]
                         net (fo=27, routed)          0.244     2.470    demux/O[2]
    SLICE_X117Y517       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     2.569 r  demux/sel[7]_i_188/O
                         net (fo=1, routed)           0.025     2.594    demux/sel[7]_i_188_n_0
    SLICE_X117Y517       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.757 r  demux/sel_reg[7]_i_143/CO[7]
                         net (fo=1, routed)           0.026     2.783    demux/sel_reg[7]_i_143_n_0
    SLICE_X117Y518       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092     2.875 r  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, routed)          0.255     3.130    demux/CO[0]
    SLICE_X119Y521       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     3.182 r  demux/sel[7]_i_125/O
                         net (fo=1, routed)           0.016     3.198    demux/sel[7]_i_125_n_0
    SLICE_X119Y521       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.435 r  demux/sel_reg[7]_i_58/O[5]
                         net (fo=3, routed)           0.181     3.616    demux/sel_reg[7]_i_58_n_10
    SLICE_X119Y520       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.667 r  demux/sel[7]_i_80/O
                         net (fo=2, routed)           0.118     3.785    demux/sel[7]_i_80_n_0
    SLICE_X119Y520       LUT5 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.164     3.949 r  demux/sel[7]_i_40/O
                         net (fo=2, routed)           0.174     4.123    demux/sel[7]_i_40_n_0
    SLICE_X118Y520       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.158 r  demux/sel[7]_i_48/O
                         net (fo=1, routed)           0.011     4.169    demux/sel[7]_i_48_n_0
    SLICE_X118Y520       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.324 r  demux/sel_reg[7]_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.350    demux/sel_reg[7]_i_21_n_0
    SLICE_X118Y521       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.453 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, routed)           0.358     4.811    demux_n_28
    SLICE_X118Y525       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.905 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, routed)           0.176     5.081    demux/sel_reg[7]_i_5_0[1]
    SLICE_X117Y523       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.134 r  demux/sel[7]_i_8/O
                         net (fo=1, routed)           0.015     5.149    demux/sel[7]_i_8_n_0
    SLICE_X117Y523       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.266 r  demux/sel_reg[7]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.292    demux/sel_reg[7]_i_4_n_0
    SLICE_X117Y524       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.348 r  demux/sel_reg[7]_i_5/O[0]
                         net (fo=8, routed)           0.186     5.534    demux/sel_reg[7]_i_5_n_15
    SLICE_X119Y525       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     5.571 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.059     5.630    demux/sel20_in[3]
    SLICE_X119Y525       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=621, routed)         0.674     5.344    demux/CLK
    SLICE_X119Y525       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.308     5.652    
                         clock uncertainty           -0.035     5.617    
    SLICE_X119Y525       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.642    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                  0.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 demux/genblk1[50].z_reg[50][1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[50].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      0.642ns (routing 0.001ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.001ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=621, routed)         0.642     1.312    demux/CLK
    SLICE_X114Y512       FDRE                                         r  demux/genblk1[50].z_reg[50][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y512       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.372 r  demux/genblk1[50].z_reg[50][1]/Q
                         net (fo=1, routed)           0.070     1.442    genblk1[50].reg_in/D[1]
    SLICE_X114Y514       FDRE                                         r  genblk1[50].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=621, routed)         0.763     1.724    genblk1[50].reg_in/CLK
    SLICE_X114Y514       FDRE                                         r  genblk1[50].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.358     1.366    
    SLICE_X114Y514       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.428    genblk1[50].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y506  demux/genblk1[122].z_reg[122][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y506  demux/genblk1[122].z_reg[122][0]/C



