# Verilog filelist for simulation
# Add your RTL and testbench files here
# Lines starting with '#' are comments

# RTL files
rtl/basic.v

# Testbench files
testbench/basic_tb.v
