vhdl xil_defaultlib  \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_system_interrupts_0/sim/base_system_interrupts_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_vdma_0/sim/base_axi_vdma_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_vtc_in_0/sim/base_vtc_in_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/sim/base_axi_gpio_hdmiin_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/SyncBase.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/EEPROM_8b.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/TWI_SlaveCtl.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/GlitchFilter.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/SyncAsync.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/DVI_Constants.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/SyncAsyncReset.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/PhaseAlign.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/InputSERDES.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/ChannelBond.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/ResyncToBUFG.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/TMDS_Decoder.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/TMDS_Clocking.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/269e/src/dvi2rgb.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_dvi2rgb_0_0/sim/base_dvi2rgb_0_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/9097/src/axi_dynclk.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_dynclk_0/sim/base_axi_dynclk_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_vtc_out_0/sim/base_vtc_out_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/sim/base_hdmi_out_hpd_video_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/bd5a/src/ClockGen.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/bd5a/src/OutputSERDES.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/bd5a/src/TMDS_Encoder.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ipshared/bd5a/src/rgb2dvi.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/sim/base_rgb2dvi_0_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/sim/base_proc_sys_reset_pixelclk_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/sim/base_rst_ps7_0_fclk0_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/sim/base_rst_ps7_0_fclk1_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_proc_sys_reset_0_0/sim/base_proc_sys_reset_0_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_conv_funs_pkg.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_proc_common_pkg.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_ipif_pkg.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_family_support.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_family.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_soft_reset.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_wiz_0_0_pselect_f.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_wiz_0_0_address_decoder.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_wiz_0_0_slave_attachment.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_xadc_wiz_0_0_interrupt_control.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_wiz_0_0_axi_lite_ipif.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0_drp_arbiter.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0_drp_to_axi_stream.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_xadc_wiz_0_0/base_xadc_wiz_0_0_axi_xadc.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_dma_0_0/sim/base_axi_dma_0_0.vhd" \
"../../../../reduced_version.gen/sources_1/bd/base/ip/base_axi_intc_0_0/sim/base_axi_intc_0_0.vhd" \

nosort
