$date
	Sun Oct 23 06:21:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#218218
b1101 &
b1101 %
1$
b1101 !
1"
#218219
0"
#218222
b101000 &
b101000 %
#218226
b10100 &
b10100 %
#218230
b1010 &
b1010 %
#218234
b101 &
b101 %
#218238
b10000 &
b10000 %
#218242
b1000 &
b1000 %
#218246
b100 &
b100 %
#218250
b10 &
b10 %
#218254
b1 &
1#
b1 %
#218258
b0 &
b0 %
0#
0$
#1199206
b11100 &
b11100 %
1$
b11100 !
1"
#1199207
0"
#1199210
b1110 &
b1110 %
#1199214
b111 &
b111 %
#1199218
b10110 &
b10110 %
#1199222
b1011 &
b1011 %
#1199226
b100010 &
b100010 %
#1199230
b10001 &
b10001 %
#1199234
b110100 &
b110100 %
#1199238
b11010 &
b11010 %
#1199242
b1101 &
b1101 %
#1199246
b101000 &
b101000 %
#1199250
b10100 &
b10100 %
#1199254
b1010 &
b1010 %
#1199258
b101 &
b101 %
#1199262
b10000 &
b10000 %
#1199266
b1000 &
b1000 %
#1199270
b100 &
b100 %
#1199274
b10 &
b10 %
#1199278
b1 &
1#
b1 %
#1199282
b0 &
b0 %
0#
0$
#2170905
b101 !
1"
#2170906
b101 &
b101 %
1$
#2170907
0"
#2170910
b10000 &
b10000 %
#2170914
b1000 &
b1000 %
#2170918
b100 &
b100 %
#2170922
b10 &
b10 %
#2170926
b1 &
1#
b1 %
#2170930
b0 &
b0 %
0#
0$
#4500012
