{"vcs1":{"timestamp_begin":1759298739.865752772, "rt":6.50, "ut":5.05, "st":0.55}}
{"vcselab":{"timestamp_begin":1759298746.418065154, "rt":1.51, "ut":1.07, "st":0.07}}
{"link":{"timestamp_begin":1759298747.972405049, "rt":0.75, "ut":0.39, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759298739.589956567}
{"VCS_COMP_START_TIME": 1759298739.589956567}
{"VCS_COMP_END_TIME": 1759298754.588168776}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog5 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog5"}
{"vcs1": {"peak_mem": 438732}}
{"vcselab": {"peak_mem": 268068}}
