ul_srs : srs_bandwidth = %d, freq_domin_position = %d, hopping_bw = %d, duration = %d, trans_comb = %d, cyclic_shift = %d, srs_Configuration_Index = %d
srs config : Release
cqi : reporting_mode_aperiodic = %x
cqi : pdsch_offset = %d, cqi_reporting_periodic_enable = %d, cqi_PUCCH_Resource_Index = %d, cqi_Format_Indicator_type = %d, pmi_Config_Index = %d
cqi : cqi_Format_Indicator_Periodic.wide_band_cqi = %d
cqi : cqi_Format_Indicator_Periodic.subband_cqi = %d
cqi : ri_Config_Index = %d
cqi : simultaneous_AckNack_And_CQI = %d
cqi config : Release
PCELL cqi_report_config_v1310_setup:%d, cqi_report_aperiodic_v1310_setup:%d
scheduling_req_config : sr_PUCCH_ResourceIndex = %d, sr_Configuration_Index = %d, dsr_trans_max = %d
scheduling_req_config : Release
scheduling_req_r10_config : sr_PUCCH_ResourceIndexP1 = %d
HALTX_SetULBandWidth(CC%d): gDrx_ActiveRat(%d)
Change UL BW : %d -> %d, Cell_info(%d, %d)
Change UL CP Type : %d -> %d, Cell_info(%d, %d)
assert condition : ph_ind is NULL
more than 2 UL grant, but at most 2 UL grants can be processed.
[ERROR] HALTX_ProcULGrantIntr : Invalid StackId[%d] !!!!
UL Grnat Error : num[%d], num_cell[%d], type1_ph_num[%d]
Pending GRANT [ID:%d, %d],[0x%X]%d/%d/%d/%d
Interrupt New UCI, before Complete Prev UCI, LMAC Busy(%d)
GRANT [ID:%d, %d],[0x%X]%d/%d (mode:%d, cg:%d)
HALTX_ProcDMADoneIntr : FeDV SCell wrong!!!!
HALTX_ProcDMADoneIntr : HID[%d], SWHarqBufStatus[A:%x/D:%x], AsyncSHM[%x]
[L2 DEBUG] HALTX_ProcDMADoneIntr : HALTX_ProcOneMoreULGrant!!!
ul_rs_sib : group_hopping_enable = %d, group_assign_pusch = %d, seq_hopping_enable = %d, cyclic_shift = %d
ul_pwr_ctrl : p0_nominal_pusch = %d, alpha = %d, p0_nominal_pucch = %d, ul_cyclic_prefix_length = %d
ul_pwr_ctrl : delta_tp_pucch = {%d, %d, %d, %d, %d}, delta_Preamble_Msg3 = %d
pucch_sib : delta_shift = %d, n_cqi_rb = %d, n_an_cs = %d, n1_pucch_an = %d
pusch_sib : n_SB = %d, hopping_mode = %d, pusch_Hopping_Offset = %d, enable_64_Qam = %d, enable_64_Qam_r12 = %d
ul_srs_sib : srs_bandwidth_config = %d, srs_subframe_config = %d, simultaneous_ack_srs = %d, srs_maxUpPts = %d
ul_srs_sib : NULL
ul_rs_sib : group_hopping_enable = %d, group_assign_pusch = %d, seq_hopping_enable = %d, cyclic_shift = %d
pusch_sib : n_SB = %d, hopping_mode = %d, pusch_Hopping_Offset = %d, enable_64_Qam = %d, enable_64_Qam_r12 = %d
sounding_rs_ul : srs_bandwidth_config = %d, srs_subframe_config = %d
sounding_rs_ul : simultaneous_ack_srs = %d, srs_maxUpPts = %d
ul_srs_sib : NULL
antenna_config : antenna_ports_count = %d
ul_pwr_ctrl : p0_nominal_pusch = %d, alpha = %d, p0_nominal_pucch = %d, ul_cyclic_prefix_length = %d
ul_pwr_ctrl : delta_tp_pucch = {%d, %d, %d, %d, %d}, delta_Preamble_Msg3 = %d
ul_pwr_ctrl_sib : NULL
pucch_config : delta_shift = %d, n_cqi_rb = %d, n_an_cs = %d, n1_pucch_an = %d
pucch_config : NULL
uplink_pwr_ctrl_common_v1310 : NULL
antenna_config : codebook_subset_restriction_type = %d, codebook_subset_restriction = 0x%X
hal_tx :pucch_formatR10.format3_enable = %d , dsp_pucch_r10->pucch_format3_setup = %d
hal_tx : dsp_pucch_r13->pucch_format3_setup = %d
hal_tx : dsp_pucch_r13->n1_pucch_an_cs_setup = %d
hal_tx : dsp_pucch_r13->pucch_format4_setup = %d
hal_tx : dsp_pucch_r13->pucch_format5_setup = %d
hal_tx : dsp_pucch_r13->pucch_r8.valid = %d
hal_tx : dsp_pucch_r13->pucch_r11.valid = %d
hal_tx : dsp_pucch_r13->pucch_r12.valid = %d
hal_tx : pucch_config_r13_setup = %d , dsp_pucch_r13->valid = %d
hal_tx : pucch_config_r13_setup = %d , dsp_pucch_r13->valid = %d
hal_tx : dsp_pucch_v1370->valid = %d
dsp_pusch_r14->valid:%d, enable_256qam_r14_setup:%d , enable_256qam_r14.choice:%d
msg_ul_pwr_ctrl : p0_ue_pusch = %d
ul_pwr_ctrl : delta_mcs_enable = %d, accumulation_enable = %d
ul_pwr_ctrl : p0_ue_pucch = %d, p_srs_offset = %d, filter_coefficient = %d
ul_pwr_ctrl : NULL
pusch_config : deltaOffset_Ack_Index = %d, deltaOffset_RI_Index = %d, deltaOffset_CQI_Index = %d
pusch_config : NULL
antenna_config : transmission_mode = %d
antenna_config : NULL
pucch_config : tdd_AckNack_Feedback_Mode_present = %d, tddAckNackFeedbackMode = %d
pucch_config : enable_ack_Nack_repetition = %d, repetiton_factor = %d, n1PUCCH_AN_Rep = %d
pucch_config : NULL
hal_tx : dsp_pucch_r13.pucch_format3_setup = %d
hal_tx : dsp_pucch_r13.n1_pucch_an_cs_setup = %d
hal_tx : dsp_pucch_r13.pucch_format4_setup = %d
hal_tx : dsp_pucch_r13.pucch_format5_setup = %d
hal_tx : dsp_pucch_r13.pucch_r8.valid = %d
hal_tx : dsp_pucch_r13.pucch_r11.valid = %d
hal_tx : dsp_pucch_r13.pucch_r12.valid = %d
hal_tx : pucch_config_r13_setup = %d , dsp_pucch_r13.valid = %d
hal_tx : pucch_config_r13_setup = %d , dsp_pucch_r13.valid = %d
[RDBG] SCellIdx(%d), pmi_RI_Report_setup(%d)
scell info config : num_seccell = %d, num_dsp_scell = %d, NumofScellConfig = %d
hal_tx : dsp_pucch_v1370.valid = %d
SCELL Scell_TxDedi.pusch_r14.valid:%d, enable_256qam_r14.choice:%d
HALTX_IsMacTxBusy: RdDoneIdx/RdIdx/MaxWdIdx[%d/%d/%d]
HALTX_UpdateRdDoneIdx: RdDoneIdx->RdIdx[%d->%d]
HALTX_ProcUlGrantHisr: Pending Grant!! MaxWdIdx/HisrRdIdx/RdIdx[%d/%d/%d]
