=================================================================================
 adder 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 764, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('AND2x2', 255), ('OR2x2', 254), ('XNOR2x1', 250), ('XOR2x1', 5)]
creating networkx graph with  1020  nodes
created networkx graph with  1020  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.13474225997924805
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2401118278503418
loadDataAndPreprocess done. time esclaped:  0.24017906188964844
originalArea= 89.14211999999944
initial iCellArea= 81.70631999999956
dealing with pattern# ADDER_G0_1_4 with 254 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G0_1_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 81.64799916744232, gates: 889, depth: 255
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G0_1_4.lib; read_verilog /tmp/88WHNYQ4Z4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G0_1_4.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/88WHNYQ4Z4.v
Parsing Verilog input from `/tmp/88WHNYQ4Z4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2436397763
CPU: user 0.06s system 0.02s, MEM: 22.86 MB total, 16.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 889, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('INVx1', 252), ('XNOR2x1', 252), ('ADDER_G0_1_4', 251), ('AND2x2', 126), ('XOR2x1', 3), ('OR2x2', 3), ('NAND2x1', 2)]
creating networkx graph with  1145  nodes
created networkx graph with  1145  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.6373600959777832
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.7550582885742188
loadDataAndPreprocess done. time esclaped:  1.7551205158233643
current iCellArea= 81.64799999999956
>>> choose the cluster ADDER_G0_1_4!

dealing with pattern# ADDER_G1_12_22 with 249 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G1_12_22 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ADDER_G1_5_15 with 126 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G1_5_15 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ADDER_G1_3_4 with 126 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G1_3_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 77.94468006491661, gates: 762, depth: 255
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G1_3_4.lib; read_verilog /tmp/MD43967T6J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G1_3_4.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MD43967T6J.v
Parsing Verilog input from `/tmp/MD43967T6J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c66e7529bc
CPU: user 0.06s system 0.01s, MEM: 22.02 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 762, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('INVx1', 252), ('ADDER_G0_1_4', 251), ('ADDER_G1_3_4', 127), ('AND2x2', 126), ('OR2x2', 3), ('NAND2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  1018  nodes
created networkx graph with  1018  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.3136672973632812
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.4783382415771484
loadDataAndPreprocess done. time esclaped:  3.4783856868743896
current iCellArea= 77.94467999999958
>>> choose the cluster ADDER_G1_3_4!

dealing with pattern# ADDER_G2_10_17 with 249 clusters ( size = 3 )
dealing with pattern# ADDER_G2_1_3 with 126 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_1_3 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ADDER_G2_4_13 with 126 clusters ( size = 3 )
dealing with pattern# ADDER_G2_4_12_13 with 125 clusters ( size = 4 )
>>> : Synthesis pattern# ADDER_G2_4_12_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 67.2429599314928, gates: 517, depth: 255
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_4_12_13.lib; read_verilog /tmp/1QQPT5IYKL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G2_4_12_13.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1QQPT5IYKL.v
Parsing Verilog input from `/tmp/1QQPT5IYKL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d8ad89557f
CPU: user 0.05s system 0.01s, MEM: 20.24 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 517, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('ADDER_G0_1_4', 128), ('ADDER_G1_3_4', 127), ('AND2x2', 126), ('OR2x2', 125), ('INVx1', 8), ('XOR2x1', 1), ('NAND2x1', 1), ('ADDER_G2_4_12_13', 1)]
creating networkx graph with  773  nodes
created networkx graph with  773  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.647863388061523
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.667670726776123
loadDataAndPreprocess done. time esclaped:  4.667696475982666
current iCellArea= 67.2429599999997
>>> choose the cluster ADDER_G2_4_12_13!

dealing with pattern# ADDER_G3_5_6_8 with 124 clusters ( size = 4 )
>>> : Synthesis pattern# ADDER_G3_5_6_8 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 50.22809923440218, gates: 256, depth: 128
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G3_5_6_8.lib; read_verilog /tmp/L40NJQK33N.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/adder//ADDER_G3_5_6_8.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L40NJQK33N.v
Parsing Verilog input from `/tmp/L40NJQK33N.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5d7a06d332
CPU: user 0.04s system 0.00s, MEM: 18.16 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 256, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('ADDER_G1_3_4', 127), ('ADDER_G3_5_6_8', 127), ('XOR2x1', 1), ('AND2x2', 1)]
creating networkx graph with  512  nodes
created networkx graph with  512  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.267225742340088
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.267700672149658
loadDataAndPreprocess done. time esclaped:  5.267717361450195
current iCellArea= 50.22809999999989
>>> choose the cluster ADDER_G3_5_6_8!

saveArea= 31.478219999999673  /  38.52605281941451 %
=================================================================================
 arbiter 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12286, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 6016), ('OR2x2', 6014), ('PI', 256), ('INVx1', 189), ('NOR2x1', 67)]
creating networkx graph with  12542  nodes
created networkx graph with  12542  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.5523021221160889
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.810697555541992
loadDataAndPreprocess done. time esclaped:  5.810748338699341
originalArea= 1066.5124200001987
initial iCellArea= 1066.5124200001987
dealing with pattern# ARBITER_G0_2_11957 with 5760 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_2_11957 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 676.4536669738591, gates: 6910, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G0_2_11957.lib; read_verilog /tmp/D0QG85TKUG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G0_2_11957.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D0QG85TKUG.v
Parsing Verilog input from `/tmp/D0QG85TKUG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 62f70d2627
CPU: user 0.60s system 0.03s, MEM: 77.83 MB total, 71.47 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6910, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ARBITER_G0_2_11957', 5759), ('AND2x2', 383), ('INVx1', 317), ('OR2x2', 256), ('PI', 256), ('NAND2x1', 128), ('NOR2x1', 67)]
creating networkx graph with  7166  nodes
created networkx graph with  7166  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.010494232177734
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.174856424331665
loadDataAndPreprocess done. time esclaped:  17.17492127418518
current iCellArea= 676.4536800000632
>>> choose the cluster ARBITER_G0_2_11957!

dealing with pattern# ARBITER_G1_0_470 with 317 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G1_0_470 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 674.6749071776867, gates: 6849, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_0_470.lib; read_verilog /tmp/JU629XLLKE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G1_0_470.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JU629XLLKE.v
Parsing Verilog input from `/tmp/JU629XLLKE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7336f3f262
CPU: user 0.58s system 0.05s, MEM: 77.42 MB total, 71.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6849, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ARBITER_G0_2_11957', 5698), ('AND2x2', 383), ('INVx1', 256), ('OR2x2', 256), ('PI', 256), ('NAND2x1', 128), ('NOR2x1', 67), ('ARBITER_G1_0_470', 61)]
creating networkx graph with  7105  nodes
created networkx graph with  7105  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  19.66218400001526
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  19.820581197738647
loadDataAndPreprocess done. time esclaped:  19.820628881454468
current iCellArea= 674.6749200000617
>>> choose the cluster ARBITER_G1_0_470!

dealing with pattern# ARBITER_G2_0_7_469 with 256 clusters ( size = 4 )
>>> : Synthesis pattern# ARBITER_G2_0_7_469 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 696.049190081656, gates: 6847, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_0_7_469.lib; read_verilog /tmp/WXQ7KPWC3S.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_0_7_469.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WXQ7KPWC3S.v
Parsing Verilog input from `/tmp/WXQ7KPWC3S.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 00bd9acca9
CPU: user 0.58s system 0.03s, MEM: 77.41 MB total, 71.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6847, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ARBITER_G0_2_11957', 5376), ('ARBITER_G2_0_7_469', 383), ('OR2x2', 321), ('AND2x2', 256), ('PI', 256), ('INVx1', 254), ('NAND2x1', 129), ('NOR2x1', 128)]
creating networkx graph with  7103  nodes
created networkx graph with  7103  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  23.077059030532837
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  23.148887872695923
loadDataAndPreprocess done. time esclaped:  23.148927688598633
current iCellArea= 696.0492000000719
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_0_469 with 256 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_0_898 with 256 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G2_0_898 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ARBITER_G2_0_6691 with 255 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G2_0_6691 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 674.6749071776867, gates: 6849, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_0_6691.lib; read_verilog /tmp/D54E9CC56B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_0_6691.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D54E9CC56B.v
Parsing Verilog input from `/tmp/D54E9CC56B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9bda966dec
CPU: user 0.57s system 0.02s, MEM: 77.42 MB total, 71.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6849, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ARBITER_G0_2_11957', 5698), ('AND2x2', 383), ('INVx1', 256), ('OR2x2', 256), ('PI', 256), ('NAND2x1', 128), ('NOR2x1', 67), ('ARBITER_G1_0_470', 61)]
creating networkx graph with  7105  nodes
created networkx graph with  7105  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  25.66820502281189
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  26.041505098342896
loadDataAndPreprocess done. time esclaped:  26.041552305221558
current iCellArea= 674.6749200000617
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_0_1 with 128 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G2_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 674.6749071776867, gates: 6849, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_0_1.lib; read_verilog /tmp/VN41WPZUBW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_0_1.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VN41WPZUBW.v
Parsing Verilog input from `/tmp/VN41WPZUBW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1436aa346b
CPU: user 0.59s system 0.02s, MEM: 77.42 MB total, 71.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6849, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ARBITER_G0_2_11957', 5698), ('AND2x2', 383), ('INVx1', 256), ('OR2x2', 256), ('PI', 256), ('NAND2x1', 128), ('NOR2x1', 67), ('ARBITER_G1_0_470', 61)]
creating networkx graph with  7105  nodes
created networkx graph with  7105  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  28.258552074432373
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  28.409075498580933
loadDataAndPreprocess done. time esclaped:  28.409119367599487
current iCellArea= 674.6749200000617
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_2_6 with 128 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_417_6819 with 125 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G2_417_6819 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 651.7114077955484, gates: 6567, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_417_6819.lib; read_verilog /tmp/50T7ESQUP7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/arbiter//ARBITER_G2_417_6819.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/50T7ESQUP7.v
Parsing Verilog input from `/tmp/50T7ESQUP7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5cf5d0a4b1
CPU: user 0.56s system 0.03s, MEM: 75.50 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6567, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ARBITER_G0_2_11957', 5578), ('AND2x2', 383), ('PI', 256), ('OR2x2', 182), ('ARBITER_G2_417_6819', 164), ('INVx1', 130), ('NOR2x1', 75), ('ARBITER_G1_0_470', 54), ('NAND2x1', 1)]
creating networkx graph with  6823  nodes
created networkx graph with  6823  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  30.565853595733643
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  30.653425455093384
loadDataAndPreprocess done. time esclaped:  30.65348768234253
current iCellArea= 651.7114200000493
>>> choose the cluster ARBITER_G2_417_6819!

dealing with pattern# ARBITER_G3_0_343 with 255 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_6_345 with 128 clusters ( size = 4 )
dealing with pattern# ARBITER_G3_0_345 with 128 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_0_770 with 128 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_0_1 with 128 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_343 with 255 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_6_345 with 128 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_0_345 with 128 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_770 with 128 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_1 with 128 clusters ( size = 2 )
saveArea= 414.80100000014943  /  38.89321795240529 %
=================================================================================
 bar 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3172, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 1838), ('OR2x2', 1327), ('PI', 135), ('INVx1', 7)]
creating networkx graph with  3307  nodes
created networkx graph with  3307  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.283710241317749
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.9722874164581299
loadDataAndPreprocess done. time esclaped:  1.9723448753356934
originalArea= 277.1803800000049
initial iCellArea= 277.1803800000049
dealing with pattern# BAR_G0_1_4 with 1610 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_1_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 221.9805013909936, gates: 2609, depth: 13
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G0_1_4.lib; read_verilog /tmp/VY8EH3YFEZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G0_1_4.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VY8EH3YFEZ.v
Parsing Verilog input from `/tmp/VY8EH3YFEZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cb72650271
CPU: user 0.18s system 0.01s, MEM: 37.18 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2609, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_1_4', 1046), ('AND2x2', 436), ('NAND2x1', 411), ('INVx1', 280), ('OR2x2', 274), ('NOR2x1', 162), ('PI', 135)]
creating networkx graph with  2744  nodes
created networkx graph with  2744  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.503044843673706
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.362062454223633
loadDataAndPreprocess done. time esclaped:  6.362114906311035
current iCellArea= 221.98049999999955
>>> choose the cluster BAR_G0_1_4!

dealing with pattern# BAR_G1_0_36 with 461 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G1_0_36 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G1_0_18 with 377 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G1_0_18 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G1_27_35 with 251 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G1_27_35 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 189.10260121151805, gates: 2143, depth: 13
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G1_27_35.lib; read_verilog /tmp/CS936WD14W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G1_27_35.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CS936WD14W.v
Parsing Verilog input from `/tmp/CS936WD14W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 09acb36d54
CPU: user 0.15s system 0.02s, MEM: 34.09 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2143, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_1_4', 884), ('AND2x2', 584), ('BAR_G1_27_35', 296), ('OR2x2', 201), ('PI', 135), ('INVx1', 77), ('NOR2x1', 54), ('NAND2x1', 47)]
creating networkx graph with  2278  nodes
created networkx graph with  2278  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.402106761932373
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.77116322517395
loadDataAndPreprocess done. time esclaped:  9.771210432052612
current iCellArea= 189.10259999999766
>>> choose the cluster BAR_G1_27_35!

dealing with pattern# BAR_G2_1_2 with 463 clusters ( size = 3 )
dealing with pattern# BAR_G2_0_1_2 with 217 clusters ( size = 4 )
>>> : Synthesis pattern# BAR_G2_0_1_2 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 190.7355599105358, gates: 1795, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_0_1_2.lib; read_verilog /tmp/DSAA8T4GHU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_0_1_2.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DSAA8T4GHU.v
Parsing Verilog input from `/tmp/DSAA8T4GHU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dbb04a8222
CPU: user 0.16s system 0.01s, MEM: 31.28 MB total, 25.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 16% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1795, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_1_4', 709), ('AND2x2', 519), ('BAR_G2_0_1_2', 273), ('BAR_G1_27_35', 141), ('PI', 135), ('OR2x2', 133), ('NAND2x1', 11), ('INVx1', 8), ('NOR2x1', 1)]
creating networkx graph with  1930  nodes
created networkx graph with  1930  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.167097568511963
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.440510511398315
loadDataAndPreprocess done. time esclaped:  12.440563440322876
current iCellArea= 190.7355599999978
>>> area increased after remapping!

dealing with pattern# BAR_G2_15_32 with 199 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G2_15_32 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G2_1_339 with 185 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G2_1_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 191.36250099912286, gates: 2144, depth: 12
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_1_339.lib; read_verilog /tmp/PGYIXXRII4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_1_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PGYIXXRII4.v
Parsing Verilog input from `/tmp/PGYIXXRII4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 95d04d1afc
CPU: user 0.17s system 0.01s, MEM: 34.15 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2144, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_1_4', 818), ('AND2x2', 579), ('BAR_G1_27_35', 372), ('OR2x2', 227), ('PI', 135), ('NOR2x1', 63), ('INVx1', 49), ('BAR_G2_1_339', 22), ('NAND2x1', 14)]
creating networkx graph with  2279  nodes
created networkx graph with  2279  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.97750973701477
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.296528577804565
loadDataAndPreprocess done. time esclaped:  14.29660153388977
current iCellArea= 191.36249999999745
>>> area increased after remapping!

dealing with pattern# BAR_G2_15_25_32 with 145 clusters ( size = 4 )
dealing with pattern# BAR_G2_1_243 with 129 clusters ( size = 3 )
dealing with pattern# BAR_G2_6_529_530 with 121 clusters ( size = 4 )
dealing with pattern# BAR_G2_1_6_243 with 88 clusters ( size = 4 )
>>> : Synthesis pattern# BAR_G2_1_6_243 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 186.12828140705824, gates: 2096, depth: 13
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_1_6_243.lib; read_verilog /tmp/TLX6ZJ2BV6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G2_1_6_243.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TLX6ZJ2BV6.v
Parsing Verilog input from `/tmp/TLX6ZJ2BV6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 451b8310ae
CPU: user 0.17s system 0.01s, MEM: 33.82 MB total, 27.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 13% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2096, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_1_4', 880), ('AND2x2', 659), ('BAR_G1_27_35', 270), ('OR2x2', 212), ('PI', 135), ('INVx1', 34), ('NOR2x1', 27), ('NAND2x1', 12), ('BAR_G2_1_6_243', 2)]
creating networkx graph with  2231  nodes
created networkx graph with  2231  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  15.522201299667358
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.85055422782898
loadDataAndPreprocess done. time esclaped:  15.850606203079224
current iCellArea= 186.1282799999978
>>> choose the cluster BAR_G2_1_6_243!

dealing with pattern# BAR_G3_1_2 with 468 clusters ( size = 3 )
dealing with pattern# BAR_G3_0_1_2 with 252 clusters ( size = 4 )
dealing with pattern# BAR_G3_6_229 with 220 clusters ( size = 2 )
dealing with pattern# BAR_G3_15_32 with 168 clusters ( size = 3 )
dealing with pattern# BAR_G3_15_25_32 with 159 clusters ( size = 4 )
dealing with pattern# BAR_G3_6_229_232 with 152 clusters ( size = 4 )
dealing with pattern# BAR_G3_1_235 with 113 clusters ( size = 3 )
dealing with pattern# BAR_G3_1_6_235 with 83 clusters ( size = 4 )
dealing with pattern# BAR_G3_6_239 with 40 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G3_6_239 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 203.04108087345958, gates: 2263, depth: 12
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_6_239.lib; read_verilog /tmp/0EE3CIL7V7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_6_239.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0EE3CIL7V7.v
Parsing Verilog input from `/tmp/0EE3CIL7V7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a4dd761b0e
CPU: user 0.16s system 0.02s, MEM: 34.98 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2263, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_1_4', 890), ('AND2x2', 359), ('BAR_G1_27_35', 309), ('OR2x2', 210), ('NAND2x1', 164), ('PI', 135), ('INVx1', 133), ('NOR2x1', 100), ('BAR_G3_6_239', 54), ('BAR_G2_1_6_243', 44)]
creating networkx graph with  2398  nodes
created networkx graph with  2398  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.819402933120728
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.17405652999878
loadDataAndPreprocess done. time esclaped:  18.17412519454956
current iCellArea= 203.041079999998
>>> area increased after remapping!

dealing with pattern# BAR_G3_18_905 with 35 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G3_18_905 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 186.12828140705824, gates: 2096, depth: 13
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_18_905.lib; read_verilog /tmp/1GS6VG1W8Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_18_905.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1GS6VG1W8Z.v
Parsing Verilog input from `/tmp/1GS6VG1W8Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 77e7e557c0
CPU: user 0.17s system 0.01s, MEM: 33.82 MB total, 27.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2096, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_1_4', 880), ('AND2x2', 659), ('BAR_G1_27_35', 270), ('OR2x2', 212), ('PI', 135), ('INVx1', 34), ('NOR2x1', 27), ('NAND2x1', 12), ('BAR_G2_1_6_243', 2)]
creating networkx graph with  2231  nodes
created networkx graph with  2231  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  19.24673366546631
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  19.575093984603882
loadDataAndPreprocess done. time esclaped:  19.57513952255249
current iCellArea= 186.1282799999978
>>> area increased after remapping!

dealing with pattern# BAR_G3_15_377_387 with 33 clusters ( size = 4 )
dealing with pattern# BAR_G3_1060_1062 with 21 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G3_1060_1062 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 175.0766364634037, gates: 1572, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_1060_1062.lib; read_verilog /tmp/Y4SBHK7EBU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G3_1060_1062.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y4SBHK7EBU.v
Parsing Verilog input from `/tmp/Y4SBHK7EBU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1e0b6c5b17
CPU: user 0.12s system 0.01s, MEM: 29.37 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1572, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G3_1060_1062', 741), ('BAR_G0_1_4', 303), ('INVx1', 218), ('AND2x2', 145), ('PI', 135), ('BAR_G1_27_35', 63), ('NAND2x1', 53), ('BAR_G2_1_6_243', 30), ('OR2x2', 14), ('NOR2x1', 5)]
creating networkx graph with  1707  nodes
created networkx graph with  1707  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.4140944480896
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  20.807902574539185
loadDataAndPreprocess done. time esclaped:  20.807974815368652
current iCellArea= 175.07663999999983
>>> choose the cluster BAR_G3_1060_1062!

dealing with pattern# BAR_G4_2_6 with 398 clusters ( size = 4 )
>>> : Synthesis pattern# BAR_G4_2_6 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G4_2_172 with 162 clusters ( size = 3 )
dealing with pattern# BAR_G4_6_772 with 115 clusters ( size = 4 )
dealing with pattern# BAR_G4_0_1 with 113 clusters ( size = 4 )
>>> : Synthesis pattern# BAR_G4_0_1 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G4_4_5 with 101 clusters ( size = 4 )
dealing with pattern# BAR_G4_3_172 with 74 clusters ( size = 3 )
dealing with pattern# BAR_G4_2_3_172 with 64 clusters ( size = 4 )
dealing with pattern# BAR_G4_0_643 with 40 clusters ( size = 3 )
dealing with pattern# BAR_G4_242_243 with 28 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G4_242_243 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 173.18123677745461, gates: 1551, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G4_242_243.lib; read_verilog /tmp/968SDW8R9V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/bar//BAR_G4_242_243.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/968SDW8R9V.v
Parsing Verilog input from `/tmp/968SDW8R9V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5053c8d816
CPU: user 0.12s system 0.01s, MEM: 29.29 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1551, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G3_1060_1062', 739), ('BAR_G0_1_4', 322), ('INVx1', 197), ('AND2x2', 191), ('PI', 135), ('BAR_G4_242_243', 44), ('BAR_G2_1_6_243', 20), ('OR2x2', 14), ('BAR_G1_27_35', 13), ('NAND2x1', 6), ('NOR2x1', 5)]
creating networkx graph with  1686  nodes
created networkx graph with  1686  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  23.10335612297058
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  23.3005633354187
loadDataAndPreprocess done. time esclaped:  23.300605058670044
current iCellArea= 173.18123999999978
>>> choose the cluster BAR_G4_242_243!

saveArea= 103.99914000000513  /  37.52038293619602 %
=================================================================================
 cavlc 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 813, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 377), ('AND2x2', 299), ('NOR2x1', 62), ('INVx1', 44), ('NAND2x1', 28), ('PI', 10), ('XNOR2x1', 3)]
creating networkx graph with  823  nodes
created networkx graph with  823  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.3016362190246582
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.5449516773223877
loadDataAndPreprocess done. time esclaped:  0.5449986457824707
originalArea= 69.45911999999956
initial iCellArea= 69.77987999999958
dealing with pattern# CAVLC_G0_4_528 with 258 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G0_4_528 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 55.21445970237255, gates: 633, depth: 13
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G0_4_528.lib; read_verilog /tmp/4TL2FB8WS7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G0_4_528.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4TL2FB8WS7.v
Parsing Verilog input from `/tmp/4TL2FB8WS7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: abba165107
CPU: user 0.05s system 0.01s, MEM: 20.77 MB total, 14.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 633, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CAVLC_G0_4_528', 239), ('OR2x2', 157), ('INVx1', 98), ('AND2x2', 79), ('NOR2x1', 28), ('NAND2x1', 28), ('PI', 10), ('XNOR2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  643  nodes
created networkx graph with  643  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  56.48310470581055
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  56.79202198982239
loadDataAndPreprocess done. time esclaped:  56.792078733444214
current iCellArea= 55.214460000000145
>>> choose the cluster CAVLC_G0_4_528!

dealing with pattern# CAVLC_G1_0_24 with 146 clusters ( size = 3 )
>>> : Synthesis pattern# CAVLC_G1_0_24 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CAVLC_G1_0_157 with 96 clusters ( size = 3 )
>>> : Synthesis pattern# CAVLC_G1_0_157 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 54.048059817403555, gates: 593, depth: 13
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G1_0_157.lib; read_verilog /tmp/DQTN4SCTMB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G1_0_157.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DQTN4SCTMB.v
Parsing Verilog input from `/tmp/DQTN4SCTMB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5f960cc22f
CPU: user 0.05s system 0.00s, MEM: 20.46 MB total, 14.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 593, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CAVLC_G0_4_528', 203), ('OR2x2', 157), ('AND2x2', 74), ('INVx1', 61), ('CAVLC_G1_0_157', 42), ('NAND2x1', 29), ('NOR2x1', 23), ('PI', 10), ('XNOR2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  603  nodes
created networkx graph with  603  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  111.76750111579895
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  111.8819568157196
loadDataAndPreprocess done. time esclaped:  111.88198900222778
current iCellArea= 54.04806000000007
>>> choose the cluster CAVLC_G1_0_157!

dealing with pattern# CAVLC_G2_0_24 with 126 clusters ( size = 3 )
dealing with pattern# CAVLC_G2_2_61 with 80 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G2_2_61 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 48.91589991748333, gates: 574, depth: 12
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G2_2_61.lib; read_verilog /tmp/HL1C5BQUE2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G2_2_61.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HL1C5BQUE2.v
Parsing Verilog input from `/tmp/HL1C5BQUE2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5973886652
CPU: user 0.05s system 0.00s, MEM: 20.33 MB total, 14.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 574, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CAVLC_G0_4_528', 179), ('CAVLC_G2_2_61', 129), ('INVx1', 112), ('AND2x2', 45), ('OR2x2', 43), ('NOR2x1', 35), ('CAVLC_G1_0_157', 19), ('PI', 10), ('NAND2x1', 8), ('XNOR2x1', 2), ('XOR2x1', 2)]
creating networkx graph with  584  nodes
created networkx graph with  584  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  166.15760684013367
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  166.26796650886536
loadDataAndPreprocess done. time esclaped:  166.26799607276917
current iCellArea= 48.82842
>>> choose the cluster CAVLC_G2_2_61!

dealing with pattern# CAVLC_G3_0_90 with 139 clusters ( size = 3 )
>>> : Synthesis pattern# CAVLC_G3_0_90 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CAVLC_G3_0_132 with 124 clusters ( size = 3 )
dealing with pattern# CAVLC_G3_0_88 with 75 clusters ( size = 3 )
dealing with pattern# CAVLC_G3_0_1_90 with 61 clusters ( size = 4 )
>>> : Synthesis pattern# CAVLC_G3_0_1_90 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 48.66803988069296, gates: 559, depth: 12
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G3_0_1_90.lib; read_verilog /tmp/20X7TNCN1B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G3_0_1_90.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/20X7TNCN1B.v
Parsing Verilog input from `/tmp/20X7TNCN1B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c58578b38a
CPU: user 0.05s system 0.01s, MEM: 20.35 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 559, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CAVLC_G0_4_528', 174), ('CAVLC_G2_2_61', 123), ('INVx1', 96), ('OR2x2', 46), ('AND2x2', 40), ('NOR2x1', 38), ('CAVLC_G1_0_157', 23), ('PI', 10), ('NAND2x1', 8), ('CAVLC_G3_0_1_90', 7), ('XNOR2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  569  nodes
created networkx graph with  569  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  221.14739894866943
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  221.25544595718384
loadDataAndPreprocess done. time esclaped:  221.2554862499237
current iCellArea= 48.66804000000001
>>> choose the cluster CAVLC_G3_0_1_90!

dealing with pattern# CAVLC_G4_1_4 with 131 clusters ( size = 3 )
dealing with pattern# CAVLC_G4_1_166 with 124 clusters ( size = 3 )
dealing with pattern# CAVLC_G4_1_165 with 66 clusters ( size = 3 )
dealing with pattern# CAVLC_G4_1_2_4 with 56 clusters ( size = 4 )
dealing with pattern# CAVLC_G4_1_4_5 with 47 clusters ( size = 4 )
>>> : Synthesis pattern# CAVLC_G4_1_4_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 49.07627998292446, gates: 561, depth: 12
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_1_4_5.lib; read_verilog /tmp/F1Q69523IL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_1_4_5.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/F1Q69523IL.v
Parsing Verilog input from `/tmp/F1Q69523IL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 71c3c18f75
CPU: user 0.05s system 0.00s, MEM: 20.36 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 561, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CAVLC_G0_4_528', 169), ('CAVLC_G2_2_61', 126), ('INVx1', 98), ('NOR2x1', 44), ('AND2x2', 42), ('OR2x2', 38), ('CAVLC_G1_0_157', 19), ('CAVLC_G4_1_4_5', 11), ('PI', 10), ('NAND2x1', 8), ('XNOR2x1', 3), ('CAVLC_G3_0_1_90', 2), ('XOR2x1', 1)]
creating networkx graph with  571  nodes
created networkx graph with  571  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  275.64209938049316
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  275.74347043037415
loadDataAndPreprocess done. time esclaped:  275.7434992790222
current iCellArea= 49.07628000000002
>>> area increased after remapping!

dealing with pattern# CAVLC_G4_4_5 with 46 clusters ( size = 3 )
>>> : Synthesis pattern# CAVLC_G4_4_5 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CAVLC_G4_1_273_274 with 41 clusters ( size = 4 )
>>> : Synthesis pattern# CAVLC_G4_1_273_274 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 49.46993997693062, gates: 563, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_1_273_274.lib; read_verilog /tmp/Y7K4904JPR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_1_273_274.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y7K4904JPR.v
Parsing Verilog input from `/tmp/Y7K4904JPR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dea72a190a
CPU: user 0.06s system 0.00s, MEM: 20.37 MB total, 14.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 563, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CAVLC_G0_4_528', 171), ('CAVLC_G2_2_61', 125), ('INVx1', 100), ('AND2x2', 44), ('NOR2x1', 43), ('OR2x2', 37), ('CAVLC_G4_1_273_274', 15), ('CAVLC_G1_0_157', 11), ('PI', 10), ('NAND2x1', 9), ('CAVLC_G3_0_1_90', 4), ('XNOR2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  573  nodes
created networkx graph with  573  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  330.46849179267883
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  330.57536816596985
loadDataAndPreprocess done. time esclaped:  330.5754029750824
current iCellArea= 49.382460000000044
>>> area increased after remapping!

dealing with pattern# CAVLC_G4_1_473 with 33 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G4_1_473 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 48.68261982500553, gates: 560, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_1_473.lib; read_verilog /tmp/YHBU4P42RP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_1_473.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YHBU4P42RP.v
Parsing Verilog input from `/tmp/YHBU4P42RP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bd4f7d9042
CPU: user 0.05s system 0.01s, MEM: 20.35 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 560, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CAVLC_G0_4_528', 175), ('CAVLC_G2_2_61', 126), ('INVx1', 98), ('NOR2x1', 38), ('AND2x2', 38), ('OR2x2', 36), ('CAVLC_G1_0_157', 16), ('NAND2x1', 13), ('PI', 10), ('CAVLC_G4_1_473', 9), ('CAVLC_G3_0_1_90', 7), ('XNOR2x1', 2), ('XOR2x1', 2)]
creating networkx graph with  570  nodes
created networkx graph with  570  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  384.59227895736694
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  384.6918799877167
loadDataAndPreprocess done. time esclaped:  384.69191908836365
current iCellArea= 48.682620000000036
>>> area increased after remapping!

dealing with pattern# CAVLC_G4_1_3_166 with 22 clusters ( size = 4 )
>>> : Synthesis pattern# CAVLC_G4_1_3_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 49.076279792934656, gates: 549, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_1_3_166.lib; read_verilog /tmp/W4BIDJO9FE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_1_3_166.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W4BIDJO9FE.v
Parsing Verilog input from `/tmp/W4BIDJO9FE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3b8f16d3bf
CPU: user 0.05s system 0.00s, MEM: 20.27 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 549, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CAVLC_G0_4_528', 151), ('CAVLC_G2_2_61', 127), ('INVx1', 85), ('NOR2x1', 45), ('OR2x2', 43), ('AND2x2', 37), ('CAVLC_G4_1_3_166', 22), ('CAVLC_G1_0_157', 16), ('NAND2x1', 12), ('PI', 10), ('CAVLC_G3_0_1_90', 7), ('XNOR2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  559  nodes
created networkx graph with  559  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  438.73656725883484
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  438.9775562286377
loadDataAndPreprocess done. time esclaped:  438.9776074886322
current iCellArea= 49.07628000000002
>>> area increased after remapping!

dealing with pattern# CAVLC_G4_0_546 with 22 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_6_248 with 20 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_2_151_152 with 17 clusters ( size = 3 )
dealing with pattern# CAVLC_G4_2_210 with 16 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G4_2_210 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 53
[i] area: 48.56597987934947, gates: 560, depth: 12
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_2_210.lib; read_verilog /tmp/XJ8YDJ9E4Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/cavlc//CAVLC_G4_2_210.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XJ8YDJ9E4Y.v
Parsing Verilog input from `/tmp/XJ8YDJ9E4Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 41edacf5ce
CPU: user 0.05s system 0.01s, MEM: 20.36 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 560, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CAVLC_G0_4_528', 174), ('CAVLC_G2_2_61', 129), ('INVx1', 97), ('AND2x2', 44), ('OR2x2', 39), ('NOR2x1', 36), ('CAVLC_G1_0_157', 20), ('PI', 10), ('NAND2x1', 9), ('CAVLC_G3_0_1_90', 5), ('CAVLC_G4_2_210', 3), ('XNOR2x1', 2), ('XOR2x1', 2)]
creating networkx graph with  570  nodes
created networkx graph with  570  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  493.0757734775543
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  493.18020486831665
loadDataAndPreprocess done. time esclaped:  493.1802327632904
current iCellArea= 48.56598000000001
>>> choose the cluster CAVLC_G4_2_210!

saveArea= 21.21389999999957  /  30.40117007939781 %
=================================================================================
 ctrl 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 147, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 54), ('OR2x2', 51), ('NOR2x1', 21), ('INVx1', 13), ('PI', 7), ('NAND2x1', 5), ('TIEHIx1', 1), ('XNOR2x1', 1), ('XOR2x1', 1)]
creating networkx graph with  154  nodes
created networkx graph with  154  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.03396010398864746
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.07574033737182617
loadDataAndPreprocess done. time esclaped:  0.07576584815979004
originalArea= 12.42215999999998
initial iCellArea= 12.436739999999977
dealing with pattern# CTRL_G0_5_63 with 34 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_5_63 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.541339974850416, gates: 126, depth: 7
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_5_63.lib; read_verilog /tmp/7QTZ4XTYA8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G0_5_63.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7QTZ4XTYA8.v
Parsing Verilog input from `/tmp/7QTZ4XTYA8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fe01246f96
CPU: user 0.02s system 0.00s, MEM: 16.59 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 58% 2x read_verilog (0 sec), 35% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 127, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CTRL_G0_5_63', 36), ('INVx1', 27), ('AND2x2', 23), ('OR2x2', 20), ('NOR2x1', 14), ('PI', 7), ('NAND2x1', 4), ('XOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  134  nodes
created networkx graph with  134  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.0683810710906982
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.0981552600860596
loadDataAndPreprocess done. time esclaped:  1.0981814861297607
current iCellArea= 10.585079999999984
>>> choose the cluster CTRL_G0_5_63!

dealing with pattern# CTRL_G1_2_70 with 29 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G1_2_70 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CTRL_G1_5_6 with 16 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G1_5_6 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CTRL_G1_2_110 with 13 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G1_2_110 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.366379994899035, gates: 120, depth: 7
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G1_2_110.lib; read_verilog /tmp/I7C3C7D9XA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G1_2_110.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I7C3C7D9XA.v
Parsing Verilog input from `/tmp/I7C3C7D9XA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9eb7cd503e
CPU: user 0.02s system 0.00s, MEM: 16.46 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 56% 2x read_verilog (0 sec), 36% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 121, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CTRL_G0_5_63', 30), ('AND2x2', 23), ('INVx1', 21), ('OR2x2', 20), ('NOR2x1', 14), ('PI', 7), ('CTRL_G1_2_110', 6), ('NAND2x1', 4), ('XOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  128  nodes
created networkx graph with  128  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.7806098461151123
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.9639475345611572
loadDataAndPreprocess done. time esclaped:  2.9639973640441895
current iCellArea= 10.410119999999987
>>> choose the cluster CTRL_G1_2_110!

dealing with pattern# CTRL_G2_2_66 with 26 clusters ( size = 3 )
dealing with pattern# CTRL_G2_2_13 with 12 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G2_2_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 10.308060001581907, gates: 118, depth: 6
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G2_2_13.lib; read_verilog /tmp/PMW3RZQGYF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G2_2_13.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PMW3RZQGYF.v
Parsing Verilog input from `/tmp/PMW3RZQGYF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3446f6f48a
CPU: user 0.03s system 0.00s, MEM: 16.46 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 55% 2x read_verilog (0 sec), 37% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 119, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CTRL_G0_5_63', 29), ('AND2x2', 25), ('OR2x2', 22), ('INVx1', 17), ('NOR2x1', 15), ('PI', 7), ('CTRL_G1_2_110', 5), ('XOR2x1', 2), ('NAND2x1', 2), ('TIEHIx1', 1), ('CTRL_G2_2_13', 1)]
creating networkx graph with  126  nodes
created networkx graph with  126  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.8693597316741943
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.896529197692871
loadDataAndPreprocess done. time esclaped:  3.896554946899414
current iCellArea= 10.35179999999999
>>> choose the cluster CTRL_G2_2_13!

dealing with pattern# CTRL_G3_2_65 with 24 clusters ( size = 3 )
dealing with pattern# CTRL_G3_2_13 with 12 clusters ( size = 2 )
dealing with pattern# CTRL_G3_3_73 with 11 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_3_73 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 9.62279999256134, gates: 114, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G3_3_73.lib; read_verilog /tmp/L4GJJRWT7L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G3_3_73.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L4GJJRWT7L.v
Parsing Verilog input from `/tmp/L4GJJRWT7L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 426ebd19e8
CPU: user 0.02s system 0.00s, MEM: 16.46 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 57% 2x read_verilog (0 sec), 34% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 115, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('CTRL_G0_5_63', 25), ('INVx1', 24), ('CTRL_G3_3_73', 24), ('AND2x2', 16), ('NOR2x1', 8), ('PI', 7), ('OR2x2', 6), ('NAND2x1', 3), ('CTRL_G1_2_110', 3), ('XOR2x1', 2), ('CTRL_G2_2_13', 2), ('TIEHIx1', 1), ('XNOR2x1', 1)]
creating networkx graph with  122  nodes
created networkx graph with  122  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.819312334060669
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.840819358825684
loadDataAndPreprocess done. time esclaped:  4.840846538543701
current iCellArea= 9.666539999999994
>>> choose the cluster CTRL_G3_3_73!

dealing with pattern# CTRL_G4_1_4 with 23 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G4_1_4 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CTRL_G4_5_11 with 19 clusters ( size = 3 )
dealing with pattern# CTRL_G4_26_27 with 10 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G4_26_27 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CTRL_G4_1_3_4 with 8 clusters ( size = 4 )
>>> : Synthesis pattern# CTRL_G4_1_3_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 9.564479984343052, gates: 115, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G4_1_3_4.lib; read_verilog /tmp/R4V9HIC8KP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/ctrl//CTRL_G4_1_3_4.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R4V9HIC8KP.v
Parsing Verilog input from `/tmp/R4V9HIC8KP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9847a66790
CPU: user 0.02s system 0.00s, MEM: 16.46 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 57% 2x read_verilog (0 sec), 34% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 116, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 28), ('CTRL_G0_5_63', 27), ('CTRL_G3_3_73', 26), ('AND2x2', 12), ('NOR2x1', 7), ('PI', 7), ('OR2x2', 6), ('NAND2x1', 3), ('CTRL_G1_2_110', 2), ('XOR2x1', 2), ('TIEHIx1', 1), ('XNOR2x1', 1), ('CTRL_G4_1_3_4', 1)]
creating networkx graph with  123  nodes
created networkx graph with  123  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.362700939178467
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.3835930824279785
loadDataAndPreprocess done. time esclaped:  6.383620500564575
current iCellArea= 9.608219999999992
>>> choose the cluster CTRL_G4_1_3_4!

saveArea= 2.828519999999985  /  22.743259085580224 %
=================================================================================
 dec 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 326, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 280), ('NOR2x1', 18), ('INVx1', 14), ('OR2x2', 14), ('PI', 8)]
creating networkx graph with  334  nodes
created networkx graph with  334  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.032170772552490234
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2606236934661865
loadDataAndPreprocess done. time esclaped:  0.2607002258300781
originalArea= 27.906119999999866
initial iCellArea= 27.906119999999866
dealing with pattern# DEC_G0_4_5 with 415 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_4_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.76888035237789, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G0_4_5.lib; read_verilog /tmp/BLUPKYSHCV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G0_4_5.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BLUPKYSHCV.v
Parsing Verilog input from `/tmp/BLUPKYSHCV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 993626ce95
CPU: user 0.02s system 0.02s, MEM: 18.14 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('DEC_G0_4_5', 150), ('AND2x2', 150), ('INVx1', 8), ('PI', 8), ('NOR2x1', 2)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.1996026039123535
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.24068284034729
loadDataAndPreprocess done. time esclaped:  1.2407102584838867
current iCellArea= 26.76887999999987
>>> choose the cluster DEC_G0_4_5!

dealing with pattern# DEC_G1_15_19 with 159 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_8 with 90 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G1_0_8 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# DEC_G1_0_15_19 with 80 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_15 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G1_0_15 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.302320331335068, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G1_0_15.lib; read_verilog /tmp/M4Y2FPDJ2U.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G1_0_15.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M4Y2FPDJ2U.v
Parsing Verilog input from `/tmp/M4Y2FPDJ2U.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cfce3fe5f8
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 262), ('DEC_G0_4_5', 30), ('PI', 8), ('INVx1', 4), ('DEC_G1_0_15', 4), ('NOR2x1', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.0537188053131104
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.068664073944092
loadDataAndPreprocess done. time esclaped:  2.0686891078948975
current iCellArea= 26.302319999999877
>>> choose the cluster DEC_G1_0_15!

dealing with pattern# DEC_G2_39_40 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_130_131 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_60 with 29 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_1_3 with 8 clusters ( size = 4 )
>>> : Synthesis pattern# DEC_G2_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 26.302320331335068, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G2_0_1_3.lib; read_verilog /tmp/DRO3OXTADR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/dec//DEC_G2_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DRO3OXTADR.v
Parsing Verilog input from `/tmp/DRO3OXTADR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: db8e26fd3f
CPU: user 0.03s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 262), ('DEC_G0_4_5', 30), ('PI', 8), ('INVx1', 4), ('DEC_G1_0_15', 4), ('NOR2x1', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.5449600219726562
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.5605709552764893
loadDataAndPreprocess done. time esclaped:  2.560596227645874
current iCellArea= 26.302319999999877
>>> area increased after remapping!

dealing with pattern# DEC_G2_0_130 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G3_39_40 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_130_131 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_60 with 29 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_1_3 with 8 clusters ( size = 4 )
dealing with pattern# DEC_G3_0_130 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G4_39_40 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_130_131 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_60 with 29 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_1_3 with 8 clusters ( size = 4 )
dealing with pattern# DEC_G4_0_130 with 2 clusters ( size = 2 )
saveArea= 1.603799999999989  /  5.747126436781597 %
=================================================================================
 div 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 37529, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 12221), ('OR2x2', 8830), ('XNOR2x1', 4303), ('NOR2x1', 4250), ('XOR2x1', 3646), ('INVx1', 2461), ('NAND2x1', 1818), ('PI', 128)]
creating networkx graph with  37657  nodes
created networkx graph with  37657  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.6873133182525635
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  20.168831825256348
loadDataAndPreprocess done. time esclaped:  20.16889977455139
originalArea= 3870.7713000009444
initial iCellArea= 3665.48490000056
dealing with pattern# DIV_G0_159_162 with 10918 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G0_159_162 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 2849.8942578323185, gates: 27594, depth: 2287
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G0_159_162.lib; read_verilog /tmp/GVXROPEOM4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G0_159_162.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GVXROPEOM4.v
Parsing Verilog input from `/tmp/GVXROPEOM4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 65cc6f63ec
CPU: user 2.13s system 0.09s, MEM: 241.90 MB total, 235.25 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 27594, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 9810), ('DIV_G0_159_162', 8304), ('XNOR2x1', 4185), ('XOR2x1', 3780), ('INVx1', 683), ('OR2x2', 442), ('NOR2x1', 299), ('PI', 128), ('NAND2x1', 91)]
creating networkx graph with  27722  nodes
created networkx graph with  27722  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  61.70817279815674
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  67.12034487724304
loadDataAndPreprocess done. time esclaped:  67.1204149723053
current iCellArea= 2849.8942799998267
>>> choose the cluster DIV_G0_159_162!

dealing with pattern# DIV_G1_0_208 with 4444 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_0_208 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 2852.5332377776504, gates: 27587, depth: 2287
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_0_208.lib; read_verilog /tmp/5Q4F3YMX44.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_0_208.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5Q4F3YMX44.v
Parsing Verilog input from `/tmp/5Q4F3YMX44.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9ac3f5908c
CPU: user 2.14s system 0.06s, MEM: 241.87 MB total, 235.22 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 27587, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 9836), ('DIV_G0_159_162', 8246), ('XNOR2x1', 4196), ('XOR2x1', 3768), ('INVx1', 616), ('OR2x2', 441), ('NOR2x1', 367), ('PI', 128), ('NAND2x1', 91), ('DIV_G1_0_208', 26)]
creating networkx graph with  27715  nodes
created networkx graph with  27715  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  84.57630372047424
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  92.08503770828247
loadDataAndPreprocess done. time esclaped:  92.08509922027588
current iCellArea= 2852.5332599998324
>>> area increased after remapping!

dealing with pattern# DIV_G1_0_14166 with 4043 clusters ( size = 3 )
>>> : Synthesis pattern# DIV_G1_0_14166 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# DIV_G1_439_493 with 3756 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_439_493 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# DIV_G1_487_488 with 3740 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_487_488 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 2860.3043901473284, gates: 25903, depth: 2286
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_487_488.lib; read_verilog /tmp/LF8EXIAJAS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_487_488.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LF8EXIAJAS.v
Parsing Verilog input from `/tmp/LF8EXIAJAS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 82b14deb80
CPU: user 2.00s system 0.09s, MEM: 231.36 MB total, 224.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25903, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 8238), ('DIV_G0_159_162', 8193), ('XNOR2x1', 4128), ('XOR2x1', 2204), ('DIV_G1_487_488', 1717), ('INVx1', 608), ('OR2x2', 426), ('NOR2x1', 301), ('PI', 128), ('NAND2x1', 88)]
creating networkx graph with  26031  nodes
created networkx graph with  26031  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  100.08419847488403
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  103.17675113677979
loadDataAndPreprocess done. time esclaped:  103.17680239677429
current iCellArea= 2860.3043999998154
>>> area increased after remapping!

dealing with pattern# DIV_G1_28_29 with 2682 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_28_29 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 2678.3459756039083, gates: 25563, depth: 2283
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_28_29.lib; read_verilog /tmp/3L4HTS7KP7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G1_28_29.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3L4HTS7KP7.v
Parsing Verilog input from `/tmp/3L4HTS7KP7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ca0acaf621
CPU: user 2.03s system 0.05s, MEM: 229.40 MB total, 222.32 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25563, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('DIV_G0_159_162', 8109), ('AND2x2', 6294), ('XNOR2x1', 4163), ('XOR2x1', 3776), ('DIV_G1_28_29', 2129), ('INVx1', 529), ('NOR2x1', 248), ('OR2x2', 180), ('NAND2x1', 135), ('PI', 128)]
creating networkx graph with  25691  nodes
created networkx graph with  25691  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  111.06004333496094
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  115.02856278419495
loadDataAndPreprocess done. time esclaped:  115.02861523628235
current iCellArea= 2678.083559999773
>>> choose the cluster DIV_G1_28_29!

dealing with pattern# DIV_G2_0_208 with 3948 clusters ( size = 2 )
dealing with pattern# DIV_G2_325_388 with 3749 clusters ( size = 2 )
dealing with pattern# DIV_G2_1_13028 with 3044 clusters ( size = 3 )
dealing with pattern# DIV_G2_398_405_406 with 1996 clusters ( size = 4 )
>>> : Synthesis pattern# DIV_G2_398_405_406 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 2674.948834773153, gates: 25369, depth: 2283
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G2_398_405_406.lib; read_verilog /tmp/RGAH4YXAV0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G2_398_405_406.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RGAH4YXAV0.v
Parsing Verilog input from `/tmp/RGAH4YXAV0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f211a41b87
CPU: user 2.00s system 0.10s, MEM: 228.13 MB total, 221.03 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25369, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('DIV_G0_159_162', 8062), ('AND2x2', 6138), ('XNOR2x1', 4161), ('XOR2x1', 3778), ('DIV_G1_28_29', 2120), ('INVx1', 509), ('NOR2x1', 196), ('OR2x2', 169), ('PI', 128), ('NAND2x1', 126), ('DIV_G2_398_405_406', 110)]
creating networkx graph with  25497  nodes
created networkx graph with  25497  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  130.77359914779663
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  134.31088304519653
loadDataAndPreprocess done. time esclaped:  134.31093454360962
current iCellArea= 2674.68641999974
>>> choose the cluster DIV_G2_398_405_406!

dealing with pattern# DIV_G3_0_211 with 3827 clusters ( size = 2 )
dealing with pattern# DIV_G3_327_389 with 3749 clusters ( size = 2 )
dealing with pattern# DIV_G3_1_12979 with 3265 clusters ( size = 3 )
dealing with pattern# DIV_G3_1015_1016_1017 with 2022 clusters ( size = 4 )
dealing with pattern# DIV_G3_1014_1015 with 1993 clusters ( size = 2 )
dealing with pattern# DIV_G3_0_34 with 323 clusters ( size = 3 )
>>> : Synthesis pattern# DIV_G3_0_34 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# DIV_G3_52_5769 with 201 clusters ( size = 3 )
>>> : Synthesis pattern# DIV_G3_52_5769 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# DIV_G3_375_408 with 191 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G3_375_408 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 2890.1058958768845, gates: 28572, depth: 2273
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G3_375_408.lib; read_verilog /tmp/6LV1SPVMS5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G3_375_408.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6LV1SPVMS5.v
Parsing Verilog input from `/tmp/6LV1SPVMS5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0b22ded82f
CPU: user 2.21s system 0.11s, MEM: 251.44 MB total, 244.78 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28572, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('DIV_G0_159_162', 8964), ('AND2x2', 5580), ('XNOR2x1', 5158), ('INVx1', 2734), ('XOR2x1', 2701), ('DIV_G1_28_29', 2547), ('DIV_G2_398_405_406', 335), ('OR2x2', 224), ('NAND2x1', 188), ('PI', 128), ('NOR2x1', 85), ('DIV_G3_375_408', 56)]
creating networkx graph with  28700  nodes
created networkx graph with  28700  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  151.94609570503235
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  157.13762140274048
loadDataAndPreprocess done. time esclaped:  157.13768219947815
current iCellArea= 2889.8434799999504
>>> area increased after remapping!

dealing with pattern# DIV_G3_185_186 with 171 clusters ( size = 3 )
>>> : Synthesis pattern# DIV_G3_185_186 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 2673.6949551068246, gates: 25287, depth: 2279
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G3_185_186.lib; read_verilog /tmp/QBT6VIXA9E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G3_185_186.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QBT6VIXA9E.v
Parsing Verilog input from `/tmp/QBT6VIXA9E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e7a2f5c947
CPU: user 1.96s system 0.10s, MEM: 227.55 MB total, 220.46 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25287, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('DIV_G0_159_162', 7916), ('AND2x2', 6168), ('XNOR2x1', 4173), ('XOR2x1', 3782), ('DIV_G1_28_29', 2047), ('INVx1', 473), ('DIV_G3_185_186', 246), ('NOR2x1', 194), ('OR2x2', 156), ('PI', 128), ('DIV_G2_398_405_406', 88), ('NAND2x1', 44)]
creating networkx graph with  25415  nodes
created networkx graph with  25415  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  164.0844864845276
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  166.89713954925537
loadDataAndPreprocess done. time esclaped:  166.89720726013184
current iCellArea= 2673.4325399997415
>>> choose the cluster DIV_G3_185_186!

dealing with pattern# DIV_G4_0_12900 with 3884 clusters ( size = 2 )
dealing with pattern# DIV_G4_299_365 with 3764 clusters ( size = 2 )
dealing with pattern# DIV_G4_1_25153 with 3527 clusters ( size = 3 )
dealing with pattern# DIV_G4_527_528_529 with 2048 clusters ( size = 4 )
dealing with pattern# DIV_G4_526_527 with 2042 clusters ( size = 2 )
dealing with pattern# DIV_G4_0_26 with 260 clusters ( size = 3 )
dealing with pattern# DIV_G4_351_383 with 188 clusters ( size = 2 )
dealing with pattern# DIV_G4_78_299 with 131 clusters ( size = 2 )
dealing with pattern# DIV_G4_161_162 with 112 clusters ( size = 3 )
dealing with pattern# DIV_G4_4_11050 with 101 clusters ( size = 3 )
>>> : Synthesis pattern# DIV_G4_4_11050 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# DIV_G4_93_296 with 86 clusters ( size = 3 )
>>> : Synthesis pattern# DIV_G4_93_296 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 2673.563734974712, gates: 25272, depth: 2279
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G4_93_296.lib; read_verilog /tmp/L9NBERDSRK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/div//DIV_G4_93_296.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L9NBERDSRK.v
Parsing Verilog input from `/tmp/L9NBERDSRK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 783ba3cd5c
CPU: user 1.99s system 0.10s, MEM: 227.48 MB total, 220.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25272, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('DIV_G0_159_162', 7916), ('AND2x2', 6165), ('XNOR2x1', 4173), ('XOR2x1', 3782), ('DIV_G1_28_29', 2047), ('INVx1', 457), ('DIV_G3_185_186', 230), ('NOR2x1', 194), ('OR2x2', 156), ('PI', 128), ('DIV_G2_398_405_406', 88), ('NAND2x1', 49), ('DIV_G4_93_296', 15)]
creating networkx graph with  25400  nodes
created networkx graph with  25400  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  183.39577531814575
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  186.88693070411682
loadDataAndPreprocess done. time esclaped:  186.88699889183044
current iCellArea= 2673.3013199997413
>>> choose the cluster DIV_G4_93_296!

saveArea= 992.1835800008189  /  27.068276287283773 %
=================================================================================
 hyp 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 197756, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 81890), ('OR2x2', 52030), ('XNOR2x1', 24752), ('XOR2x1', 16693), ('INVx1', 12761), ('NOR2x1', 6651), ('NAND2x1', 2979), ('PI', 256)]
creating networkx graph with  198012  nodes
created networkx graph with  198012  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  26.89185094833374
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  114.05862092971802
loadDataAndPreprocess done. time esclaped:  114.05869030952454
originalArea= 20367.13733997495
initial iCellArea= 19202.034959974313
dealing with pattern# HYP_G0_3_6 with 53687 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G0_3_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 16878.668096400797, gates: 169494, depth: 13127
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G0_3_6.lib; read_verilog /tmp/7DXFNJXC58.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G0_3_6.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7DXFNJXC58.v
Parsing Verilog input from `/tmp/7DXFNJXC58.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e4188b0146
CPU: user 13.86s system 0.52s, MEM: 1374.30 MB total, 1358.12 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (13 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169494, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 49509), ('HYP_G0_3_6', 34272), ('XNOR2x1', 28901), ('OR2x2', 20788), ('XOR2x1', 16222), ('INVx1', 14138), ('NOR2x1', 3089), ('NAND2x1', 2575), ('PI', 256)]
creating networkx graph with  169750  nodes
created networkx graph with  169750  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  376.67936277389526
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  421.62553906440735
loadDataAndPreprocess done. time esclaped:  421.62561106681824
current iCellArea= 16878.055860006923
>>> choose the cluster HYP_G0_3_6!

dealing with pattern# HYP_G1_5_12 with 17513 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_5_12 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 16939.233476519585, gates: 161650, depth: 13078
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G1_5_12.lib; read_verilog /tmp/VV5J6KAWAW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G1_5_12.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VV5J6KAWAW.v
Parsing Verilog input from `/tmp/VV5J6KAWAW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2530dcb1e2
CPU: user 13.50s system 0.54s, MEM: 1321.75 MB total, 1304.78 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 161650, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 43969), ('HYP_G0_3_6', 31541), ('XNOR2x1', 22146), ('OR2x2', 19935), ('INVx1', 14686), ('XOR2x1', 14520), ('HYP_G1_5_12', 8570), ('NAND2x1', 3565), ('NOR2x1', 2718), ('PI', 256)]
creating networkx graph with  161906  nodes
created networkx graph with  161906  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  608.3942234516144
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  651.6272983551025
loadDataAndPreprocess done. time esclaped:  651.6273584365845
current iCellArea= 16938.62118000823
>>> area increased after remapping!

dealing with pattern# HYP_G1_25_26 with 12620 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_25_26 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 16020.912069071084, gates: 159545, depth: 13005
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G1_25_26.lib; read_verilog /tmp/I5H3GEL3ZB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G1_25_26.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I5H3GEL3ZB.v
Parsing Verilog input from `/tmp/I5H3GEL3ZB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9bb15634a5
CPU: user 13.30s system 0.52s, MEM: 1307.20 MB total, 1290.01 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 159545, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 38419), ('HYP_G0_3_6', 25340), ('XNOR2x1', 24784), ('XOR2x1', 17246), ('OR2x2', 17102), ('HYP_G1_25_26', 16207), ('INVx1', 15095), ('NOR2x1', 3124), ('NAND2x1', 2228), ('PI', 256)]
creating networkx graph with  159801  nodes
created networkx graph with  159801  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  728.9994857311249
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  785.8477699756622
loadDataAndPreprocess done. time esclaped:  785.8478407859802
current iCellArea= 16016.713200004577
>>> choose the cluster HYP_G1_25_26!

dealing with pattern# HYP_G2_6_7385 with 12168 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G2_6_7385 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 15422.009381849319, gates: 150021, depth: 12584
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G2_6_7385.lib; read_verilog /tmp/ODX1581KY8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G2_6_7385.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ODX1581KY8.v
Parsing Verilog input from `/tmp/ODX1581KY8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 43dcbc3144
CPU: user 12.84s system 0.48s, MEM: 1252.16 MB total, 1233.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (11 sec), 9% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 150021, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('HYP_G0_3_6', 26730), ('XNOR2x1', 25881), ('AND2x2', 21632), ('XOR2x1', 18659), ('HYP_G1_25_26', 16407), ('OR2x2', 14174), ('INVx1', 13057), ('HYP_G2_6_7385', 8841), ('NOR2x1', 2441), ('NAND2x1', 2199), ('PI', 256)]
creating networkx graph with  150277  nodes
created networkx graph with  150277  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  960.6394636631012
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1013.939074754715
loadDataAndPreprocess done. time esclaped:  1013.9391415119171
current iCellArea= 15421.572180006826
>>> choose the cluster HYP_G2_6_7385!

dealing with pattern# HYP_G3_23_26 with 9506 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G3_23_26 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# HYP_G3_13_27 with 8582 clusters ( size = 2 )
dealing with pattern# HYP_G3_8_98766 with 8501 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G3_8_98766 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 15123.877614244819, gates: 138621, depth: 12583
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G3_8_98766.lib; read_verilog /tmp/5T5P7PYN5C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G3_8_98766.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5T5P7PYN5C.v
Parsing Verilog input from `/tmp/5T5P7PYN5C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d0322eab41
CPU: user 12.04s system 0.49s, MEM: 1181.04 MB total, 1161.25 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (11 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 138621, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('HYP_G0_3_6', 27105), ('AND2x2', 21715), ('HYP_G1_25_26', 16266), ('XNOR2x1', 15245), ('OR2x2', 13602), ('INVx1', 12344), ('HYP_G3_8_98766', 10854), ('HYP_G2_6_7385', 8500), ('XOR2x1', 8175), ('NOR2x1', 2430), ('NAND2x1', 2385), ('PI', 256)]
creating networkx graph with  138877  nodes
created networkx graph with  138877  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1168.736658334732
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1196.9353873729706
loadDataAndPreprocess done. time esclaped:  1196.9354588985443
current iCellArea= 15123.440340007692
>>> choose the cluster HYP_G3_8_98766!

dealing with pattern# HYP_G4_63_64 with 5778 clusters ( size = 4 )
>>> : Synthesis pattern# HYP_G4_63_64 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 41
[i] area: 13467.414601072669, gates: 111253, depth: 8702
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G4_63_64.lib; read_verilog /tmp/840GALQMFK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/hyp//HYP_G4_63_64.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/840GALQMFK.v
Parsing Verilog input from `/tmp/840GALQMFK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e432990a57
CPU: user 9.65s system 0.43s, MEM: 936.09 MB total, 928.18 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (9 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 111253, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 20801), ('HYP_G4_63_64', 19858), ('XNOR2x1', 19239), ('HYP_G0_3_6', 10843), ('INVx1', 10668), ('HYP_G3_8_98766', 10029), ('XOR2x1', 7019), ('HYP_G2_6_7385', 6126), ('OR2x2', 3314), ('HYP_G1_25_26', 2506), ('NAND2x1', 681), ('PI', 256), ('NOR2x1', 169)]
creating networkx graph with  111509  nodes
created networkx graph with  111509  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1328.1350827217102
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1345.2168383598328
loadDataAndPreprocess done. time esclaped:  1345.2169342041016
current iCellArea= 13466.889900002896
>>> choose the cluster HYP_G4_63_64!

saveArea= 5735.145059971417  /  29.867381618281826 %
=================================================================================
 i2c 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1557, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 853), ('AND2x2', 389), ('PI', 147), ('NOR2x1', 132), ('INVx1', 109), ('NAND2x1', 55), ('BUFx2', 14), ('XOR2x1', 2), ('XNOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  1704  nodes
created networkx graph with  1704  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.1752002239227295
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.5460612773895264
loadDataAndPreprocess done. time esclaped:  0.5461103916168213
originalArea= 131.54075999999912
initial iCellArea= 132.226019999999
dealing with pattern# I2C_G0_16_48 with 630 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G0_16_48 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 106.17156113311648, gates: 1312, depth: 16
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G0_16_48.lib; read_verilog /tmp/KZVRL2J2L5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G0_16_48.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KZVRL2J2L5.v
Parsing Verilog input from `/tmp/KZVRL2J2L5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 005ec468ec
CPU: user 0.10s system 0.00s, MEM: 26.29 MB total, 19.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1313, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G0_16_48', 420), ('AND2x2', 280), ('OR2x2', 221), ('INVx1', 217), ('PI', 147), ('NOR2x1', 106), ('NAND2x1', 51), ('BUFx2', 14), ('XNOR2x1', 2), ('TIEHIx1', 1), ('XOR2x1', 1)]
creating networkx graph with  1460  nodes
created networkx graph with  1460  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.538787603378296
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.741739273071289
loadDataAndPreprocess done. time esclaped:  9.7418053150177
current iCellArea= 106.04033999999923
>>> choose the cluster I2C_G0_16_48!

dealing with pattern# I2C_G1_15_63 with 227 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G1_15_63 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# I2C_G1_16_43 with 200 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G1_16_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 92.8162801861763, gates: 1153, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G1_16_43.lib; read_verilog /tmp/FGMK7SK8PV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G1_16_43.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FGMK7SK8PV.v
Parsing Verilog input from `/tmp/FGMK7SK8PV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f168891245
CPU: user 0.09s system 0.01s, MEM: 25.25 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G0_16_48', 380), ('INVx1', 272), ('I2C_G1_16_43', 241), ('PI', 147), ('OR2x2', 95), ('NOR2x1', 74), ('AND2x2', 58), ('NAND2x1', 15), ('BUFx2', 14), ('XNOR2x1', 3), ('TIEHIx1', 1), ('XOR2x1', 1)]
creating networkx graph with  1301  nodes
created networkx graph with  1301  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  18.3871009349823
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.55134105682373
loadDataAndPreprocess done. time esclaped:  18.551389455795288
current iCellArea= 92.77253999999935
>>> choose the cluster I2C_G1_16_43!

dealing with pattern# I2C_G2_15_123 with 197 clusters ( size = 3 )
dealing with pattern# I2C_G2_16_27 with 181 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G2_16_27 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# I2C_G2_24_29 with 109 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G2_24_29 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# I2C_G2_15_27 with 78 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G2_15_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 92.4663602411747, gates: 1138, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G2_15_27.lib; read_verilog /tmp/16AFPX28WC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G2_15_27.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/16AFPX28WC.v
Parsing Verilog input from `/tmp/16AFPX28WC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3db9f34cfd
CPU: user 0.08s system 0.01s, MEM: 25.20 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1139, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G0_16_48', 380), ('INVx1', 256), ('I2C_G1_16_43', 224), ('PI', 147), ('OR2x2', 96), ('NOR2x1', 74), ('AND2x2', 57), ('I2C_G2_15_27', 17), ('NAND2x1', 16), ('BUFx2', 14), ('XNOR2x1', 3), ('TIEHIx1', 1), ('XOR2x1', 1)]
creating networkx graph with  1286  nodes
created networkx graph with  1286  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  27.23889422416687
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  27.39439582824707
loadDataAndPreprocess done. time esclaped:  27.39444613456726
current iCellArea= 92.42261999999937
>>> choose the cluster I2C_G2_15_27!

dealing with pattern# I2C_G3_15_125 with 198 clusters ( size = 3 )
dealing with pattern# I2C_G3_16_27 with 161 clusters ( size = 3 )
dealing with pattern# I2C_G3_24_28 with 105 clusters ( size = 3 )
dealing with pattern# I2C_G3_15_125_126 with 65 clusters ( size = 4 )
>>> : Synthesis pattern# I2C_G3_15_125_126 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 93.28284030407667, gates: 1108, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G3_15_125_126.lib; read_verilog /tmp/K2MF1GNU05.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G3_15_125_126.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/K2MF1GNU05.v
Parsing Verilog input from `/tmp/K2MF1GNU05.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fc007cf9ed
CPU: user 0.08s system 0.01s, MEM: 25.06 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1109, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G0_16_48', 377), ('I2C_G1_16_43', 240), ('INVx1', 234), ('PI', 147), ('OR2x2', 84), ('NOR2x1', 48), ('AND2x2', 45), ('I2C_G3_15_125_126', 30), ('I2C_G2_15_27', 16), ('NAND2x1', 16), ('BUFx2', 14), ('XOR2x1', 2), ('XNOR2x1', 2), ('TIEHIx1', 1)]
creating networkx graph with  1256  nodes
created networkx graph with  1256  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.42819666862488
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  35.574180603027344
loadDataAndPreprocess done. time esclaped:  35.57424473762512
current iCellArea= 93.15161999999938
>>> area increased after remapping!

dealing with pattern# I2C_G3_15_27 with 62 clusters ( size = 3 )
dealing with pattern# I2C_G3_16_83_84 with 52 clusters ( size = 4 )
>>> : Synthesis pattern# I2C_G3_16_83_84 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 92.43720015510917, gates: 1125, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G3_16_83_84.lib; read_verilog /tmp/4AQSDFASPC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G3_16_83_84.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4AQSDFASPC.v
Parsing Verilog input from `/tmp/4AQSDFASPC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 79a9a45c03
CPU: user 0.09s system 0.01s, MEM: 25.16 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1126, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G0_16_48', 372), ('INVx1', 247), ('I2C_G1_16_43', 224), ('PI', 147), ('OR2x2', 91), ('NOR2x1', 68), ('AND2x2', 56), ('I2C_G2_15_27', 20), ('NAND2x1', 19), ('BUFx2', 14), ('I2C_G3_16_83_84', 10), ('XNOR2x1', 3), ('TIEHIx1', 1), ('XOR2x1', 1)]
creating networkx graph with  1273  nodes
created networkx graph with  1273  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  43.257519245147705
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  43.40866017341614
loadDataAndPreprocess done. time esclaped:  43.4087131023407
current iCellArea= 92.39345999999937
>>> choose the cluster I2C_G3_16_83_84!

dealing with pattern# I2C_G4_15_123 with 181 clusters ( size = 3 )
dealing with pattern# I2C_G4_16_27 with 159 clusters ( size = 3 )
dealing with pattern# I2C_G4_24_28 with 97 clusters ( size = 3 )
dealing with pattern# I2C_G4_15_27 with 64 clusters ( size = 3 )
dealing with pattern# I2C_G4_16_53 with 47 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G4_16_53 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 92.26224015653133, gates: 1120, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G4_16_53.lib; read_verilog /tmp/BB6H02IWKS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/i2c//I2C_G4_16_53.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BB6H02IWKS.v
Parsing Verilog input from `/tmp/BB6H02IWKS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d06ebe4132
CPU: user 0.08s system 0.01s, MEM: 25.14 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1121, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G0_16_48', 373), ('INVx1', 242), ('I2C_G1_16_43', 221), ('PI', 147), ('OR2x2', 91), ('NOR2x1', 66), ('AND2x2', 58), ('I2C_G2_15_27', 21), ('NAND2x1', 15), ('BUFx2', 14), ('I2C_G3_16_83_84', 11), ('I2C_G4_16_53', 4), ('XNOR2x1', 3), ('TIEHIx1', 1), ('XOR2x1', 1)]
creating networkx graph with  1268  nodes
created networkx graph with  1268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  51.43704342842102
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.580405950546265
loadDataAndPreprocess done. time esclaped:  51.58045053482056
current iCellArea= 92.21849999999935
>>> choose the cluster I2C_G4_16_53!

saveArea= 40.00751999999966  /  30.256919175212232 %
=================================================================================
 int2float 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 277, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 125), ('AND2x2', 110), ('NOR2x1', 15), ('INVx1', 13), ('NAND2x1', 13), ('PI', 11), ('XOR2x1', 1)]
creating networkx graph with  288  nodes
created networkx graph with  288  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.040082454681396484
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.10642433166503906
loadDataAndPreprocess done. time esclaped:  0.10645318031311035
originalArea= 23.750819999999894
initial iCellArea= 23.911199999999905
dealing with pattern# INT2FLOAT_G0_0_1 with 66 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G0_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 18.254160221666098, gates: 220, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G0_0_1.lib; read_verilog /tmp/ELJ4H06HRW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G0_0_1.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ELJ4H06HRW.v
Parsing Verilog input from `/tmp/ELJ4H06HRW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d16e8fd812
CPU: user 0.03s system 0.00s, MEM: 17.37 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 68% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 220, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G0_0_1', 72), ('AND2x2', 61), ('OR2x2', 35), ('INVx1', 25), ('NOR2x1', 23), ('PI', 11), ('NAND2x1', 3), ('XOR2x1', 1)]
creating networkx graph with  231  nodes
created networkx graph with  231  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.922203540802002
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.9587688446044922
loadDataAndPreprocess done. time esclaped:  0.9587962627410889
current iCellArea= 18.254159999999935
>>> choose the cluster INT2FLOAT_G0_0_1!

dealing with pattern# INT2FLOAT_G1_1_47 with 43 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G1_1_47 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G1_2_3 with 29 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G1_2_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 15.1777801848948, gates: 187, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G1_2_3.lib; read_verilog /tmp/PKRPZ28BO7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G1_2_3.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PKRPZ28BO7.v
Parsing Verilog input from `/tmp/PKRPZ28BO7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7cb208f7e8
CPU: user 0.03s system 0.00s, MEM: 17.12 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 67% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 187, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G0_0_1', 61), ('INT2FLOAT_G1_2_3', 53), ('INVx1', 29), ('OR2x2', 17), ('AND2x2', 16), ('PI', 11), ('NOR2x1', 8), ('NAND2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  198  nodes
created networkx graph with  198  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.9571733474731445
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.9839141368865967
loadDataAndPreprocess done. time esclaped:  1.983940839767456
current iCellArea= 15.17777999999996
>>> choose the cluster INT2FLOAT_G1_2_3!

dealing with pattern# INT2FLOAT_G2_3_11 with 53 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G2_3_11 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G2_4_10 with 40 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G2_4_6_184 with 21 clusters ( size = 4 )
>>> : Synthesis pattern# INT2FLOAT_G2_4_6_184 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 15.396480187773705, gates: 192, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G2_4_6_184.lib; read_verilog /tmp/SSJ2QWR9E2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G2_4_6_184.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SSJ2QWR9E2.v
Parsing Verilog input from `/tmp/SSJ2QWR9E2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e72a4c791b
CPU: user 0.03s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 68% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 192, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G0_0_1', 60), ('INT2FLOAT_G1_2_3', 54), ('INVx1', 34), ('OR2x2', 18), ('AND2x2', 15), ('PI', 11), ('NOR2x1', 8), ('NAND2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  203  nodes
created networkx graph with  203  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.948735237121582
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.9760046005249023
loadDataAndPreprocess done. time esclaped:  2.9760327339172363
current iCellArea= 15.396479999999956
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G2_4_91 with 11 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G2_4_91 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 15.1777801848948, gates: 187, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G2_4_91.lib; read_verilog /tmp/436STFR4RK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G2_4_91.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/436STFR4RK.v
Parsing Verilog input from `/tmp/436STFR4RK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9f9ae9aad1
CPU: user 0.02s system 0.01s, MEM: 17.12 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 23% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 187, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G0_0_1', 61), ('INT2FLOAT_G1_2_3', 53), ('INVx1', 29), ('OR2x2', 17), ('AND2x2', 16), ('PI', 11), ('NOR2x1', 8), ('NAND2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  198  nodes
created networkx graph with  198  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.5624797344207764
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.589250326156616
loadDataAndPreprocess done. time esclaped:  3.589278221130371
current iCellArea= 15.17777999999996
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G2_2_3 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G2_2_3 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G2_0_1 with 8 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G2_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 14.973660182207823, gates: 176, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G2_0_1.lib; read_verilog /tmp/XFXHH7TSJC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G2_0_1.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XFXHH7TSJC.v
Parsing Verilog input from `/tmp/XFXHH7TSJC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7b16a48292
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G1_2_3', 54), ('INT2FLOAT_G0_0_1', 48), ('INVx1', 23), ('INT2FLOAT_G2_0_1', 17), ('AND2x2', 13), ('OR2x2', 11), ('PI', 11), ('NOR2x1', 7), ('NAND2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.521438837051392
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.5462188720703125
loadDataAndPreprocess done. time esclaped:  4.546245336532593
current iCellArea= 14.973659999999965
>>> choose the cluster INT2FLOAT_G2_0_1!

dealing with pattern# INT2FLOAT_G3_2_10 with 52 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G3_3_9 with 39 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G3_3_5_169 with 21 clusters ( size = 4 )
dealing with pattern# INT2FLOAT_G3_1_2 with 11 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G3_3_169_170 with 10 clusters ( size = 4 )
>>> : Synthesis pattern# INT2FLOAT_G3_3_169_170 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 15.265260193496943, gates: 179, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_3_169_170.lib; read_verilog /tmp/7VIV65RPX6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_3_169_170.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7VIV65RPX6.v
Parsing Verilog input from `/tmp/7VIV65RPX6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9c8cdc1bca
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 69% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 179, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G1_2_3', 54), ('INT2FLOAT_G0_0_1', 44), ('INVx1', 25), ('INT2FLOAT_G2_0_1', 19), ('OR2x2', 15), ('AND2x2', 13), ('PI', 11), ('NOR2x1', 6), ('XOR2x1', 1), ('NAND2x1', 1), ('INT2FLOAT_G3_3_169_170', 1)]
creating networkx graph with  190  nodes
created networkx graph with  190  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.247360467910767
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.271941184997559
loadDataAndPreprocess done. time esclaped:  5.271968841552734
current iCellArea= 15.265259999999964
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_5_48 with 8 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_3_8_9 with 7 clusters ( size = 4 )
>>> : Synthesis pattern# INT2FLOAT_G3_3_8_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 15.002820186316967, gates: 177, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_3_8_9.lib; read_verilog /tmp/AO1GJ48DYD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_3_8_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AO1GJ48DYD.v
Parsing Verilog input from `/tmp/AO1GJ48DYD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 37e39da5b3
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 66% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 177, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G1_2_3', 53), ('INT2FLOAT_G0_0_1', 49), ('INVx1', 24), ('INT2FLOAT_G2_0_1', 17), ('AND2x2', 14), ('OR2x2', 11), ('PI', 11), ('NOR2x1', 7), ('XOR2x1', 1), ('NAND2x1', 1)]
creating networkx graph with  188  nodes
created networkx graph with  188  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.9044349193573
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.929751396179199
loadDataAndPreprocess done. time esclaped:  5.929777145385742
current iCellArea= 15.002819999999964
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_3_90 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G3_3_90 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G3_5_151 with 4 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G3_5_151 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 15.17778018116951, gates: 178, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_5_151.lib; read_verilog /tmp/8DGBCI3LLD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_5_151.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8DGBCI3LLD.v
Parsing Verilog input from `/tmp/8DGBCI3LLD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 242d046e0e
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 178, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G1_2_3', 54), ('INT2FLOAT_G0_0_1', 45), ('INVx1', 24), ('INT2FLOAT_G2_0_1', 18), ('OR2x2', 14), ('AND2x2', 12), ('PI', 11), ('NOR2x1', 8), ('XOR2x1', 1), ('NAND2x1', 1), ('INT2FLOAT_G3_5_151', 1)]
creating networkx graph with  189  nodes
created networkx graph with  189  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.9433653354644775
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.96651554107666
loadDataAndPreprocess done. time esclaped:  6.966541528701782
current iCellArea= 15.177779999999963
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_3_133 with 4 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G3_3_133 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 14.973660182207823, gates: 176, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_3_133.lib; read_verilog /tmp/KEHG9OZ0XQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_3_133.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KEHG9OZ0XQ.v
Parsing Verilog input from `/tmp/KEHG9OZ0XQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4738733edd
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 66% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G1_2_3', 54), ('INT2FLOAT_G0_0_1', 48), ('INVx1', 23), ('INT2FLOAT_G2_0_1', 17), ('AND2x2', 13), ('OR2x2', 11), ('PI', 11), ('NOR2x1', 7), ('NAND2x1', 2), ('XOR2x1', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.562713861465454
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.587194204330444
loadDataAndPreprocess done. time esclaped:  7.587220668792725
current iCellArea= 14.973659999999965
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_12_22_26 with 2 clusters ( size = 4 )
>>> : Synthesis pattern# INT2FLOAT_G3_12_22_26 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 15.279840182512999, gates: 179, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_12_22_26.lib; read_verilog /tmp/W2IP5EQWMZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_12_22_26.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W2IP5EQWMZ.v
Parsing Verilog input from `/tmp/W2IP5EQWMZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0278f02932
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 67% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 179, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G1_2_3', 55), ('INT2FLOAT_G0_0_1', 44), ('INVx1', 25), ('INT2FLOAT_G2_0_1', 18), ('OR2x2', 15), ('AND2x2', 12), ('PI', 11), ('NOR2x1', 6), ('NAND2x1', 2), ('XOR2x1', 1), ('INT2FLOAT_G3_12_22_26', 1)]
creating networkx graph with  190  nodes
created networkx graph with  190  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.309624433517456
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.333763360977173
loadDataAndPreprocess done. time esclaped:  8.333789110183716
current iCellArea= 15.279839999999963
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_12_77_78 with 2 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G3_12_77_78 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 15.425640176981688, gates: 182, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_12_77_78.lib; read_verilog /tmp/7TUUSOV0AI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_12_77_78.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7TUUSOV0AI.v
Parsing Verilog input from `/tmp/7TUUSOV0AI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 394e8b5308
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 182, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G1_2_3', 54), ('INT2FLOAT_G0_0_1', 44), ('INVx1', 27), ('OR2x2', 18), ('INT2FLOAT_G2_0_1', 17), ('AND2x2', 13), ('PI', 11), ('NOR2x1', 5), ('INT2FLOAT_G3_12_77_78', 2), ('XOR2x1', 1), ('NAND2x1', 1)]
creating networkx graph with  193  nodes
created networkx graph with  193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.954118490219116
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.978283882141113
loadDataAndPreprocess done. time esclaped:  8.978310346603394
current iCellArea= 15.425639999999964
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_5_18_48 with 2 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G3_77_78 with 2 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G3_77_78 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 14.50710017979145, gates: 166, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_77_78.lib; read_verilog /tmp/BDKMIEO24J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G3_77_78.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BDKMIEO24J.v
Parsing Verilog input from `/tmp/BDKMIEO24J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7d90713582
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 67% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 166, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G0_0_1', 45), ('INT2FLOAT_G1_2_3', 34), ('INT2FLOAT_G3_77_78', 29), ('INT2FLOAT_G2_0_1', 15), ('INVx1', 14), ('PI', 11), ('OR2x2', 10), ('AND2x2', 9), ('NOR2x1', 8), ('XNOR2x1', 1), ('NAND2x1', 1)]
creating networkx graph with  177  nodes
created networkx graph with  177  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.627075910568237
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.646202087402344
loadDataAndPreprocess done. time esclaped:  9.646228790283203
current iCellArea= 14.419619999999973
>>> choose the cluster INT2FLOAT_G3_77_78!

dealing with pattern# INT2FLOAT_G4_1_4 with 28 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_1_118 with 28 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_1_33 with 22 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_1_2_4 with 14 clusters ( size = 4 )
dealing with pattern# INT2FLOAT_G4_1_21 with 10 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_1_16_33 with 5 clusters ( size = 4 )
dealing with pattern# INT2FLOAT_G4_2_20_67 with 4 clusters ( size = 4 )
dealing with pattern# INT2FLOAT_G4_1_20_21 with 4 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_10_98 with 3 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_1_83 with 3 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_20_23_24 with 2 clusters ( size = 4 )
>>> : Synthesis pattern# INT2FLOAT_G4_20_23_24 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 14.50710017979145, gates: 166, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G4_20_23_24.lib; read_verilog /tmp/N0OXCCF2VF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/int2float//INT2FLOAT_G4_20_23_24.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N0OXCCF2VF.v
Parsing Verilog input from `/tmp/N0OXCCF2VF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e23766e00b
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 66% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 166, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INT2FLOAT_G0_0_1', 45), ('INT2FLOAT_G1_2_3', 34), ('INT2FLOAT_G3_77_78', 29), ('INT2FLOAT_G2_0_1', 15), ('INVx1', 14), ('PI', 11), ('OR2x2', 10), ('AND2x2', 9), ('NOR2x1', 8), ('XNOR2x1', 1), ('NAND2x1', 1)]
creating networkx graph with  177  nodes
created networkx graph with  177  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.509904623031616
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.528841733932495
loadDataAndPreprocess done. time esclaped:  10.528867959976196
current iCellArea= 14.419619999999973
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G4_23_24 with 2 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G4_23_24 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G4_57_58 with 2 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_57_100 with 2 clusters ( size = 2 )
saveArea= 9.491579999999932  /  39.69512195121938 %
=================================================================================
 log2 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28143, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 10338), ('OR2x2', 10241), ('XNOR2x1', 2806), ('INVx1', 1485), ('NOR2x1', 1313), ('NAND2x1', 1019), ('XOR2x1', 941), ('PI', 32)]
creating networkx graph with  28175  nodes
created networkx graph with  28175  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.625931739807129
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  27.842482566833496
loadDataAndPreprocess done. time esclaped:  27.842544555664062
originalArea= 2724.783300000221
initial iCellArea= 2630.377799999996
dealing with pattern# LOG2_G0_12_391 with 7093 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_12_391 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 2262.9617788866162, gates: 23685, depth: 303
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G0_12_391.lib; read_verilog /tmp/VF037RN2WE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G0_12_391.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VF037RN2WE.v
Parsing Verilog input from `/tmp/VF037RN2WE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 33a63d129e
CPU: user 1.80s system 0.08s, MEM: 204.94 MB total, 197.64 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 23685, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G0_12_391', 5748), ('AND2x2', 5409), ('OR2x2', 5240), ('XNOR2x1', 3130), ('INVx1', 2754), ('XOR2x1', 719), ('NOR2x1', 467), ('NAND2x1', 218), ('PI', 32)]
creating networkx graph with  23717  nodes
created networkx graph with  23717  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  71.85763454437256
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  82.36763095855713
loadDataAndPreprocess done. time esclaped:  82.36769223213196
current iCellArea= 2262.9617999998973
>>> choose the cluster LOG2_G0_12_391!

dealing with pattern# LOG2_G1_33_283 with 5031 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G1_33_283 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 1978.2289567366242, gates: 20389, depth: 280
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G1_33_283.lib; read_verilog /tmp/OUXKLLWV4W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G1_33_283.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OUXKLLWV4W.v
Parsing Verilog input from `/tmp/OUXKLLWV4W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 91a7714e86
CPU: user 1.58s system 0.06s, MEM: 184.66 MB total, 177.11 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20389, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G0_12_391', 5348), ('LOG2_G1_33_283', 3775), ('XNOR2x1', 3113), ('OR2x2', 2546), ('INVx1', 2542), ('AND2x2', 1405), ('XOR2x1', 756), ('NOR2x1', 755), ('NAND2x1', 149), ('PI', 32)]
creating networkx graph with  20421  nodes
created networkx graph with  20421  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  114.83918333053589
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  122.85566663742065
loadDataAndPreprocess done. time esclaped:  122.85573506355286
current iCellArea= 1978.228979999795
>>> choose the cluster LOG2_G1_33_283!

dealing with pattern# LOG2_G2_0_5357 with 5119 clusters ( size = 3 )
>>> : Synthesis pattern# LOG2_G2_0_5357 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G2_0_5356_5357 with 2531 clusters ( size = 4 )
>>> : Synthesis pattern# LOG2_G2_0_5356_5357 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 1989.5867768339813, gates: 20394, depth: 277
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G2_0_5356_5357.lib; read_verilog /tmp/Z5V7HARK7F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G2_0_5356_5357.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z5V7HARK7F.v
Parsing Verilog input from `/tmp/Z5V7HARK7F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0cdb216bf3
CPU: user 1.57s system 0.08s, MEM: 185.32 MB total, 177.76 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20394, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G0_12_391', 5312), ('LOG2_G1_33_283', 3773), ('XNOR2x1', 2977), ('OR2x2', 2705), ('INVx1', 2319), ('AND2x2', 1535), ('XOR2x1', 762), ('NOR2x1', 715), ('LOG2_G2_0_5356_5357', 163), ('NAND2x1', 133), ('PI', 32)]
creating networkx graph with  20426  nodes
created networkx graph with  20426  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  147.5438437461853
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  153.87932085990906
loadDataAndPreprocess done. time esclaped:  153.87938165664673
current iCellArea= 1989.5867999997797
>>> area increased after remapping!

dealing with pattern# LOG2_G2_0_3990 with 1901 clusters ( size = 3 )
>>> : Synthesis pattern# LOG2_G2_0_3990 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G2_2652_2653 with 1653 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G2_2652_2653 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 1943.44108428061, gates: 18935, depth: 276
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G2_2652_2653.lib; read_verilog /tmp/8YQGL3TSQL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G2_2652_2653.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8YQGL3TSQL.v
Parsing Verilog input from `/tmp/8YQGL3TSQL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a0a01d9ed7
CPU: user 1.53s system 0.04s, MEM: 175.86 MB total, 167.86 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18935, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G0_12_391', 5327), ('LOG2_G1_33_283', 3750), ('OR2x2', 2510), ('INVx1', 2254), ('AND2x2', 1383), ('XNOR2x1', 1383), ('LOG2_G2_2652_2653', 1220), ('NOR2x1', 751), ('XOR2x1', 197), ('NAND2x1', 160), ('PI', 32)]
creating networkx graph with  18967  nodes
created networkx graph with  18967  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  164.42717623710632
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  167.6399495601654
loadDataAndPreprocess done. time esclaped:  167.64001059532166
current iCellArea= 1943.4410999997451
>>> choose the cluster LOG2_G2_2652_2653!

dealing with pattern# LOG2_G3_0_5419 with 5077 clusters ( size = 3 )
dealing with pattern# LOG2_G3_0_5418_5419 with 2525 clusters ( size = 4 )
dealing with pattern# LOG2_G3_0_4045 with 1598 clusters ( size = 3 )
dealing with pattern# LOG2_G3_0_5878 with 851 clusters ( size = 2 )
dealing with pattern# LOG2_G3_1090_1108 with 695 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_1090_1108 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 1930.8731229044497, gates: 18589, depth: 276
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G3_1090_1108.lib; read_verilog /tmp/CECJJU3YRE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G3_1090_1108.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CECJJU3YRE.v
Parsing Verilog input from `/tmp/CECJJU3YRE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 23bf126df2
CPU: user 1.47s system 0.06s, MEM: 173.75 MB total, 165.77 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18589, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G0_12_391', 5102), ('LOG2_G1_33_283', 3756), ('OR2x2', 2536), ('INVx1', 1537), ('XNOR2x1', 1469), ('AND2x2', 1414), ('LOG2_G2_2652_2653', 1060), ('NOR2x1', 743), ('LOG2_G3_1090_1108', 429), ('XOR2x1', 280), ('NAND2x1', 263), ('PI', 32)]
creating networkx graph with  18621  nodes
created networkx graph with  18621  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  188.7664520740509
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  192.7372477054596
loadDataAndPreprocess done. time esclaped:  192.7373080253601
current iCellArea= 1930.873139999736
>>> choose the cluster LOG2_G3_1090_1108!

dealing with pattern# LOG2_G4_0_5222 with 5083 clusters ( size = 3 )
dealing with pattern# LOG2_G4_0_5221_5222 with 2525 clusters ( size = 4 )
dealing with pattern# LOG2_G4_0_10313 with 1247 clusters ( size = 3 )
dealing with pattern# LOG2_G4_8_5653 with 1219 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_8_5653 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 2009.4155869744718, gates: 18978, depth: 227
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G4_8_5653.lib; read_verilog /tmp/2NJ3BMMPYU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G4_8_5653.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2NJ3BMMPYU.v
Parsing Verilog input from `/tmp/2NJ3BMMPYU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: df63a00b01
CPU: user 1.50s system 0.08s, MEM: 177.19 MB total, 169.25 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18978, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G0_12_391', 5057), ('LOG2_G1_33_283', 3828), ('OR2x2', 2129), ('INVx1', 1953), ('XNOR2x1', 1510), ('AND2x2', 1278), ('LOG2_G2_2652_2653', 1169), ('NOR2x1', 744), ('LOG2_G4_8_5653', 676), ('NAND2x1', 246), ('XOR2x1', 224), ('LOG2_G3_1090_1108', 164), ('PI', 32)]
creating networkx graph with  19010  nodes
created networkx graph with  19010  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  212.2834198474884
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  216.0049750804901
loadDataAndPreprocess done. time esclaped:  216.00503635406494
current iCellArea= 2009.4155999997777
>>> area increased after remapping!

dealing with pattern# LOG2_G4_0_5658 with 852 clusters ( size = 2 )
dealing with pattern# LOG2_G4_0_3947 with 777 clusters ( size = 2 )
dealing with pattern# LOG2_G4_155_1546 with 571 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_155_1546 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 1791.5903977937996, gates: 17568, depth: 231
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G4_155_1546.lib; read_verilog /tmp/UU78U8YI0T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/log2//LOG2_G4_155_1546.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UU78U8YI0T.v
Parsing Verilog input from `/tmp/UU78U8YI0T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bd23709f38
CPU: user 1.41s system 0.06s, MEM: 168.05 MB total, 159.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17568, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('LOG2_G4_155_1546', 4999), ('LOG2_G1_33_283', 3735), ('XNOR2x1', 1451), ('AND2x2', 1407), ('NOR2x1', 1307), ('INVx1', 1299), ('LOG2_G2_2652_2653', 1102), ('LOG2_G0_12_391', 993), ('OR2x2', 710), ('XOR2x1', 259), ('LOG2_G3_1090_1108', 159), ('NAND2x1', 147), ('PI', 32)]
creating networkx graph with  17600  nodes
created networkx graph with  17600  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  225.61409258842468
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  229.5061001777649
loadDataAndPreprocess done. time esclaped:  229.50615668296814
current iCellArea= 1791.502919999742
>>> choose the cluster LOG2_G4_155_1546!

saveArea= 838.874880000254  /  31.891802006550364 %
=================================================================================
 max 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3327, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 1178), ('AND2x2', 985), ('PI', 512), ('NOR2x1', 409), ('INVx1', 395), ('NAND2x1', 360)]
creating networkx graph with  3839  nodes
created networkx graph with  3839  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.3346397876739502
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.243497371673584
loadDataAndPreprocess done. time esclaped:  1.2435436248779297
originalArea= 273.7686600000044
initial iCellArea= 279.0174600000023
dealing with pattern# MAX_G0_6_738 with 937 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G0_6_738 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 230.1452992334962, gates: 2950, depth: 233
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G0_6_738.lib; read_verilog /tmp/NAOSC3YA35.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G0_6_738.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NAOSC3YA35.v
Parsing Verilog input from `/tmp/NAOSC3YA35.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: de8e3939ac
CPU: user 0.20s system 0.01s, MEM: 39.08 MB total, 32.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2950, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 978), ('MAX_G0_6_738', 944), ('OR2x2', 724), ('PI', 512), ('AND2x2', 204), ('NAND2x1', 75), ('NOR2x1', 25)]
creating networkx graph with  3462  nodes
created networkx graph with  3462  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.796522855758667
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.62604832649231
loadDataAndPreprocess done. time esclaped:  5.626111030578613
current iCellArea= 230.1452999999997
>>> choose the cluster MAX_G0_6_738!

dealing with pattern# MAX_G1_0_15 with 1054 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G1_0_15 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MAX_G1_2_3 with 646 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_2_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 227.94371896237135, gates: 2857, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G1_2_3.lib; read_verilog /tmp/7JUL9LGB98.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G1_2_3.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7JUL9LGB98.v
Parsing Verilog input from `/tmp/7JUL9LGB98.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4e69d7a55b
CPU: user 0.19s system 0.01s, MEM: 38.40 MB total, 32.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2857, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MAX_G0_6_738', 923), ('INVx1', 864), ('OR2x2', 683), ('PI', 512), ('AND2x2', 202), ('MAX_G1_2_3', 97), ('NAND2x1', 64), ('NOR2x1', 24)]
creating networkx graph with  3369  nodes
created networkx graph with  3369  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.558706045150757
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.600545644760132
loadDataAndPreprocess done. time esclaped:  12.600602865219116
current iCellArea= 227.94371999999842
>>> choose the cluster MAX_G1_2_3!

dealing with pattern# MAX_G2_1_2564 with 1058 clusters ( size = 3 )
dealing with pattern# MAX_G2_4_657 with 560 clusters ( size = 2 )
dealing with pattern# MAX_G2_1_2564_2566 with 482 clusters ( size = 4 )
>>> : Synthesis pattern# MAX_G2_1_2564_2566 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 233.0321402437985, gates: 2579, depth: 229
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G2_1_2564_2566.lib; read_verilog /tmp/W0MTUM70MQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G2_1_2564_2566.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W0MTUM70MQ.v
Parsing Verilog input from `/tmp/W0MTUM70MQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e5925a9a4d
CPU: user 0.18s system 0.02s, MEM: 36.99 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2579, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MAX_G0_6_738', 866), ('INVx1', 709), ('PI', 512), ('OR2x2', 345), ('MAX_G2_1_2564_2566', 313), ('NAND2x1', 153), ('AND2x2', 124), ('MAX_G1_2_3', 52), ('NOR2x1', 17)]
creating networkx graph with  3091  nodes
created networkx graph with  3091  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  15.387980937957764
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.331957578659058
loadDataAndPreprocess done. time esclaped:  16.332008123397827
current iCellArea= 233.03213999999883
>>> area increased after remapping!

dealing with pattern# MAX_G2_7_646 with 348 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G2_7_646 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MAX_G2_19_22_23 with 304 clusters ( size = 4 )
>>> : Synthesis pattern# MAX_G2_19_22_23 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 228.65813845396042, gates: 2776, depth: 231
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G2_19_22_23.lib; read_verilog /tmp/AFNSN04ZT9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G2_19_22_23.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AFNSN04ZT9.v
Parsing Verilog input from `/tmp/AFNSN04ZT9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 12c9b4a14d
CPU: user 0.17s system 0.03s, MEM: 37.91 MB total, 31.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2776, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MAX_G0_6_738', 834), ('INVx1', 806), ('OR2x2', 656), ('PI', 512), ('AND2x2', 163), ('MAX_G1_2_3', 127), ('MAX_G2_19_22_23', 111), ('NAND2x1', 40), ('NOR2x1', 39)]
creating networkx graph with  3288  nodes
created networkx graph with  3288  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.914091110229492
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.836113929748535
loadDataAndPreprocess done. time esclaped:  18.83616304397583
current iCellArea= 228.65813999999867
>>> area increased after remapping!

dealing with pattern# MAX_G2_40_43 with 212 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G2_40_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 221.22233904898167, gates: 2774, depth: 224
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G2_40_43.lib; read_verilog /tmp/TBO93JSVTI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G2_40_43.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TBO93JSVTI.v
Parsing Verilog input from `/tmp/TBO93JSVTI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 58fcb43edf
CPU: user 0.20s system 0.00s, MEM: 37.94 MB total, 31.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2774, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MAX_G0_6_738', 860), ('INVx1', 836), ('PI', 512), ('OR2x2', 489), ('AND2x2', 231), ('MAX_G2_40_43', 163), ('MAX_G1_2_3', 162), ('NOR2x1', 18), ('NAND2x1', 15)]
creating networkx graph with  3286  nodes
created networkx graph with  3286  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.10140323638916
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  21.274107456207275
loadDataAndPreprocess done. time esclaped:  21.274158000946045
current iCellArea= 221.22233999999816
>>> choose the cluster MAX_G2_40_43!

dealing with pattern# MAX_G3_0_3 with 1116 clusters ( size = 3 )
dealing with pattern# MAX_G3_0_3_631 with 531 clusters ( size = 4 )
dealing with pattern# MAX_G3_0_641 with 405 clusters ( size = 2 )
dealing with pattern# MAX_G3_8_642_1315 with 385 clusters ( size = 4 )
dealing with pattern# MAX_G3_3_631 with 320 clusters ( size = 3 )
dealing with pattern# MAX_G3_641_642_643 with 234 clusters ( size = 4 )
>>> : Synthesis pattern# MAX_G3_641_642_643 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 217.8397778235376, gates: 2238, depth: 222
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G3_641_642_643.lib; read_verilog /tmp/BMY2B74L7S.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G3_641_642_643.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BMY2B74L7S.v
Parsing Verilog input from `/tmp/BMY2B74L7S.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6835d2ae02
CPU: user 0.16s system 0.01s, MEM: 34.20 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2238, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 647), ('PI', 512), ('MAX_G0_6_738', 507), ('MAX_G3_641_642_643', 350), ('AND2x2', 230), ('MAX_G2_40_43', 160), ('OR2x2', 145), ('MAX_G1_2_3', 124), ('NOR2x1', 52), ('NAND2x1', 23)]
creating networkx graph with  2750  nodes
created networkx graph with  2750  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  24.174333333969116
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  24.445419549942017
loadDataAndPreprocess done. time esclaped:  24.4454824924469
current iCellArea= 217.83977999999726
>>> choose the cluster MAX_G3_641_642_643!

dealing with pattern# MAX_G4_2_3 with 402 clusters ( size = 3 )
dealing with pattern# MAX_G4_12_588 with 159 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G4_12_588 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MAX_G4_2_3_593 with 158 clusters ( size = 4 )
dealing with pattern# MAX_G4_6_600 with 138 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G4_6_600 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 217.72313771769404, gates: 2234, depth: 222
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G4_6_600.lib; read_verilog /tmp/5OSA9NZF9O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/max//MAX_G4_6_600.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5OSA9NZF9O.v
Parsing Verilog input from `/tmp/5OSA9NZF9O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d2be655fbb
CPU: user 0.14s system 0.02s, MEM: 34.18 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2234, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 643), ('MAX_G0_6_738', 518), ('PI', 512), ('MAX_G3_641_642_643', 346), ('AND2x2', 208), ('MAX_G2_40_43', 159), ('OR2x2', 146), ('MAX_G1_2_3', 128), ('NOR2x1', 42), ('NAND2x1', 22), ('MAX_G4_6_600', 22)]
creating networkx graph with  2746  nodes
created networkx graph with  2746  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  26.92428421974182
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  27.203202486038208
loadDataAndPreprocess done. time esclaped:  27.2032470703125
current iCellArea= 217.72313999999733
>>> choose the cluster MAX_G4_6_600!

saveArea= 61.29432000000497  /  21.967915556253885 %
=================================================================================
 mem_ctrl 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 51022, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 24140), ('AND2x2', 21024), ('NOR2x1', 2165), ('INVx1', 1886), ('NAND2x1', 1236), ('PI', 1204), ('BUFx2', 233), ('XNOR2x1', 174), ('XOR2x1', 163), ('TIEHIx1', 1)]
creating networkx graph with  52226  nodes
created networkx graph with  52226  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.060864686965942
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  32.15409874916077
loadDataAndPreprocess done. time esclaped:  32.154165267944336
originalArea= 4406.950800003058
initial iCellArea= 4415.144760003084
dealing with pattern# MEM_CTRL_G0_155_1095 with 20313 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G0_155_1095 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3624.573394626379, gates: 42795, depth: 108
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G0_155_1095.lib; read_verilog /tmp/7VKINV36BX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G0_155_1095.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7VKINV36BX.v
Parsing Verilog input from `/tmp/7VKINV36BX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 29cc0a6c92
CPU: user 3.57s system 0.16s, MEM: 362.80 MB total, 353.60 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 42797, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G0_155_1095', 16123), ('INVx1', 9371), ('OR2x2', 8808), ('AND2x2', 4144), ('NAND2x1', 2586), ('PI', 1204), ('NOR2x1', 1192), ('BUFx2', 233), ('XNOR2x1', 185), ('XOR2x1', 154), ('TIEHIx1', 1)]
creating networkx graph with  44001  nodes
created networkx graph with  44001  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  97.04982471466064
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  113.06241607666016
loadDataAndPreprocess done. time esclaped:  113.06248545646667
current iCellArea= 3623.100840002133
>>> choose the cluster MEM_CTRL_G0_155_1095!

dealing with pattern# MEM_CTRL_G1_154_1068 with 12543 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G1_154_1068 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MEM_CTRL_G1_168_169 with 6484 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G1_168_169 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MEM_CTRL_G1_154_1068_1069 with 5245 clusters ( size = 4 )
>>> : Synthesis pattern# MEM_CTRL_G1_154_1068_1069 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3599.350008878857, gates: 39913, depth: 103
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G1_154_1068_1069.lib; read_verilog /tmp/6YK8DRJVDH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G1_154_1068_1069.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6YK8DRJVDH.v
Parsing Verilog input from `/tmp/6YK8DRJVDH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a9411d9ccb
CPU: user 3.38s system 0.13s, MEM: 345.43 MB total, 336.41 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 39915, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G0_155_1095', 14527), ('OR2x2', 9163), ('INVx1', 6817), ('AND2x2', 3545), ('NAND2x1', 2239), ('MEM_CTRL_G1_154_1068_1069', 1970), ('PI', 1204), ('NOR2x1', 1082), ('BUFx2', 233), ('XNOR2x1', 184), ('XOR2x1', 154), ('TIEHIx1', 1)]
creating networkx graph with  41119  nodes
created networkx graph with  41119  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  167.62094283103943
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  186.85584020614624
loadDataAndPreprocess done. time esclaped:  186.85590624809265
current iCellArea= 3597.9211800017392
>>> choose the cluster MEM_CTRL_G1_154_1068_1069!

dealing with pattern# MEM_CTRL_G2_154_1039 with 9756 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G2_154_3947 with 5194 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G2_154_3947 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3597.323386564851, gates: 39534, depth: 103
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G2_154_3947.lib; read_verilog /tmp/3NF52EIRPC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G2_154_3947.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3NF52EIRPC.v
Parsing Verilog input from `/tmp/3NF52EIRPC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 871f085bf3
CPU: user 3.25s system 0.18s, MEM: 343.09 MB total, 334.11 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 39536, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G0_155_1095', 14182), ('OR2x2', 9455), ('INVx1', 5932), ('AND2x2', 3520), ('NAND2x1', 2239), ('MEM_CTRL_G1_154_1068_1069', 1781), ('PI', 1204), ('NOR2x1', 1085), ('MEM_CTRL_G2_154_3947', 770), ('BUFx2', 233), ('XNOR2x1', 184), ('XOR2x1', 154), ('TIEHIx1', 1)]
creating networkx graph with  40740  nodes
created networkx graph with  40740  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  234.4289412498474
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  249.985586643219
loadDataAndPreprocess done. time esclaped:  249.9856448173523
current iCellArea= 3595.8945600017455
>>> choose the cluster MEM_CTRL_G2_154_3947!

dealing with pattern# MEM_CTRL_G3_154_3551 with 9425 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G3_154_1034 with 5295 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_156_161 with 4386 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G3_156_161 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3365.399340759963, gates: 39391, depth: 82
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G3_156_161.lib; read_verilog /tmp/2Y99UNX07F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G3_156_161.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2Y99UNX07F.v
Parsing Verilog input from `/tmp/2Y99UNX07F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8e508a67b3
CPU: user 3.33s system 0.12s, MEM: 344.48 MB total, 335.55 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 39393, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G0_155_1095', 10995), ('INVx1', 8267), ('MEM_CTRL_G3_156_161', 7919), ('AND2x2', 3726), ('OR2x2', 3338), ('NOR2x1', 2374), ('MEM_CTRL_G1_154_1068_1069', 1209), ('PI', 1204), ('NAND2x1', 676), ('MEM_CTRL_G2_154_3947', 317), ('BUFx2', 233), ('XNOR2x1', 179), ('XOR2x1', 159), ('TIEHIx1', 1)]
creating networkx graph with  40597  nodes
created networkx graph with  40597  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  291.2204601764679
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  307.0124502182007
loadDataAndPreprocess done. time esclaped:  307.01251745224
current iCellArea= 3363.693480001477
>>> choose the cluster MEM_CTRL_G3_156_161!

dealing with pattern# MEM_CTRL_G4_154_33446 with 8275 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G4_154_33446 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MEM_CTRL_G4_154_938 with 7995 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_154_33446_33447 with 3851 clusters ( size = 4 )
>>> : Synthesis pattern# MEM_CTRL_G4_154_33446_33447 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3373.7974278330803, gates: 37356, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G4_154_33446_33447.lib; read_verilog /tmp/W8DR8QP9Q7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G4_154_33446_33447.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W8DR8QP9Q7.v
Parsing Verilog input from `/tmp/W8DR8QP9Q7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2c0cc69d03
CPU: user 3.16s system 0.14s, MEM: 332.38 MB total, 322.75 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 37358, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G0_155_1095', 10331), ('MEM_CTRL_G3_156_161', 7126), ('INVx1', 5827), ('AND2x2', 3984), ('OR2x2', 3046), ('NOR2x1', 3030), ('MEM_CTRL_G4_154_33446_33447', 1517), ('PI', 1204), ('MEM_CTRL_G1_154_1068_1069', 913), ('NAND2x1', 729), ('MEM_CTRL_G2_154_3947', 286), ('BUFx2', 233), ('XNOR2x1', 176), ('XOR2x1', 159), ('TIEHIx1', 1)]
creating networkx graph with  38562  nodes
created networkx graph with  38562  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  346.07261848449707
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  358.18593645095825
loadDataAndPreprocess done. time esclaped:  358.18599915504456
current iCellArea= 3371.8728600012732
>>> area increased after remapping!

dealing with pattern# MEM_CTRL_G4_187_11298 with 3472 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G4_187_11298 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MEM_CTRL_G4_154_1006_33446 with 3126 clusters ( size = 4 )
>>> : Synthesis pattern# MEM_CTRL_G4_154_1006_33446 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 3357.1616379357874, gates: 38189, depth: 78
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G4_154_1006_33446.lib; read_verilog /tmp/VV983P02OU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/mem_ctrl//MEM_CTRL_G4_154_1006_33446.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VV983P02OU.v
Parsing Verilog input from `/tmp/VV983P02OU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8195253bb7
CPU: user 3.16s system 0.15s, MEM: 337.14 MB total, 328.03 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 38191, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G0_155_1095', 10458), ('MEM_CTRL_G3_156_161', 7568), ('INVx1', 6797), ('AND2x2', 4020), ('OR2x2', 2991), ('NOR2x1', 2753), ('MEM_CTRL_G1_154_1068_1069', 1269), ('PI', 1204), ('NAND2x1', 904), ('MEM_CTRL_G4_154_1006_33446', 557), ('MEM_CTRL_G2_154_3947', 303), ('BUFx2', 233), ('XNOR2x1', 176), ('XOR2x1', 161), ('TIEHIx1', 1)]
creating networkx graph with  39395  nodes
created networkx graph with  39395  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  373.704918384552
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  385.2030849456787
loadDataAndPreprocess done. time esclaped:  385.2031452655792
current iCellArea= 3354.930900001355
>>> choose the cluster MEM_CTRL_G4_154_1006_33446!

saveArea= 1060.2138600017292  /  24.01311661638448 %
=================================================================================
 multiplier 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21127, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 8779), ('AND2x2', 6461), ('XNOR2x1', 3176), ('XOR2x1', 993), ('NAND2x1', 807), ('INVx1', 790), ('PI', 128), ('NOR2x1', 121)]
creating networkx graph with  21255  nodes
created networkx graph with  21255  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.232671022415161
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.332272052764893
loadDataAndPreprocess done. time esclaped:  14.332329750061035
originalArea= 2178.3394799997654
initial iCellArea= 2068.537499999542
dealing with pattern# MULTIPLIER_G0_10_14 with 6975 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G0_10_14 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1684.1795080192387, gates: 16518, depth: 227
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G0_10_14.lib; read_verilog /tmp/RQELI6UDGY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G0_10_14.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RQELI6UDGY.v
Parsing Verilog input from `/tmp/RQELI6UDGY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6385ffb3dd
CPU: user 1.25s system 0.06s, MEM: 152.73 MB total, 144.44 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16518, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MULTIPLIER_G0_10_14', 6005), ('XNOR2x1', 3350), ('OR2x2', 2656), ('INVx1', 2181), ('AND2x2', 1108), ('XOR2x1', 856), ('NOR2x1', 243), ('PI', 128), ('NAND2x1', 119)]
creating networkx graph with  16646  nodes
created networkx graph with  16646  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  41.54261755943298
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  50.19537377357483
loadDataAndPreprocess done. time esclaped:  50.19543480873108
current iCellArea= 1684.1795399999535
>>> choose the cluster MULTIPLIER_G0_10_14!

dealing with pattern# MULTIPLIER_G1_1_15 with 3782 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G1_1_15 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MULTIPLIER_G1_39_42 with 1911 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_39_42 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1645.4841952808201, gates: 15102, depth: 226
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G1_39_42.lib; read_verilog /tmp/A0UX2COHKH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G1_39_42.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A0UX2COHKH.v
Parsing Verilog input from `/tmp/A0UX2COHKH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fbf0c12a61
CPU: user 1.17s system 0.07s, MEM: 141.36 MB total, 134.97 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15102, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MULTIPLIER_G0_10_14', 6049), ('OR2x2', 2517), ('INVx1', 1999), ('XNOR2x1', 1661), ('MULTIPLIER_G1_39_42', 1194), ('AND2x2', 997), ('XOR2x1', 266), ('NOR2x1', 260), ('NAND2x1', 159), ('PI', 128)]
creating networkx graph with  15230  nodes
created networkx graph with  15230  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  66.28761267662048
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  72.88757967948914
loadDataAndPreprocess done. time esclaped:  72.88763761520386
current iCellArea= 1645.4842199999327
>>> choose the cluster MULTIPLIER_G1_39_42!

dealing with pattern# MULTIPLIER_G2_1_15 with 3755 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G2_1_4 with 1810 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G2_1_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1639.0981542281806, gates: 14868, depth: 225
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G2_1_4.lib; read_verilog /tmp/YSP7NDWY9A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G2_1_4.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YSP7NDWY9A.v
Parsing Verilog input from `/tmp/YSP7NDWY9A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c5bff088b7
CPU: user 1.16s system 0.06s, MEM: 139.99 MB total, 133.89 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14868, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MULTIPLIER_G0_10_14', 5867), ('OR2x2', 2542), ('XNOR2x1', 1739), ('INVx1', 1477), ('MULTIPLIER_G1_39_42', 1086), ('AND2x2', 1003), ('MULTIPLIER_G2_1_4', 377), ('XOR2x1', 298), ('NOR2x1', 259), ('NAND2x1', 220), ('PI', 128)]
creating networkx graph with  14996  nodes
created networkx graph with  14996  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  85.15968251228333
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  89.98289465904236
loadDataAndPreprocess done. time esclaped:  89.98294997215271
current iCellArea= 1639.098179999909
>>> choose the cluster MULTIPLIER_G2_1_4!

dealing with pattern# MULTIPLIER_G3_1_15 with 3533 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G3_1_3 with 1829 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G3_17_27 with 1020 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G3_80_81 with 668 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G3_80_81 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1520.1107910461724, gates: 14658, depth: 225
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G3_80_81.lib; read_verilog /tmp/8E81KCLJKM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G3_80_81.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8E81KCLJKM.v
Parsing Verilog input from `/tmp/8E81KCLJKM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 06e7b50447
CPU: user 1.16s system 0.06s, MEM: 140.45 MB total, 133.98 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14658, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MULTIPLIER_G3_80_81', 6711), ('INVx1', 2175), ('XNOR2x1', 1725), ('MULTIPLIER_G0_10_14', 1277), ('MULTIPLIER_G1_39_42', 1096), ('AND2x2', 467), ('OR2x2', 426), ('XOR2x1', 326), ('NOR2x1', 251), ('MULTIPLIER_G2_1_4', 134), ('PI', 128), ('NAND2x1', 70)]
creating networkx graph with  14786  nodes
created networkx graph with  14786  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  103.15341591835022
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  105.59247946739197
loadDataAndPreprocess done. time esclaped:  105.59253144264221
current iCellArea= 1520.1107999999092
>>> choose the cluster MULTIPLIER_G3_80_81!

dealing with pattern# MULTIPLIER_G4_1_149 with 2517 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G4_1_149 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# MULTIPLIER_G4_149_150 with 1462 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G4_149_150 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 1509.0737316720188, gates: 13499, depth: 225
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G4_149_150.lib; read_verilog /tmp/32CG3U5ZLS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/multiplier//MULTIPLIER_G4_149_150.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/32CG3U5ZLS.v
Parsing Verilog input from `/tmp/32CG3U5ZLS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b0bbb0ecc6
CPU: user 1.10s system 0.04s, MEM: 133.33 MB total, 126.76 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13499, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MULTIPLIER_G3_80_81', 5411), ('XNOR2x1', 1708), ('MULTIPLIER_G4_149_150', 1487), ('MULTIPLIER_G0_10_14', 1128), ('MULTIPLIER_G1_39_42', 1121), ('INVx1', 1079), ('AND2x2', 442), ('OR2x2', 386), ('XOR2x1', 289), ('NOR2x1', 244), ('MULTIPLIER_G2_1_4', 129), ('PI', 128), ('NAND2x1', 75)]
creating networkx graph with  13627  nodes
created networkx graph with  13627  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  115.98457360267639
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  118.33028078079224
loadDataAndPreprocess done. time esclaped:  118.33034014701843
current iCellArea= 1509.0737399998798
>>> choose the cluster MULTIPLIER_G4_149_150!

saveArea= 559.4637599996622  /  27.04634361232446 %
=================================================================================
 priority 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1442, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 765), ('AND2x2', 340), ('INVx1', 322), ('PI', 128), ('NOR2x1', 11), ('NAND2x1', 4)]
creating networkx graph with  1570  nodes
created networkx graph with  1570  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8615689277648926
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.2232651710510254
loadDataAndPreprocess done. time esclaped:  1.2233130931854248
originalArea= 112.06187999999922
initial iCellArea= 112.12019999999922
dealing with pattern# PRIORITY_G0_1_679 with 466 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_1_679 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 99.61056012287736, gates: 1213, depth: 93
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G0_1_679.lib; read_verilog /tmp/U11OYBJAD2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G0_1_679.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/U11OYBJAD2.v
Parsing Verilog input from `/tmp/U11OYBJAD2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: afe994cec6
CPU: user 0.09s system 0.00s, MEM: 25.32 MB total, 19.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1213, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 411), ('PRIORITY_G0_1_679', 288), ('INVx1', 255), ('AND2x2', 161), ('PI', 128), ('NOR2x1', 67), ('NAND2x1', 31)]
creating networkx graph with  1341  nodes
created networkx graph with  1341  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.9687137603759766
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.1293447017669678
loadDataAndPreprocess done. time esclaped:  3.129392147064209
current iCellArea= 99.61055999999942
>>> choose the cluster PRIORITY_G0_1_679!

dealing with pattern# PRIORITY_G1_90_93 with 253 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G1_90_93 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 88.98173996061087, gates: 1105, depth: 84
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G1_90_93.lib; read_verilog /tmp/APP3BD0PHL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G1_90_93.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/APP3BD0PHL.v
Parsing Verilog input from `/tmp/APP3BD0PHL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dbb5e2abca
CPU: user 0.06s system 0.02s, MEM: 24.70 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1105, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 284), ('PRIORITY_G0_1_679', 283), ('PRIORITY_G1_90_93', 161), ('OR2x2', 144), ('AND2x2', 133), ('PI', 128), ('NOR2x1', 58), ('NAND2x1', 42)]
creating networkx graph with  1233  nodes
created networkx graph with  1233  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.117433071136475
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.227076768875122
loadDataAndPreprocess done. time esclaped:  4.227126359939575
current iCellArea= 88.98173999999962
>>> choose the cluster PRIORITY_G1_90_93!

dealing with pattern# PRIORITY_G2_2_544 with 112 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G2_2_544 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 82.50822025164962, gates: 953, depth: 84
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G2_2_544.lib; read_verilog /tmp/FN8MCKH55H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G2_2_544.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FN8MCKH55H.v
Parsing Verilog input from `/tmp/FN8MCKH55H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3ea8acba28
CPU: user 0.07s system 0.01s, MEM: 23.71 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 953, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G0_1_679', 181), ('PRIORITY_G1_90_93', 155), ('INVx1', 151), ('PI', 128), ('AND2x2', 121), ('OR2x2', 116), ('NOR2x1', 101), ('PRIORITY_G2_2_544', 85), ('NAND2x1', 43)]
creating networkx graph with  1081  nodes
created networkx graph with  1081  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.984123468399048
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.056598663330078
loadDataAndPreprocess done. time esclaped:  5.056652069091797
current iCellArea= 82.50821999999967
>>> choose the cluster PRIORITY_G2_2_544!

dealing with pattern# PRIORITY_G3_2_3 with 89 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G3_2_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 84.18492006137967, gates: 930, depth: 84
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G3_2_3.lib; read_verilog /tmp/P0O5B9187F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G3_2_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P0O5B9187F.v
Parsing Verilog input from `/tmp/P0O5B9187F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f75751f5ac
CPU: user 0.08s system 0.00s, MEM: 23.68 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 930, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_90_93', 170), ('PRIORITY_G0_1_679', 153), ('PRIORITY_G2_2_544', 138), ('PI', 128), ('INVx1', 121), ('OR2x2', 101), ('PRIORITY_G3_2_3', 96), ('AND2x2', 77), ('NOR2x1', 42), ('NAND2x1', 32)]
creating networkx graph with  1058  nodes
created networkx graph with  1058  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.730084180831909
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.785194635391235
loadDataAndPreprocess done. time esclaped:  5.785266876220703
current iCellArea= 84.18491999999958
>>> area increased after remapping!

dealing with pattern# PRIORITY_G3_0_1 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G3_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 81.86670007929206, gates: 928, depth: 84
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G3_0_1.lib; read_verilog /tmp/BF3NUZE0FL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G3_0_1.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BF3NUZE0FL.v
Parsing Verilog input from `/tmp/BF3NUZE0FL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bc1e78ab5f
CPU: user 0.07s system 0.01s, MEM: 23.51 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 928, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G0_1_679', 187), ('PRIORITY_G1_90_93', 158), ('PI', 128), ('INVx1', 127), ('AND2x2', 114), ('OR2x2', 91), ('NOR2x1', 90), ('PRIORITY_G2_2_544', 80), ('NAND2x1', 50), ('PRIORITY_G3_0_1', 31)]
creating networkx graph with  1056  nodes
created networkx graph with  1056  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.665860652923584
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.726803302764893
loadDataAndPreprocess done. time esclaped:  7.726838827133179
current iCellArea= 81.86669999999965
>>> choose the cluster PRIORITY_G3_0_1!

dealing with pattern# PRIORITY_G4_1_2 with 83 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_1_416 with 44 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_1_416_418 with 40 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_1_416_418 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 85.7595603056252, gates: 915, depth: 65
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_1_416_418.lib; read_verilog /tmp/KEK21BMV3Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_1_416_418.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KEK21BMV3Q.v
Parsing Verilog input from `/tmp/KEK21BMV3Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 054a1c36ac
CPU: user 0.07s system 0.01s, MEM: 23.54 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 915, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G0_1_679', 205), ('PRIORITY_G2_2_544', 144), ('INVx1', 133), ('PI', 128), ('PRIORITY_G1_90_93', 126), ('OR2x2', 88), ('AND2x2', 61), ('NOR2x1', 48), ('PRIORITY_G4_1_416_418', 47), ('PRIORITY_G3_0_1', 41), ('NAND2x1', 22)]
creating networkx graph with  1043  nodes
created networkx graph with  1043  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.384254693984985
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.424720764160156
loadDataAndPreprocess done. time esclaped:  8.424753904342651
current iCellArea= 85.75955999999974
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_4_404 with 40 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G4_4_404 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 85.05971962958574, gates: 901, depth: 65
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_4_404.lib; read_verilog /tmp/6D9S2VZ5C5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_4_404.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6D9S2VZ5C5.v
Parsing Verilog input from `/tmp/6D9S2VZ5C5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 23797c54a9
CPU: user 0.07s system 0.01s, MEM: 23.49 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 901, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G0_1_679', 217), ('PRIORITY_G2_2_544', 131), ('PI', 128), ('INVx1', 118), ('PRIORITY_G1_90_93', 113), ('OR2x2', 87), ('AND2x2', 65), ('PRIORITY_G4_4_404', 60), ('NOR2x1', 47), ('PRIORITY_G3_0_1', 41), ('NAND2x1', 22)]
creating networkx graph with  1029  nodes
created networkx graph with  1029  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.094689846038818
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.132086515426636
loadDataAndPreprocess done. time esclaped:  9.132117986679077
current iCellArea= 85.05971999999976
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_82_91 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_82_91 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# PRIORITY_G4_84_88 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_84_88 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# PRIORITY_G4_89_477 with 29 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_89_477 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# PRIORITY_G4_82_83_84 with 28 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_82_83_84 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 88.10694057866931, gates: 963, depth: 65
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_82_83_84.lib; read_verilog /tmp/5Z2LZJF1A3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_82_83_84.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5Z2LZJF1A3.v
Parsing Verilog input from `/tmp/5Z2LZJF1A3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 183c29484d
CPU: user 0.07s system 0.01s, MEM: 23.85 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 963, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G0_1_679', 166), ('PRIORITY_G1_90_93', 143), ('AND2x2', 129), ('PI', 128), ('INVx1', 125), ('OR2x2', 119), ('NOR2x1', 106), ('PRIORITY_G2_2_544', 71), ('PRIORITY_G4_82_83_84', 57), ('NAND2x1', 24), ('PRIORITY_G3_0_1', 23)]
creating networkx graph with  1091  nodes
created networkx graph with  1091  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.785074472427368
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.841634035110474
loadDataAndPreprocess done. time esclaped:  10.841670989990234
current iCellArea= 88.10693999999958
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_83_84 with 28 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G4_83_84 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 85.54086016863585, gates: 942, depth: 65
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_83_84.lib; read_verilog /tmp/VWKPQ1O8PL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_83_84.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VWKPQ1O8PL.v
Parsing Verilog input from `/tmp/VWKPQ1O8PL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b6b9fa60c8
CPU: user 0.08s system 0.00s, MEM: 23.68 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 942, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 182), ('PRIORITY_G0_1_679', 162), ('AND2x2', 139), ('PI', 128), ('PRIORITY_G1_90_93', 115), ('INVx1', 102), ('NOR2x1', 74), ('PRIORITY_G2_2_544', 73), ('PRIORITY_G4_83_84', 59), ('NAND2x1', 22), ('PRIORITY_G3_0_1', 14)]
creating networkx graph with  1070  nodes
created networkx graph with  1070  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.38900351524353
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.587833881378174
loadDataAndPreprocess done. time esclaped:  11.58788514137268
current iCellArea= 85.5408599999994
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_433_641 with 28 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_207_208 with 24 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_480_481 with 17 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_486_490 with 17 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G4_486_490 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 83.17889977246523, gates: 876, depth: 65
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_486_490.lib; read_verilog /tmp/TPL3RUHML6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_486_490.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TPL3RUHML6.v
Parsing Verilog input from `/tmp/TPL3RUHML6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 977a65c9bc
CPU: user 0.07s system 0.01s, MEM: 23.30 MB total, 16.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 876, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 174), ('PRIORITY_G0_1_679', 167), ('PI', 128), ('PRIORITY_G2_2_544', 126), ('PRIORITY_G1_90_93', 108), ('INVx1', 92), ('AND2x2', 65), ('PRIORITY_G4_486_490', 59), ('PRIORITY_G3_0_1', 43), ('NAND2x1', 27), ('NOR2x1', 15)]
creating networkx graph with  1004  nodes
created networkx graph with  1004  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.179063558578491
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.223380088806152
loadDataAndPreprocess done. time esclaped:  12.223415613174438
current iCellArea= 83.17889999999967
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_95_114 with 15 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_95_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 89.85654034465551, gates: 941, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_95_114.lib; read_verilog /tmp/SNIZ5XKFRC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_95_114.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SNIZ5XKFRC.v
Parsing Verilog input from `/tmp/SNIZ5XKFRC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fb47a2ff43
CPU: user 0.07s system 0.01s, MEM: 23.87 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 941, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G0_1_679', 215), ('PRIORITY_G1_90_93', 138), ('PRIORITY_G2_2_544', 128), ('PI', 128), ('OR2x2', 112), ('INVx1', 108), ('AND2x2', 62), ('PRIORITY_G4_95_114', 60), ('NOR2x1', 48), ('PRIORITY_G3_0_1', 44), ('NAND2x1', 26)]
creating networkx graph with  1069  nodes
created networkx graph with  1069  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.781476974487305
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.827461957931519
loadDataAndPreprocess done. time esclaped:  12.827504873275757
current iCellArea= 89.85653999999977
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_98_100 with 13 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_80_474 with 11 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_471_472 with 11 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_433_640 with 10 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_436_629 with 9 clusters ( size = 4 )
>>> : Synthesis pattern# PRIORITY_G4_436_629 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# PRIORITY_G4_433_641_642 with 9 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_486_489_490 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_486_489_490 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 81.26892019808292, gates: 873, depth: 65
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_486_489_490.lib; read_verilog /tmp/9UA7U5LU8L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/priority//PRIORITY_G4_486_489_490.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9UA7U5LU8L.v
Parsing Verilog input from `/tmp/9UA7U5LU8L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 76bf33c079
CPU: user 0.07s system 0.01s, MEM: 23.20 MB total, 16.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 873, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G0_1_679', 167), ('PI', 128), ('PRIORITY_G2_2_544', 122), ('OR2x2', 116), ('PRIORITY_G1_90_93', 108), ('INVx1', 90), ('NOR2x1', 73), ('AND2x2', 66), ('PRIORITY_G4_486_489_490', 64), ('PRIORITY_G3_0_1', 42), ('NAND2x1', 25)]
creating networkx graph with  1001  nodes
created networkx graph with  1001  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.934009075164795
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.97599172592163
loadDataAndPreprocess done. time esclaped:  13.976018190383911
current iCellArea= 81.26891999999947
>>> choose the cluster PRIORITY_G4_486_489_490!

saveArea= 30.851279999999747  /  27.516254876462902 %
=================================================================================
 router 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 354, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 143), ('AND2x2', 71), ('PI', 60), ('INVx1', 51), ('NOR2x1', 38), ('TIELOx1', 27), ('XNOR2x1', 22), ('NAND2x1', 2)]
creating networkx graph with  414  nodes
created networkx graph with  414  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.05196571350097656
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.1241140365600586
loadDataAndPreprocess done. time esclaped:  0.12414407730102539
originalArea= 29.480759999999854
initial iCellArea= 28.868399999999884
dealing with pattern# ROUTER_G0_39_136 with 114 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G0_39_136 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 22.117860104888678, gates: 275, depth: 32
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G0_39_136.lib; read_verilog /tmp/31RYBOMYDQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G0_39_136.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/31RYBOMYDQ.v
Parsing Verilog input from `/tmp/31RYBOMYDQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 66a8b99c5e
CPU: user 0.04s system 0.00s, MEM: 17.88 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ROUTER_G0_39_136', 84), ('INVx1', 77), ('PI', 60), ('AND2x2', 45), ('TIELOx1', 27), ('OR2x2', 27), ('XNOR2x1', 20), ('NOR2x1', 13), ('NAND2x1', 8), ('XOR2x1', 1)]
creating networkx graph with  362  nodes
created networkx graph with  362  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.7777912616729736
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.825934886932373
loadDataAndPreprocess done. time esclaped:  0.8259615898132324
current iCellArea= 23.211359999999928
>>> choose the cluster ROUTER_G0_39_136!

dealing with pattern# ROUTER_G1_27_109 with 78 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G1_27_109 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G1_27_28_109 with 32 clusters ( size = 4 )
>>> : Synthesis pattern# ROUTER_G1_27_28_109 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 22.001220006495714, gates: 257, depth: 29
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G1_27_28_109.lib; read_verilog /tmp/NF65J2GY5K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G1_27_28_109.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NF65J2GY5K.v
Parsing Verilog input from `/tmp/NF65J2GY5K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 730d1b7525
CPU: user 0.03s system 0.00s, MEM: 17.75 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 284, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ROUTER_G0_39_136', 73), ('PI', 60), ('INVx1', 59), ('AND2x2', 44), ('OR2x2', 28), ('TIELOx1', 27), ('XNOR2x1', 20), ('ROUTER_G1_27_28_109', 13), ('NOR2x1', 11), ('NAND2x1', 8), ('XOR2x1', 1)]
creating networkx graph with  344  nodes
created networkx graph with  344  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.667459487915039
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.8673155307769775
loadDataAndPreprocess done. time esclaped:  1.8673670291900635
current iCellArea= 23.182199999999938
>>> choose the cluster ROUTER_G1_27_28_109!

dealing with pattern# ROUTER_G2_27_103 with 61 clusters ( size = 3 )
dealing with pattern# ROUTER_G2_27_28_103 with 25 clusters ( size = 4 )
dealing with pattern# ROUTER_G2_42_43 with 22 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G2_42_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.40343989431858, gates: 256, depth: 26
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G2_42_43.lib; read_verilog /tmp/NY6ZBS4FNX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G2_42_43.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NY6ZBS4FNX.v
Parsing Verilog input from `/tmp/NY6ZBS4FNX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8a71c9a984
CPU: user 0.03s system 0.01s, MEM: 17.75 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 283, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 80), ('ROUTER_G0_39_136', 68), ('PI', 60), ('ROUTER_G2_42_43', 34), ('TIELOx1', 27), ('AND2x2', 20), ('XNOR2x1', 19), ('ROUTER_G1_27_28_109', 12), ('OR2x2', 10), ('NOR2x1', 8), ('XOR2x1', 3), ('NAND2x1', 2)]
creating networkx graph with  343  nodes
created networkx graph with  343  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.3924930095672607
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.4324722290039062
loadDataAndPreprocess done. time esclaped:  2.4324982166290283
current iCellArea= 22.58441999999996
>>> choose the cluster ROUTER_G2_42_43!

dealing with pattern# ROUTER_G3_27_99 with 67 clusters ( size = 3 )
dealing with pattern# ROUTER_G3_27_28_99 with 28 clusters ( size = 4 )
dealing with pattern# ROUTER_G3_30_43 with 26 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G3_30_43 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G3_43_121 with 21 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G3_43_121 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G3_37_44 with 17 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G3_37_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.111839924007654, gates: 246, depth: 26
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G3_37_44.lib; read_verilog /tmp/RVQEIZJ09G.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G3_37_44.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RVQEIZJ09G.v
Parsing Verilog input from `/tmp/RVQEIZJ09G.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 48e3222030
CPU: user 0.03s system 0.01s, MEM: 17.75 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 273, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 71), ('ROUTER_G0_39_136', 67), ('PI', 60), ('TIELOx1', 27), ('ROUTER_G2_42_43', 25), ('XNOR2x1', 19), ('AND2x2', 19), ('ROUTER_G1_27_28_109', 12), ('OR2x2', 11), ('ROUTER_G3_37_44', 11), ('NOR2x1', 6), ('XOR2x1', 3), ('NAND2x1', 2)]
creating networkx graph with  333  nodes
created networkx graph with  333  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.5724291801452637
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.6078081130981445
loadDataAndPreprocess done. time esclaped:  3.607834577560425
current iCellArea= 22.292819999999963
>>> choose the cluster ROUTER_G3_37_44!

dealing with pattern# ROUTER_G4_27_98 with 65 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_27_28_98 with 28 clusters ( size = 4 )
dealing with pattern# ROUTER_G4_30_43 with 20 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_27_270_271 with 17 clusters ( size = 4 )
>>> : Synthesis pattern# ROUTER_G4_27_270_271 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.753359965980053, gates: 243, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G4_27_270_271.lib; read_verilog /tmp/N0A8Z80CG7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G4_27_270_271.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N0A8Z80CG7.v
Parsing Verilog input from `/tmp/N0A8Z80CG7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d0fb44060a
CPU: user 0.04s system 0.00s, MEM: 17.75 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 270, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 66), ('PI', 60), ('ROUTER_G0_39_136', 59), ('ROUTER_G2_42_43', 33), ('TIELOx1', 27), ('XNOR2x1', 18), ('OR2x2', 17), ('AND2x2', 12), ('ROUTER_G1_27_28_109', 12), ('ROUTER_G4_27_270_271', 11), ('ROUTER_G3_37_44', 8), ('NOR2x1', 5), ('XOR2x1', 2)]
creating networkx graph with  330  nodes
created networkx graph with  330  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.116739749908447
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.145413160324097
loadDataAndPreprocess done. time esclaped:  4.145440101623535
current iCellArea= 22.934339999999978
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_41_74 with 12 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G4_41_74 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G4_30_39_43 with 9 clusters ( size = 4 )
>>> : Synthesis pattern# ROUTER_G4_30_39_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.315959967672825, gates: 239, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G4_30_39_43.lib; read_verilog /tmp/CUQ3PTLRII.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G4_30_39_43.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CUQ3PTLRII.v
Parsing Verilog input from `/tmp/CUQ3PTLRII.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1ece12479f
CPU: user 0.05s system 0.00s, MEM: 17.76 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 266, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ROUTER_G0_39_136', 67), ('INVx1', 66), ('PI', 60), ('TIELOx1', 27), ('ROUTER_G2_42_43', 24), ('XNOR2x1', 20), ('AND2x2', 18), ('ROUTER_G3_37_44', 11), ('ROUTER_G1_27_28_109', 10), ('ROUTER_G4_30_39_43', 8), ('OR2x2', 8), ('NOR2x1', 3), ('NAND2x1', 2), ('XOR2x1', 2)]
creating networkx graph with  326  nodes
created networkx graph with  326  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.904245853424072
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.054616212844849
loadDataAndPreprocess done. time esclaped:  5.054666996002197
current iCellArea= 22.351139999999972
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_63_64 with 8 clusters ( size = 4 )
>>> : Synthesis pattern# ROUTER_G4_63_64 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G4_37_44 with 8 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_31_135 with 8 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_43_119 with 7 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_59_125 with 6 clusters ( size = 4 )
dealing with pattern# ROUTER_G4_35_71_72 with 6 clusters ( size = 4 )
>>> : Synthesis pattern# ROUTER_G4_35_71_72 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 21.170159835368395, gates: 232, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G4_35_71_72.lib; read_verilog /tmp/85CY0RFGND.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/router//ROUTER_G4_35_71_72.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/85CY0RFGND.v
Parsing Verilog input from `/tmp/85CY0RFGND.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5cde28c5f2
CPU: user 0.02s system 0.02s, MEM: 17.65 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 69% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 259, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('ROUTER_G0_39_136', 64), ('PI', 60), ('INVx1', 59), ('TIELOx1', 27), ('ROUTER_G2_42_43', 21), ('XNOR2x1', 20), ('AND2x2', 19), ('ROUTER_G4_35_71_72', 13), ('ROUTER_G1_27_28_109', 12), ('OR2x2', 8), ('ROUTER_G3_37_44', 8), ('NOR2x1', 4), ('NAND2x1', 2), ('XOR2x1', 2)]
creating networkx graph with  319  nodes
created networkx graph with  319  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.892773628234863
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.917041778564453
loadDataAndPreprocess done. time esclaped:  5.917067527770996
current iCellArea= 22.20533999999997
>>> choose the cluster ROUTER_G4_35_71_72!

saveArea= 6.663059999999913  /  23.08080808080787 %
=================================================================================
 sin 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 5177, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 1955), ('OR2x2', 1722), ('INVx1', 427), ('XNOR2x1', 401), ('NOR2x1', 363), ('XOR2x1', 199), ('NAND2x1', 110), ('PI', 24)]
creating networkx graph with  5201  nodes
created networkx graph with  5201  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8639097213745117
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.4546446800231934
loadDataAndPreprocess done. time esclaped:  3.454695463180542
originalArea= 486.69498000005126
initial iCellArea= 470.80278000005234
dealing with pattern# SIN_G0_3_283 with 1381 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G0_3_283 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 424.46753779426217, gates: 4635, depth: 163
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G0_3_283.lib; read_verilog /tmp/GYZDR4SJEJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G0_3_283.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GYZDR4SJEJ.v
Parsing Verilog input from `/tmp/GYZDR4SJEJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3752a770b9
CPU: user 0.31s system 0.02s, MEM: 52.16 MB total, 45.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4635, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 1340), ('OR2x2', 1017), ('SIN_G0_3_283', 806), ('INVx1', 669), ('XNOR2x1', 458), ('XOR2x1', 151), ('NOR2x1', 126), ('NAND2x1', 68), ('PI', 24)]
creating networkx graph with  4659  nodes
created networkx graph with  4659  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  22.42038345336914
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  24.280785083770752
loadDataAndPreprocess done. time esclaped:  24.280851125717163
current iCellArea= 424.4675400000263
>>> choose the cluster SIN_G0_3_283!

dealing with pattern# SIN_G1_36_44 with 1120 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G1_36_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 364.03343711420894, gates: 3906, depth: 141
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G1_36_44.lib; read_verilog /tmp/CZ5X8MAD8H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G1_36_44.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CZ5X8MAD8H.v
Parsing Verilog input from `/tmp/CZ5X8MAD8H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9e02982708
CPU: user 0.27s system 0.02s, MEM: 47.21 MB total, 41.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3906, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G1_36_44', 836), ('SIN_G0_3_283', 726), ('INVx1', 583), ('OR2x2', 515), ('XNOR2x1', 463), ('AND2x2', 359), ('NOR2x1', 162), ('XOR2x1', 147), ('NAND2x1', 115), ('PI', 24)]
creating networkx graph with  3930  nodes
created networkx graph with  3930  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  41.110413551330566
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  42.7141900062561
loadDataAndPreprocess done. time esclaped:  42.71424078941345
current iCellArea= 364.0334400000153
>>> choose the cluster SIN_G1_36_44!

dealing with pattern# SIN_G2_0_32 with 727 clusters ( size = 3 )
>>> : Synthesis pattern# SIN_G2_0_32 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SIN_G2_0_66 with 354 clusters ( size = 3 )
>>> : Synthesis pattern# SIN_G2_0_66 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SIN_G2_248_1971 with 334 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G2_248_1971 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 357.79319832101464, gates: 3694, depth: 137
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G2_248_1971.lib; read_verilog /tmp/7Z6BGQPN9F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G2_248_1971.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7Z6BGQPN9F.v
Parsing Verilog input from `/tmp/7Z6BGQPN9F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bdedd27e22
CPU: user 0.25s system 0.02s, MEM: 45.95 MB total, 39.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G1_36_44', 839), ('SIN_G0_3_283', 718), ('INVx1', 547), ('OR2x2', 512), ('AND2x2', 356), ('XNOR2x1', 184), ('SIN_G2_248_1971', 178), ('NOR2x1', 164), ('NAND2x1', 119), ('XOR2x1', 77), ('PI', 24)]
creating networkx graph with  3718  nodes
created networkx graph with  3718  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  58.4878089427948
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  59.515132427215576
loadDataAndPreprocess done. time esclaped:  59.51518416404724
current iCellArea= 357.7932000000138
>>> choose the cluster SIN_G2_248_1971!

dealing with pattern# SIN_G3_0_32 with 730 clusters ( size = 3 )
dealing with pattern# SIN_G3_0_66 with 333 clusters ( size = 3 )
dealing with pattern# SIN_G3_17_2300 with 250 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G3_17_2300 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 356.2185579352081, gates: 3613, depth: 137
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G3_17_2300.lib; read_verilog /tmp/2FZY6F7A6B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G3_17_2300.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2FZY6F7A6B.v
Parsing Verilog input from `/tmp/2FZY6F7A6B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 58f17d00ed
CPU: user 0.24s system 0.02s, MEM: 45.53 MB total, 39.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3613, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G1_36_44', 812), ('SIN_G0_3_283', 710), ('OR2x2', 477), ('INVx1', 431), ('AND2x2', 356), ('XNOR2x1', 192), ('SIN_G2_248_1971', 169), ('NOR2x1', 165), ('NAND2x1', 129), ('SIN_G3_17_2300', 92), ('XOR2x1', 80), ('PI', 24)]
creating networkx graph with  3637  nodes
created networkx graph with  3637  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  73.55470323562622
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  74.68469786643982
loadDataAndPreprocess done. time esclaped:  74.68475079536438
current iCellArea= 356.21856000001196
>>> choose the cluster SIN_G3_17_2300!

dealing with pattern# SIN_G4_0_32 with 709 clusters ( size = 3 )
dealing with pattern# SIN_G4_0_68 with 314 clusters ( size = 3 )
dealing with pattern# SIN_G4_0_1_32 with 210 clusters ( size = 4 )
>>> : Synthesis pattern# SIN_G4_0_1_32 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 10
[i] area: 353.2296577692032, gates: 3544, depth: 132
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G4_0_1_32.lib; read_verilog /tmp/00PZG45TUJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sin//SIN_G4_0_1_32.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/00PZG45TUJ.v
Parsing Verilog input from `/tmp/00PZG45TUJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8a66f8e6c1
CPU: user 0.26s system 0.01s, MEM: 45.04 MB total, 38.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3544, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G1_36_44', 802), ('SIN_G0_3_283', 700), ('OR2x2', 463), ('AND2x2', 389), ('INVx1', 368), ('XNOR2x1', 189), ('NAND2x1', 163), ('SIN_G2_248_1971', 163), ('NOR2x1', 133), ('XOR2x1', 87), ('SIN_G3_17_2300', 68), ('PI', 24), ('SIN_G4_0_1_32', 19)]
creating networkx graph with  3568  nodes
created networkx graph with  3568  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  88.82946419715881
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  89.69298529624939
loadDataAndPreprocess done. time esclaped:  89.693039894104
current iCellArea= 353.22966000001105
>>> choose the cluster SIN_G4_0_1_32!

saveArea= 117.57312000004129  /  24.97290266638362 %
=================================================================================
 sqrt 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18363, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 6136), ('OR2x2', 5097), ('INVx1', 2866), ('NAND2x1', 2028), ('XNOR2x1', 1826), ('NOR2x1', 285), ('PI', 128), ('XOR2x1', 125)]
creating networkx graph with  18491  nodes
created networkx graph with  18491  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.672882080078125
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.22068452835083
loadDataAndPreprocess done. time esclaped:  12.220746994018555
originalArea= 1651.7098799998569
initial iCellArea= 1624.3869599998277
dealing with pattern# SQRT_G0_0_22 with 6242 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_0_22 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1390.1155096367002, gates: 14716, depth: 4006
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G0_0_22.lib; read_verilog /tmp/B8WGUWPUZY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G0_0_22.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B8WGUWPUZY.v
Parsing Verilog input from `/tmp/B8WGUWPUZY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: adb0d22fb7
CPU: user 1.08s system 0.06s, MEM: 133.24 MB total, 127.02 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14716, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 3547), ('SQRT_G0_0_22', 3508), ('AND2x2', 3000), ('INVx1', 1516), ('XNOR2x1', 1158), ('NOR2x1', 910), ('XOR2x1', 793), ('NAND2x1', 284), ('PI', 128)]
creating networkx graph with  14844  nodes
created networkx graph with  14844  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  38.22224569320679
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  44.13608694076538
loadDataAndPreprocess done. time esclaped:  44.13614821434021
current iCellArea= 1390.115519999978
>>> choose the cluster SQRT_G0_0_22!

dealing with pattern# SQRT_G1_0_55 with 2605 clusters ( size = 2 )
dealing with pattern# SQRT_G1_9_16 with 2124 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_9_16 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1342.2202161364257, gates: 14389, depth: 3972
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G1_9_16.lib; read_verilog /tmp/B3UPS704J9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G1_9_16.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B3UPS704J9.v
Parsing Verilog input from `/tmp/B3UPS704J9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8d8b90a993
CPU: user 1.12s system 0.04s, MEM: 130.23 MB total, 123.74 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14389, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 3831), ('OR2x2', 2383), ('NOR2x1', 1931), ('SQRT_G0_0_22', 1790), ('XNOR2x1', 1763), ('INVx1', 1319), ('SQRT_G1_9_16', 1096), ('XOR2x1', 188), ('PI', 128), ('NAND2x1', 88)]
creating networkx graph with  14517  nodes
created networkx graph with  14517  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  63.946834564208984
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  70.66695380210876
loadDataAndPreprocess done. time esclaped:  70.66700983047485
current iCellArea= 1342.2202199999927
>>> choose the cluster SQRT_G1_9_16!

dealing with pattern# SQRT_G2_3_132 with 1876 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G2_3_132 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1332.9910756349564, gates: 14157, depth: 3971
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G2_3_132.lib; read_verilog /tmp/EWR5B3IJ24.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G2_3_132.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EWR5B3IJ24.v
Parsing Verilog input from `/tmp/EWR5B3IJ24.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 37ec4bf35b
CPU: user 1.05s system 0.04s, MEM: 128.84 MB total, 122.33 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14157, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 3889), ('NOR2x1', 2060), ('OR2x2', 2011), ('XNOR2x1', 1855), ('SQRT_G0_0_22', 1717), ('SQRT_G1_9_16', 1166), ('INVx1', 1100), ('SQRT_G2_3_132', 190), ('PI', 128), ('XOR2x1', 96), ('NAND2x1', 73)]
creating networkx graph with  14285  nodes
created networkx graph with  14285  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  91.60949850082397
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  98.5909411907196
loadDataAndPreprocess done. time esclaped:  98.59099745750427
current iCellArea= 1332.9910799999875
>>> choose the cluster SQRT_G2_3_132!

dealing with pattern# SQRT_G3_131_157 with 1784 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G3_131_157 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1332.3203955888748, gates: 14132, depth: 3971
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G3_131_157.lib; read_verilog /tmp/V1O7ID43N7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G3_131_157.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V1O7ID43N7.v
Parsing Verilog input from `/tmp/V1O7ID43N7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2be23071ae
CPU: user 1.03s system 0.05s, MEM: 128.57 MB total, 122.15 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14132, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 3851), ('OR2x2', 2097), ('XNOR2x1', 1831), ('NOR2x1', 1676), ('SQRT_G0_0_22', 1422), ('SQRT_G1_9_16', 1400), ('INVx1', 1108), ('SQRT_G2_3_132', 463), ('PI', 128), ('XOR2x1', 120), ('NAND2x1', 105), ('SQRT_G3_131_157', 59)]
creating networkx graph with  14260  nodes
created networkx graph with  14260  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  117.77999663352966
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  125.10097813606262
loadDataAndPreprocess done. time esclaped:  125.10105562210083
current iCellArea= 1332.3203999999887
>>> choose the cluster SQRT_G3_131_157!

dealing with pattern# SQRT_G4_0_34 with 1711 clusters ( size = 2 )
dealing with pattern# SQRT_G4_127_201 with 1629 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_127_201 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1332.3203955888748, gates: 14132, depth: 3971
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_127_201.lib; read_verilog /tmp/0RF0S97HUB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_127_201.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0RF0S97HUB.v
Parsing Verilog input from `/tmp/0RF0S97HUB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bf0ad7bd3c
CPU: user 1.06s system 0.03s, MEM: 128.57 MB total, 122.15 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14132, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 3851), ('OR2x2', 2097), ('XNOR2x1', 1831), ('NOR2x1', 1676), ('SQRT_G0_0_22', 1422), ('SQRT_G1_9_16', 1400), ('INVx1', 1108), ('SQRT_G2_3_132', 463), ('PI', 128), ('XOR2x1', 120), ('NAND2x1', 105), ('SQRT_G3_131_157', 59)]
creating networkx graph with  14260  nodes
created networkx graph with  14260  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  144.2934765815735
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  150.43000435829163
loadDataAndPreprocess done. time esclaped:  150.43006420135498
current iCellArea= 1332.3203999999887
>>> area increased after remapping!

dealing with pattern# SQRT_G4_34_111 with 1408 clusters ( size = 2 )
dealing with pattern# SQRT_G4_29_151 with 1375 clusters ( size = 2 )
dealing with pattern# SQRT_G4_117_118 with 1353 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_117_118 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1343.4303578212857, gates: 13907, depth: 3971
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_117_118.lib; read_verilog /tmp/MO3FANTT7U.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_117_118.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MO3FANTT7U.v
Parsing Verilog input from `/tmp/MO3FANTT7U.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 427a93e78e
CPU: user 1.05s system 0.04s, MEM: 127.50 MB total, 121.03 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13907, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 3449), ('OR2x2', 2363), ('SQRT_G1_9_16', 2314), ('XNOR2x1', 1511), ('SQRT_G2_3_132', 1412), ('INVx1', 1082), ('NOR2x1', 572), ('SQRT_G0_0_22', 520), ('SQRT_G4_117_118', 304), ('SQRT_G3_131_157', 139), ('XOR2x1', 137), ('PI', 128), ('NAND2x1', 104)]
creating networkx graph with  14035  nodes
created networkx graph with  14035  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  153.8301124572754
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  157.25868725776672
loadDataAndPreprocess done. time esclaped:  157.2587387561798
current iCellArea= 1343.4303599999778
>>> area increased after remapping!

dealing with pattern# SQRT_G4_2_70 with 1317 clusters ( size = 2 )
dealing with pattern# SQRT_G4_2_9 with 1271 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_2_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1332.5099356099963, gates: 14141, depth: 3971
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_2_9.lib; read_verilog /tmp/FRYVY3YGCV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_2_9.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FRYVY3YGCV.v
Parsing Verilog input from `/tmp/FRYVY3YGCV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3bd004822b
CPU: user 1.02s system 0.06s, MEM: 128.62 MB total, 122.22 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14141, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 3923), ('OR2x2', 1999), ('XNOR2x1', 1861), ('NOR2x1', 1795), ('SQRT_G0_0_22', 1518), ('SQRT_G1_9_16', 1314), ('INVx1', 1118), ('SQRT_G2_3_132', 383), ('PI', 128), ('XOR2x1', 90), ('NAND2x1', 73), ('SQRT_G3_131_157', 56), ('SQRT_G4_2_9', 11)]
creating networkx graph with  14269  nodes
created networkx graph with  14269  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  162.64977478981018
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  168.3214201927185
loadDataAndPreprocess done. time esclaped:  168.32147884368896
current iCellArea= 1332.5099399999874
>>> area increased after remapping!

dealing with pattern# SQRT_G4_12_13 with 1257 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_12_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1412.3499969430268, gates: 13101, depth: 3054
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_12_13.lib; read_verilog /tmp/N5RAD1HBEG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_12_13.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N5RAD1HBEG.v
Parsing Verilog input from `/tmp/N5RAD1HBEG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ca33e33dbf
CPU: user 1.03s system 0.04s, MEM: 126.04 MB total, 119.40 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13101, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G4_12_13', 3067), ('SQRT_G1_9_16', 2279), ('XNOR2x1', 1830), ('OR2x2', 1234), ('INVx1', 1231), ('SQRT_G0_0_22', 1126), ('AND2x2', 955), ('NOR2x1', 870), ('SQRT_G3_131_157', 370), ('PI', 128), ('XOR2x1', 121), ('NAND2x1', 11), ('SQRT_G2_3_132', 7)]
creating networkx graph with  13229  nodes
created networkx graph with  13229  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  173.23710894584656
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  174.66746544837952
loadDataAndPreprocess done. time esclaped:  174.6675205230713
current iCellArea= 1412.3500200000067
>>> area increased after remapping!

dealing with pattern# SQRT_G4_245_251_252 with 1252 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G4_245_251_252 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 1282.7338066846132, gates: 12400, depth: 3054
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_245_251_252.lib; read_verilog /tmp/ULMIM64GDE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/sqrt//SQRT_G4_245_251_252.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ULMIM64GDE.v
Parsing Verilog input from `/tmp/ULMIM64GDE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 64f58c79f0
CPU: user 0.96s system 0.03s, MEM: 120.16 MB total, 113.62 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12400, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQRT_G1_9_16', 2646), ('SQRT_G4_245_251_252', 2619), ('XNOR2x1', 1866), ('OR2x2', 1377), ('INVx1', 1292), ('SQRT_G0_0_22', 1122), ('AND2x2', 587), ('SQRT_G2_3_132', 426), ('NOR2x1', 238), ('PI', 128), ('SQRT_G3_131_157', 104), ('XOR2x1', 85), ('NAND2x1', 38)]
creating networkx graph with  12528  nodes
created networkx graph with  12528  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  178.03222727775574
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  181.4360954761505
loadDataAndPreprocess done. time esclaped:  181.43615412712097
current iCellArea= 1282.7338199999872
>>> choose the cluster SQRT_G4_245_251_252!

saveArea= 341.6531399998405  /  21.032743331051904 %
=================================================================================
 square 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17618, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 7606), ('OR2x2', 4948), ('XNOR2x1', 1446), ('XOR2x1', 1386), ('INVx1', 1123), ('NOR2x1', 899), ('NAND2x1', 208), ('PI', 64), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  17682  nodes
created networkx graph with  17682  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.151867628097534
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.782213926315308
loadDataAndPreprocess done. time esclaped:  8.782265186309814
originalArea= 1739.7876599998235
initial iCellArea= 1660.239179999774
dealing with pattern# SQUARE_G0_14_54 with 5439 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G0_14_54 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1406.8970969356596, gates: 15362, depth: 209
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G0_14_54.lib; read_verilog /tmp/MIE70WKLO2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G0_14_54.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MIE70WKLO2.v
Parsing Verilog input from `/tmp/MIE70WKLO2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d1c0bb4773
CPU: user 1.18s system 0.04s, MEM: 137.50 MB total, 131.19 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15363, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2x2', 4431), ('SQUARE_G0_14_54', 3771), ('INVx1', 2381), ('OR2x2', 1587), ('XNOR2x1', 1579), ('XOR2x1', 1258), ('NOR2x1', 235), ('NAND2x1', 119), ('PI', 64), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  15427  nodes
created networkx graph with  15427  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.837194204330444
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.69791221618652
loadDataAndPreprocess done. time esclaped:  39.69797205924988
current iCellArea= 1406.9408399999663
>>> choose the cluster SQUARE_G0_14_54!

dealing with pattern# SQUARE_G1_6_2125 with 2327 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G1_6_2125 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1330.9207141064107, gates: 14247, depth: 198
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G1_6_2125.lib; read_verilog /tmp/E5EDKCL3J3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G1_6_2125.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E5EDKCL3J3.v
Parsing Verilog input from `/tmp/E5EDKCL3J3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7256e68ec4
CPU: user 1.06s system 0.05s, MEM: 130.89 MB total, 124.68 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14248, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQUARE_G0_14_54', 3247), ('AND2x2', 2499), ('INVx1', 2053), ('XNOR2x1', 1688), ('SQUARE_G1_6_2125', 1463), ('OR2x2', 1398), ('XOR2x1', 1151), ('NAND2x1', 606), ('NOR2x1', 141), ('PI', 64), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  14312  nodes
created networkx graph with  14312  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  62.46268391609192
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  65.43630623817444
loadDataAndPreprocess done. time esclaped:  65.43636131286621
current iCellArea= 1330.9644600000033
>>> choose the cluster SQUARE_G1_6_2125!

dealing with pattern# SQUARE_G2_19_20 with 1031 clusters ( size = 3 )
>>> : Synthesis pattern# SQUARE_G2_19_20 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SQUARE_G2_24_2788 with 1025 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G2_24_2788 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1337.6566732823849, gates: 14186, depth: 198
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G2_24_2788.lib; read_verilog /tmp/AR4PHDAW9T.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G2_24_2788.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AR4PHDAW9T.v
Parsing Verilog input from `/tmp/AR4PHDAW9T.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ef66d39873
CPU: user 1.04s system 0.07s, MEM: 130.60 MB total, 124.11 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14187, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQUARE_G0_14_54', 3227), ('AND2x2', 2551), ('INVx1', 1974), ('XNOR2x1', 1724), ('OR2x2', 1338), ('SQUARE_G1_6_2125', 1281), ('XOR2x1', 1115), ('NAND2x1', 678), ('SQUARE_G2_24_2788', 173), ('NOR2x1', 124), ('PI', 64), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  14251  nodes
created networkx graph with  14251  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  86.94822669029236
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  89.86081123352051
loadDataAndPreprocess done. time esclaped:  89.86087346076965
current iCellArea= 1337.7004200000006
>>> area increased after remapping!

dealing with pattern# SQUARE_G2_34_36 with 874 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G2_34_36 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1298.5968613289297, gates: 13007, depth: 198
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G2_34_36.lib; read_verilog /tmp/LVX3ZL5VZA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G2_34_36.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LVX3ZL5VZA.v
Parsing Verilog input from `/tmp/LVX3ZL5VZA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 154c177615
CPU: user 1.00s system 0.05s, MEM: 123.34 MB total, 116.82 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13008, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQUARE_G0_14_54', 3266), ('AND2x2', 2456), ('INVx1', 1937), ('SQUARE_G1_6_2125', 1461), ('OR2x2', 1309), ('SQUARE_G2_34_36', 1125), ('NAND2x1', 631), ('XNOR2x1', 384), ('XOR2x1', 290), ('NOR2x1', 147), ('PI', 64), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  13072  nodes
created networkx graph with  13072  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  103.20866179466248
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  105.71334648132324
loadDataAndPreprocess done. time esclaped:  105.71339774131775
current iCellArea= 1298.4947999999893
>>> choose the cluster SQUARE_G2_34_36!

dealing with pattern# SQUARE_G3_23_2556 with 1045 clusters ( size = 2 )
dealing with pattern# SQUARE_G3_18_19 with 981 clusters ( size = 3 )
dealing with pattern# SQUARE_G3_59_60 with 703 clusters ( size = 3 )
>>> : Synthesis pattern# SQUARE_G3_59_60 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1306.0180817507207, gates: 12961, depth: 189
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G3_59_60.lib; read_verilog /tmp/OPVEW4BJ9R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G3_59_60.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OPVEW4BJ9R.v
Parsing Verilog input from `/tmp/OPVEW4BJ9R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 01fa0abdc9
CPU: user 0.99s system 0.05s, MEM: 122.79 MB total, 116.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12962, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQUARE_G0_14_54', 2678), ('INVx1', 2455), ('AND2x2', 1970), ('SQUARE_G1_6_2125', 1389), ('SQUARE_G2_34_36', 1178), ('SQUARE_G3_59_60', 1049), ('OR2x2', 831), ('NAND2x1', 646), ('XNOR2x1', 321), ('XOR2x1', 250), ('NOR2x1', 193), ('PI', 64), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  13026  nodes
created networkx graph with  13026  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  122.68318247795105
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  126.04607629776001
loadDataAndPreprocess done. time esclaped:  126.04613471031189
current iCellArea= 1305.8868599999628
>>> area increased after remapping!

dealing with pattern# SQUARE_G3_15_17 with 667 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G3_15_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1240.3643362410367, gates: 12093, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G3_15_17.lib; read_verilog /tmp/TLEH2CSIUT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G3_15_17.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TLEH2CSIUT.v
Parsing Verilog input from `/tmp/TLEH2CSIUT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0b930d368a
CPU: user 0.93s system 0.04s, MEM: 117.08 MB total, 110.32 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12094, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQUARE_G0_14_54', 2907), ('INVx1', 1823), ('AND2x2', 1703), ('SQUARE_G1_6_2125', 1354), ('SQUARE_G3_15_17', 1138), ('SQUARE_G2_34_36', 1119), ('NAND2x1', 641), ('OR2x2', 606), ('XNOR2x1', 397), ('XOR2x1', 289), ('NOR2x1', 115), ('PI', 64), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  12158  nodes
created networkx graph with  12158  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  139.03307676315308
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  141.2702236175537
loadDataAndPreprocess done. time esclaped:  141.27029180526733
current iCellArea= 1239.9123600000244
>>> choose the cluster SQUARE_G3_15_17!

dealing with pattern# SQUARE_G4_23_1020 with 1013 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_57_58 with 620 clusters ( size = 3 )
dealing with pattern# SQUARE_G4_102_103 with 567 clusters ( size = 4 )
>>> : Synthesis pattern# SQUARE_G4_102_103 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 1116.85715386644, gates: 9866, depth: 125
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G4_102_103.lib; read_verilog /tmp/XBN6OBVMHV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/square//SQUARE_G4_102_103.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XBN6OBVMHV.v
Parsing Verilog input from `/tmp/XBN6OBVMHV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d70e8a9076
CPU: user 0.75s system 0.04s, MEM: 99.31 MB total, 92.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9867, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SQUARE_G0_14_54', 1587), ('AND2x2', 1543), ('SQUARE_G4_102_103', 1324), ('INVx1', 1293), ('SQUARE_G1_6_2125', 1278), ('SQUARE_G2_34_36', 1182), ('NAND2x1', 584), ('XNOR2x1', 377), ('OR2x2', 331), ('XOR2x1', 230), ('SQUARE_G3_15_17', 106), ('PI', 64), ('NOR2x1', 30), ('TIELOx1', 1), ('BUFx2', 1)]
creating networkx graph with  9931  nodes
created networkx graph with  9931  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  157.26905179023743
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  159.42011737823486
loadDataAndPreprocess done. time esclaped:  159.4201762676239
current iCellArea= 1116.725940000038
>>> choose the cluster SQUARE_G4_102_103!

saveArea= 543.513239999736  /  32.73704455040086 %
=================================================================================
 voter 
=================================================================================

{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 10578, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OR2x2', 3122), ('AND2x2', 3029), ('XNOR2x1', 1745), ('INVx1', 1107), ('PI', 1001), ('XOR2x1', 835), ('NOR2x1', 438), ('NAND2x1', 302)]
creating networkx graph with  11579  nodes
created networkx graph with  11579  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.6627843379974365
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.335916042327881
loadDataAndPreprocess done. time esclaped:  6.335973501205444
originalArea= 1102.6416600001521
initial iCellArea= 1031.8120200001392
dealing with pattern# VOTER_G0_9_12 with 2553 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G0_9_12 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 966.7852056995034, gates: 9908, depth: 48
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G0_9_12.lib; read_verilog /tmp/KB5V63LJUG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G0_9_12.blif;' --

1. Executing Liberty frontend.
Imported 11 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KB5V63LJUG.v
Parsing Verilog input from `/tmp/KB5V63LJUG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 87f44f8ca9
CPU: user 0.67s system 0.04s, MEM: 94.09 MB total, 87.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9908, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2x1', 1954), ('INVx1', 1858), ('VOTER_G0_9_12', 1682), ('OR2x2', 1407), ('AND2x2', 1392), ('PI', 1001), ('XOR2x1', 636), ('NOR2x1', 586), ('NAND2x1', 393)]
creating networkx graph with  10909  nodes
created networkx graph with  10909  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.866079330444336
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  23.784769773483276
loadDataAndPreprocess done. time esclaped:  23.78482174873352
current iCellArea= 966.7852200000908
>>> choose the cluster VOTER_G0_9_12!

dealing with pattern# VOTER_G1_1_30 with 1061 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_1_30 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 942.3928710632026, gates: 9065, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G1_1_30.lib; read_verilog /tmp/06XB239PSJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G1_1_30.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/06XB239PSJ.v
Parsing Verilog input from `/tmp/06XB239PSJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 78139a0c6f
CPU: user 0.62s system 0.04s, MEM: 88.92 MB total, 81.91 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9065, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 2043), ('VOTER_G0_9_12', 1880), ('AND2x2', 1259), ('OR2x2', 1173), ('PI', 1001), ('VOTER_G1_1_30', 907), ('NOR2x1', 556), ('NAND2x1', 459), ('XNOR2x1', 439), ('XOR2x1', 349)]
creating networkx graph with  10066  nodes
created networkx graph with  10066  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  33.09311103820801
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  36.36219549179077
loadDataAndPreprocess done. time esclaped:  36.36225771903992
current iCellArea= 942.3928800001023
>>> choose the cluster VOTER_G1_1_30!

dealing with pattern# VOTER_G2_0_8 with 1057 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G2_0_8 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# VOTER_G2_5_16 with 685 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G2_5_16 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 921.3247720040381, gates: 8269, depth: 43
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G2_5_16.lib; read_verilog /tmp/V6T0FQAGH9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G2_5_16.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V6T0FQAGH9.v
Parsing Verilog input from `/tmp/V6T0FQAGH9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d71c8cbb57
CPU: user 0.60s system 0.02s, MEM: 84.46 MB total, 77.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8269, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVx1', 1495), ('VOTER_G0_9_12', 1402), ('PI', 1001), ('VOTER_G2_5_16', 956), ('AND2x2', 918), ('OR2x2', 902), ('VOTER_G1_1_30', 900), ('XNOR2x1', 483), ('NAND2x1', 452), ('XOR2x1', 391), ('NOR2x1', 370)]
creating networkx graph with  9270  nodes
created networkx graph with  9270  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  45.584675788879395
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  47.08622741699219
loadDataAndPreprocess done. time esclaped:  47.086275577545166
current iCellArea= 921.3247800000502
>>> choose the cluster VOTER_G2_5_16!

dealing with pattern# VOTER_G3_0_6 with 807 clusters ( size = 4 )
>>> : Synthesis pattern# VOTER_G3_0_6 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# VOTER_G3_4_154 with 497 clusters ( size = 3 )
dealing with pattern# VOTER_G3_70_176 with 275 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_70_176 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# VOTER_G3_0_1 with 273 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_0_1 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# VOTER_G3_16_17 with 269 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G3_16_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 849.7078148648143, gates: 7606, depth: 42
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G3_16_17.lib; read_verilog /tmp/0FMES2MP6M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G3_16_17.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0FMES2MP6M.v
Parsing Verilog input from `/tmp/0FMES2MP6M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d822b2b293
CPU: user 0.56s system 0.03s, MEM: 80.41 MB total, 73.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7606, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('VOTER_G3_16_17', 1533), ('INVx1', 1084), ('PI', 1001), ('VOTER_G1_1_30', 914), ('OR2x2', 815), ('AND2x2', 712), ('VOTER_G0_9_12', 696), ('XNOR2x1', 437), ('NOR2x1', 412), ('VOTER_G2_5_16', 385), ('XOR2x1', 365), ('NAND2x1', 253)]
creating networkx graph with  8607  nodes
created networkx graph with  8607  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  54.606385707855225
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  55.97971510887146
loadDataAndPreprocess done. time esclaped:  55.97995567321777
current iCellArea= 849.7078200000897
>>> choose the cluster VOTER_G3_16_17!

dealing with pattern# VOTER_G4_0_10 with 541 clusters ( size = 4 )
dealing with pattern# VOTER_G4_0_11 with 472 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G4_0_11 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# VOTER_G4_1901_1902 with 321 clusters ( size = 4 )
>>> : Synthesis pattern# VOTER_G4_1901_1902 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 784.7976509444416, gates: 6605, depth: 42
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G4_1901_1902.lib; read_verilog /tmp/3WYR4FFLI5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/iCell/K3/voter//VOTER_G4_1901_1902.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3WYR4FFLI5.v
Parsing Verilog input from `/tmp/3WYR4FFLI5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5b3ae60d44
CPU: user 0.49s system 0.03s, MEM: 70.93 MB total, 65.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6605, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 1001), ('INVx1', 931), ('VOTER_G3_16_17', 802), ('VOTER_G4_1901_1902', 790), ('VOTER_G1_1_30', 727), ('XNOR2x1', 709), ('AND2x2', 614), ('OR2x2', 613), ('XOR2x1', 509), ('VOTER_G0_9_12', 306), ('NOR2x1', 226), ('NAND2x1', 200), ('VOTER_G2_5_16', 178)]
creating networkx graph with  7606  nodes
created networkx graph with  7606  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  61.99558115005493
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  63.422674894332886
loadDataAndPreprocess done. time esclaped:  63.42274260520935
current iCellArea= 782.4357000000388
>>> choose the cluster VOTER_G4_1901_1902!

saveArea= 249.37632000010046  /  24.168774463401466 %
