INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sources/repos/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_0
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sources/repos/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
