
//-----------------------------------------------------------------------------
//  This file contain DDR related functions, used for testing.
//  It includes next functions:
//    - standard Phy and controller initialisation
//    - power mode changing
//
//-----------------------------------------------------------------------------

//-----------------------------------------------------------------------------
//  Initialisation corresponds to next setings:
//-----------------------------------------------------------------------------
#include <stdint.h>

#include <basis/defs_c.h>

//-----------------------------------------------------------------------------
//  These defines must be changed for real program
//-----------------------------------------------------------------------------
//-------------------------------------------------------------
//  Memory type
//-------------------------------------------------------------
// #define jedec_ddr3_1g_x16_1600g_cl8_bl8
// #define jedec_ddr3_1g_x16_1600g_cl11_bl8
#define my_mt41k128m8_107_cl11_bl8
//-------------------------------------------------------------
//  Timeout of PLL lock
//-------------------------------------------------------------
#define DDR_TEST_LIB_PLL_LOCK_TIMEOUT        0x1000
#define CRG_DDR_TEST_LIB_PLL_LOCK_TIMEOUT    0x1000

//-----------------------------------------------------------------------------
//  This function is for program setting registers of one DDR subsystem
//  Registers values from Cadence files and corresponds
//    next memory configuration:
//      REL: rc.moscow.nm6408mp_2-NM6408MP_DDR__2017-08-28
//      ********************************************************************
//      Option: IP    : IP Mode                       = CTL
//      Option: BL    : Burst Length                  = 8
//      Option: CL    : CAS Latency                   = 8
//      Option: MHZ   : Simulation MHz                = 800
//      Option: AP    : Auto Precharge Mode     (0/1) = 0
//      Option: DLLBP : DLL Bypass Mode         (0/1) = 0
//      Option: HALF  : Half-Memory Support     (0/1) = 0
//      Option: RDIMM : Registered Dimm Support (0/1) = 0
//      Option: AL    : Additive Latency              = 0
//      Option: RSV3  : Reserved                  (0) = 0
//      Option: BOF   : Burst On the Fly        (0/1) = 0
//      Option: WLS   : Write Latency Set       (0/1) = 0
//      Option: TCK   : Simulation period in ns       = 
//      Option: WRDBIEN : Write DBI Enable       (0/1) = 0
//      Option: RDDBIEN : Read DBI Enable       (0/1) = 0
//      Option: RDPSTMBLE : RD Postamble En      (0/1) = 0
//      Option: WRPSTMBLE : WR Postamble En      (0/1) = 0
//      Option: CRC : CRC En      (0/1) = 0
//      Option: SOMA  : Memory-SOMA file(s)           = /proj/iprel/rc.moscow.nm6408mp_2-NM6408MP_DDR/rc.moscow.nm6408mp_2-NM6408MP_DDR__2017-08-19/mcip/mem/rc.moscow.nm6408mp_2-NM6408MP_DDR/memory/jedec_ddr3_1g_x16_1600g/memory.xml.sim
//      Option: PL    : CA Parity Latency              = -1
//      ********************************************************************
//      Memory: jedec_ddr3_1g_x16_1600g
//      ********************************************************************
//  
//  Arguments:
//    - DDRx_BASE
//        posible values for Basis are:
//          0x0108_0000 DDR0_BASE
//          0x0108_2000 DDR1_BASE
//  
//-----------------------------------------------------------------------------
void config_jedec_ddr3_1g_x16_1600g_cl8_bl8 (uint32_t DDRx_BASE)
{
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_00)) = 0b00000000000000000000011000000000 ;  //  VERSION:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x06 START:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_01)) = 0b00000000000000000000000000000000 ;  //  READ_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:1:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_02)) = 0b00000000000000000000000000000000 ;  //  MEMCD_RMODW_FIFO_DEPTH:RD:24:8:=0x00 WRITE_DATA_FIFO_PTR_WIDTH:RD:16:8:=0x00 WRITE_DATA_FIFO_DEPTH:RD:8:8:=0x00 READ_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_03)) = 0b00000000000000000000000000000000 ;  //  AXI0_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 ASYNC_CDC_STAGES:RD:8:8:=0x00 MEMCD_RMODW_FIFO_PTR_WIDTH:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_04)) = 0b00000000000000000000000000000000 ;  //  AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_05)) = 0b00000000000000000000000000001000 ;  //  TINIT:RW:0:24:=0x000008
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_06)) = 0b00000000000000000000000010100000 ;  //  TRST_PWRON:RW:0:32:=0x000000a0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_07)) = 0b00000000000000000000000110010000 ;  //  CKE_INACTIVE:RW:0:32:=0x00000190
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_08)) = 0b00000100000000000000100000010000 ;  //  TBST_INT_INTERVAL:RW:24:3:=0x04 ADDITIVE_LAT:RW:16:5:=0x00 WRLAT:RW:8:5:=0x08 CASLAT_LIN:RW:0:6:=0x10
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_09)) = 0b00011100001001000000011000000100 ;  //  TRAS_MIN:RW:24:8:=0x1c TRC:RW:16:8:=0x24 TRRD:RW:8:8:=0x06 TCCD:RW:0:5:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_10)) = 0b00000110001000000000100000000110 ;  //  TRTP:RW:24:8:=0x06 TFAW:RW:16:8:=0x20 TRP:RW:8:8:=0x08 TWTR:RW:0:6:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_11)) = 0b00000000000000000000110000000100 ;  //  TMOD:RW:8:8:=0x0c TMRD:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_12)) = 0b00000100000000001101101101100000 ;  //  TCKE:RW:24:3:=0x04 TRAS_MAX:RW:0:17:=0x00db60
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_13)) = 0b00001100000010000000000000000101 ;  //  TWR:RW:24:6:=0x0c TRCD:RW:16:8:=0x08 WRITEINTERP:RW:8:1:=0x00 TCKESR:RW:0:8:=0x05
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_14)) = 0b00010100000000010000000100000000 ;  //  TDAL:RW:24:8:=0x14 TRAS_LOCKOUT:RW:16:1:=0x01 CONCURRENTAP:RW:8:1:=0x01 AP:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_15)) = 0b00000001000000000000100000000011 ;  //  OPTIMAL_RMODW_EN:RW:24:1:=0x01 REG_DIMM_ENABLE:RW:16:1:=0x00 TRP_AB:RW:8:8:=0x08 BSTLEN:RW_D:0:3:=0x03
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_16)) = 0b00000000000000000000000000000001 ;  //  RESERVED:RW:24:1:=0x00 AREFRESH:WR:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_17)) = 0b00000000000000000101100000000001 ;  //  TRFC:RW:8:10:=0x0058 TREF_ENABLE:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_18)) = 0b00000000000000000001100001011000 ;  //  TREF:RW:0:14:=0x1858
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_19)) = 0b00000000000101000000000000000101 ;  //  TXPDLL:RW:16:16:=0x0014 TPDEX:RW:0:16:=0x0005
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_20)) = 0b00000000011000000000001000000000 ;  //  TXSNR:RW:16:16:=0x0060 TXSR:RW:0:16:=0x0200
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_21)) = 0b00000011000000010000000000000000 ;  //  CKE_DELAY:RW:24:3:=0x03 ENABLE_QUICK_SREFRESH:RW:16:1:=0x01 RESERVED:RW:8:1:=0x00 PWRUP_SREFRESH_EXIT:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_22)) = 0b00000000000010000000100000000000 ;  //  LP_CMD:WR:24:8:=0x00 CKSRX:RW:16:8:=0x08 CKSRE:RW:8:8:=0x08 LOWPOWER_REFRESH_ENABLE:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_23)) = 0b00000111000000110000001000000000 ;  //  LPI_TIMER_WAKEUP:RW:24:4:=0x07 LPI_SR_MCCLK_GATE_WAKEUP:RW:16:4:=0x03 LPI_SR_WAKEUP:RW:8:4:=0x02 LPI_PD_WAKEUP:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_24)) = 0b00000000000000000000001100011111 ;  //  LPI_TIMER_COUNT:RW:8:12:=0x0003 LPI_WAKEUP_EN:RW:0:5:=0x1f
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_25)) = 0b00000000000001110000000000000100 ;  //  LP_STATE:RD:24:6:=0x00 TDFI_LP_RESP:RW:16:3:=0x07 LPI_WAKEUP_TIMEOUT:RW:0:12:=0x0004
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_26)) = 0b00000000000000000000000000000000 ;  //  LP_AUTO_MEM_GATE_EN:RW:24:2:=0x00 LP_AUTO_EXIT_EN:RW:16:3:=0x00 LP_AUTO_ENTRY_EN:RW:8:3:=0x00 LP_ARB_STATE:RD:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_27)) = 0b00000000000000000000000000000000 ;  //  LP_AUTO_SR_MC_GATE_IDLE:RW:24:8:=0x00 LP_AUTO_SR_IDLE:RW:16:8:=0x00 LP_AUTO_PD_IDLE:RW:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_28)) = 0b00000000000000000000000000000000 ;  //  RESERVED:RW:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_29)) = 0b00000000000000000000000000000000 ;  //  WRITE_MODEREG:RW+:0:27:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_30)) = 0b00000000000011000100000000000000 ;  //  MR0_DATA_0:RW:8:16:=0x0c40 MRW_STATUS:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_31)) = 0b00000000000110000000000001000110 ;  //  MR2_DATA_0:RW:16:16:=0x0018 MR1_DATA_0:RW:0:16:=0x0046
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_32)) = 0b00000000000000000000000000000000 ;  //  MR3_DATA_0:RW:16:16:=0x0000 MRSINGLE_DATA_0:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_33)) = 0b00000000000000100000000000000000 ;  //  ZQINIT:RW_D:8:12:=0x0200 LONG_COUNT_MASK:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_34)) = 0b00000000010000000000000100000000 ;  //  ZQCS:RW:16:12:=0x0040 ZQCL:RW:0:12:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_35)) = 0b00000000000000000000001000000000 ;  //  ZQ_ON_SREF_EXIT:RW:8:2:=0x02 ZQ_REQ:WR:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_36)) = 0b00000000000000000000000001000000 ;  //  ZQ_INTERVAL:RW:0:32:=0x00000040
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_37)) = 0b00000000000000110000000000000000 ;  //  COL_DIFF:RW:24:4:=0x00 ROW_DIFF:RW:16:3:=0x03 RESERVED:RW:8:2:=0x00 ZQ_IN_PROGRESS:RD:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_38)) = 0b11111111000010100000000000000000 ;  //  AGE_COUNT:RW:24:8:=0xff APREBIT:RW_D:16:4:=0x0a BANK_ADDR_INTLV_EN:RW:8:1:=0x00 BANK_START_BIT:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_39)) = 0b00000001000000010000000111111111 ;  //  BANK_SPLIT_EN:RW:24:1:=0x01 RESERVED:RW:16:1:=0x01 ADDR_CMP_EN:RW:8:1:=0x01 COMMAND_AGE_COUNT:RW:0:8:=0xff
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_40)) = 0b00000001000000010000000100000001 ;  //  RW_SAME_PAGE_EN:RW:24:1:=0x01 RW_SAME_EN:RW:16:1:=0x01 PRIORITY_EN:RW:8:1:=0x01 PLACEMENT_EN:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_41)) = 0b00000000000000010000100000000001 ;  //  DISABLE_RD_INTERLEAVE:RW:24:1:=0x00 SWAP_EN:RW:16:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:8:4:=0x08 DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:0:2:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_42)) = 0b00000000000000000000110000000000 ;  //  Q_FULLNESS:RW:24:4:=0x00 REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c INHIBIT_DRAM_CMD:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_43)) = 0b00000001000000000000000000000000 ;  //  CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x01 CTRLUPD_REQ:WR:16:1:=0x00 CONTROLLER_BUSY:RD:8:1:=0x00 IN_ORDER_ACCEPT:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_44)) = 0b00000000000000000000000000000000 ;  //  DFI_ERROR_INFO:RD:8:16:=0x0000 DFI_ERROR:RD:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_45)) = 0b00000000000000000000000000000000 ;  //  RESERVED:RW+:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_46)) = 0b00000000000000000000000000000000 ;  // 
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_47)) = 0b00000000000000000000000000000000 ;  // 
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_48)) = 0b00000000000000000000000000000000 ;  //  OUT_OF_RANGE_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_49)) = 0b00000000000000000000000000000000 ;  //  OUT_OF_RANGE_SOURCE_ID:RD:16:16:=0x0000 OUT_OF_RANGE_TYPE:RD:8:7:=0x00 OUT_OF_RANGE_LENGTH:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_50)) = 0b00000000000000000000000000000000 ;  //  PORT_CMD_ERROR_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_51)) = 0b00000111000000000000000000000000 ;  //  TODTL_2CMD:RW:24:8:=0x07 PORT_CMD_ERROR_TYPE:RD:16:2:=0x00 PORT_CMD_ERROR_ID:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_52)) = 0b00000000000000000000000100000110 ;  //  R2R_SAMECS_DLY:RW:24:5:=0x00 RESERVED:RW:16:5:=0x00 ODT_EN:RW:8:1:=0x01 TODTH_WR:RW:0:4:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_53)) = 0b00000000000000000000000000000010 ;  //  SW_LEVELING_MODE:RW:24:3:=0x00 W2W_SAMECS_DLY:RW:16:5:=0x00 W2R_SAMECS_DLY:RW:8:5:=0x00 R2W_SAMECS_DLY:RW_D:0:5:=0x02
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_54)) = 0b00000000000000000000000000000000 ;  //  SWLVL_OP_DONE:RD:24:1:=0x00 SWLVL_EXIT:WR:16:1:=0x00 SWLVL_START:WR:8:1:=0x00 SWLVL_LOAD:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_55)) = 0b00000000000000000000000000000000 ;  //  SWLVL_RESP_2:RD:16:1:=0x00 SWLVL_RESP_1:RD:8:1:=0x00 SWLVL_RESP_0:RD:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_56)) = 0b00101000000011010000000000000000 ;  //  WLMRD:RW:24:6:=0x28 WLDQSEN:RW:16:6:=0x0d WRLVL_CS:RW:8:1:=0x00 WRLVL_REQ:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_57)) = 0b00000001000000000000000000000000 ;  //  DFI_PHY_WRLVL_MODE:RW:24:1:=0x01 WRLVL_INTERVAL:RW:8:16:=0x0000 WRLVL_EN:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_58)) = 0b00000001000000000000000000000000 ;  //  WRLVL_AREF_EN:RW:24:1:=0x01 WRLVL_RESP_MASK:RW:16:3:=0x00 WRLVL_ON_SREF_EXIT:RW:8:1:=0x00 WRLVL_PERIODIC:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_59)) = 0b00000000000000000000000000000000 ;  //  RDLVL_CS:RW:24:1:=0x00 RDLVL_GATE_REQ:WR:16:1:=0x00 RDLVL_REQ:WR:8:1:=0x00 WRLVL_ERROR_STATUS:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_60)) = 0b00000001000000010000000000000000 ;  //  DFI_PHY_RDLVL_GATE_MODE:RW:24:1:=0x01 DFI_PHY_RDLVL_MODE:RW:16:1:=0x01 RDLVL_GATE_SEQ_EN:RW:8:1:=0x00 RDLVL_SEQ_EN:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_61)) = 0b00000000000000000000000000000000 ;  //  RDLVL_GATE_ON_SREF_EXIT:RW:24:1:=0x00 RDLVL_GATE_PERIODIC:RW:16:1:=0x00 RDLVL_ON_SREF_EXIT:RW:8:1:=0x00 RDLVL_PERIODIC:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_62)) = 0b00000001000000000000000000000001 ;  //  AXI0_R_PRIORITY:RW:24:1:=0x01 AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI0_ALL_STROBES_USED_ENABLE:RW:8:1:=0x00 RDLVL_AREF_EN:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_63)) = 0b00000000000000000000000000000001 ;  //  MEM_RST_VALID:RD:24:1:=0x00 CKE_STATUS:RD:16:1:=0x00 AXI0_FIFO_TYPE_REG:RW:8:2:=0x00 AXI0_W_PRIORITY:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_64)) = 0b00000000000000000000000000000000 ;  //  TDFI_PHY_WRLAT:RD:24:6:=0x00 DLL_RST_ADJ_DLY:RW:16:8:=0x00 DLL_RST_DELAY:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_65)) = 0b00000000000000000001011100000000 ;  //  DRAM_CLK_DISABLE:RW:24:1:=0x00 TDFI_RDDATA_EN:RD:16:6:=0x00 TDFI_PHY_RDLAT:RW_D:8:6:=0x17 UPDATE_ERROR_STATUS:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_66)) = 0b00000000001100001011000000000101 ;  //  TDFI_CTRLUPD_MAX:RW:8:14:=0x30b0 TDFI_CTRLUPD_MIN:RW:0:4:=0x05
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_67)) = 0b00000010000000000000001000000000 ;  //  TDFI_PHYUPD_TYPE1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0:RW:0:16:=0x0200
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_68)) = 0b00000010000000000000001000000000 ;  //  TDFI_PHYUPD_TYPE3:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2:RW:0:16:=0x0200
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_69)) = 0b00000000000000000011000010110000 ;  //  TDFI_PHYUPD_RESP:RW:0:14:=0x30b0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_70)) = 0b00000000000000011110011011100000 ;  //  TDFI_CTRLUPD_INTERVAL:RW:0:32:=0x0001e6e0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_71)) = 0b00000010000000100000011100000110 ;  //  TDFI_DRAM_CLK_DISABLE:RW:24:4:=0x02 TDFI_CTRL_DELAY:RW_D:16:4:=0x02 WRLAT_ADJ:RW:8:6:=0x07 RDLAT_ADJ:RW:0:6:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_72)) = 0b00000000000101000000001100000011 ;  //  TDFI_WRLVL_WW:RW:16:10:=0x0014 TDFI_WRLVL_EN:RW:8:8:=0x03 TDFI_DRAM_CLK_ENABLE:RW:0:4:=0x03
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_73)) = 0b00000000000000000000000000000000 ;  //  TDFI_WRLVL_RESP:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_74)) = 0b00000000000000000000000000000000 ;  //  TDFI_WRLVL_MAX:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_75)) = 0b00000000000000000001010000000011 ;  //  TDFI_RDLVL_RR:RW:8:10:=0x0014 TDFI_RDLVL_EN:RW:0:8:=0x03
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_76)) = 0b00000000000000000000011111010000 ;  //  TDFI_RDLVL_RESP:RW:0:32:=0x000007d0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_77)) = 0b00000000000000000000000000000000 ;  //  RDLVL_GATE_EN:RW:16:1:=0x00 RDLVL_EN:RW:8:1:=0x00 RDLVL_RESP_MASK:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_78)) = 0b00000000000000000000000000000000 ;  //  TDFI_RDLVL_MAX:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_79)) = 0b00000000000000000000000000000000 ;  //  RDLVL_INTERVAL:RW:8:16:=0x0000 RDLVL_ERROR_STATUS:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_80)) = 0b00000111000000010000000000000000 ;  //  TDFI_RDCSLAT:RW:24:6:=0x07 TDFI_PHY_WRDATA:RW:16:3:=0x01 RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_81)) = 0b00000000000000000000000100000110 ;  //  FWC:WR:16:1:=0x00 ECC_EN:RW:8:1:=0x01 TDFI_WRCSLAT:RW:0:6:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_82)) = 0b00000000000000000000000000000000 ;  //  ECC_DISABLE_W_UC_ERR:RW:24:1:=0x00 ECC_WRITEBACK_EN:RW:16:1:=0x00 XOR_CHECK_BITS:RW:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_83)) = 0b00000000000000000000000000000000 ;  //  ECC_U_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_84)) = 0b00000000000000000000000000000000 ;  //  ECC_U_SYND:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_85)) = 0b00000000000000000000000000000000 ;  //  ECC_U_DATA:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_86)) = 0b00000000000000000000000000000000 ;  //  ECC_C_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_87)) = 0b00000000000000000000000000000000 ;  //  ECC_C_SYND:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_88)) = 0b00000000000000000000000000000000 ;  //  ECC_C_DATA:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_89)) = 0b00000000000000000000000000000000 ;  //  ECC_C_ID:RD:16:16:=0x0000 ECC_U_ID:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_90)) = 0b00000000000010000000000000000000 ;  //  ECC_SCRUB_MODE:RW:24:1:=0x00 ECC_SCRUB_LEN:RW:16:7:=0x08 ECC_SCRUB_IN_PROGRESS:RD:8:1:=0x00 ECC_SCRUB_START:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_91)) = 0b00000000011001000000001111101000 ;  //  ECC_SCRUB_IDLE_CNT:RW:16:16:=0x0064 ECC_SCRUB_INTERVAL:RW:0:16:=0x03e8
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_92)) = 0b00000000000000000000000000000000 ;  //  ECC_SCRUB_START_ADDR:RW:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_93)) = 0b00000000000000000000000000000000 ;  //  ECC_SCRUB_END_ADDR:RW:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_94)) = 0b00000000000000000000000000000000 ;  //  INT_STATUS:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_95)) = 0b00000000000000000000000000000000 ;  //  INT_ACK:WR:0:29:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_96)) = 0b00000000000000000000000000000000 ;  //  INT_MASK:RW:0:30:=0x00000000
    
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_00 )) = 0b01110110010101000011001000010000 ;  //  PHY_DQ_DM_SWIZZLE0_0:RW:0:32:=0x76543210
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_01 )) = 0b00000000000001001100000000001000 ;  //  PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:8:11:=0x04c0 PHY_DQ_DM_SWIZZLE1_0:RW:0:4:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_02 )) = 0b00000000000000000000000010011001 ;  //  PHY_SW_WRDQ0_SHIFT_0:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_0:RW:16:1:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_03 )) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDQ4_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_0:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_04 )) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDM_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_0:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_05 )) = 0b00000000000000000000000100000000 ;  //  PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_06 )) = 0b00000001011001100101010101010101 ;  //  PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_07 )) = 0b00000000011001100101010101010101 ;  //  PHY_LPBK_CONTROL_0:RW:24:8:=0x00 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_08 )) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_CONTROL_0:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_09 )) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_OBS_0:RD:0:28:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_10 )) = 0b00000000000000000000000100000000 ;  //  PHY_PRBS_PATTERN_MASK_0:RW:16:9:=0x0000 PHY_PRBS_PATTERN_START_0:RW_D:8:7:=0x01 PHY_SLICE_PWR_RDC_DISABLE_0:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_11 )) = 0b00000000000101110000000011000000 ;  //  SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:5:=0x17 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_12 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_13 )) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_14 )) = 0b00000100000010000000000000000000 ;  //  PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_15 )) = 0b00000100000010000000010000000000 ;  //  PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_16 )) = 0b00000000000000000000000000000000 ;  //  SC_PHY_MANUAL_CLEAR_0:WR:24:5:=0x00 PHY_RDLVL_DATA_MASK_0:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDLVL_OP_MODE_0:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_17 )) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_0:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_18 )) = 0b00000000000000000000000000000000 ;  //  PHY_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_19 )) = 0b00000000000000000000000000000000 ;  //  PHY_MASTER_DLY_LOCK_OBS_0:RD:16:10:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_0:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_20 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:24:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_21 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:24:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:16:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_22 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD0_DELAY_OBS_0:RD:16:10:=0x0000 PHY_WR_SHIFT_OBS_0:RD:8:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_23 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD1_DELAY_OBS_0:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_24 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_STATUS_OBS_0:RD:0:17:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_25 )) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_HARD1_DELAY_OBS_0:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_0:RD:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_26 )) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_STATUS_OBS_0:RD:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_27 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_28 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_29 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_STATUS_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_30 )) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_MODE_0:RW:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_31 )) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_32 )) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_33 )) = 0b00100000000000000000000000000100 ;  //  PHY_RX_CAL_SAMPLE_WAIT_0:RW:24:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:16:1:=0x00 SC_PHY_RX_CAL_START_0:WR:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_0:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_34 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ1_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_35 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ3_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_36 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ5_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_37 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ7_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_38 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQS_0:RW+:16:12:=0x0000 PHY_RX_CAL_DM_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_39 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_OBS_0:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_40 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DISABLE_0:RW:16:1:=0x00 PHY_RX_CAL_LOCK_OBS_0:RD:0:9:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_41 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_42 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_43 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_44 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_45 )) = 0b00000000000000000000001010000000 ;  //  PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_46 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ0_SLAVE_DELAY_0:RW:8:10:=0x0000 PHY_WRLVL_THRESHOLD_ADJUST_0:RW+:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_47 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ2_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ1_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_48 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ4_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ3_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_49 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ6_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ5_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_50 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDM_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ7_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_51 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_52 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_53 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_54 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_55 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_56 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_57 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_58 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_59 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_60 )) = 0b00000000000000010000000010011001 ;  //  PHY_WRITE_PATH_LAT_ADD_0:RW:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x01 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_61 )) = 0b00000000000000000000000111010000 ;  //  PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_0:RW:0:10:=0x01d0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_62 )) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_LAT_ADJ_START_0:RW:24:4:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_0:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_63 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_64 )) = 0b00000000000000000000000000000100 ;  //  PHY_FDBK_PWR_CTRL_0:RW:0:3:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_65 )) = 0b01010001010000010100000101010010 ;  //  PHY_DQS_OE_TIMING_0:RW:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_0:RW:16:8:=0x41 PHY_DQ_TSEL_RD_TIMING_0:RW:8:8:=0x41 PHY_DQ_OE_TIMING_0:RW:0:8:=0x52
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_66 )) = 0b10000000100000000100000101000001 ;  //  PHY_DQS_IE_TIMING_0:RW:24:8:=0x80 PHY_DQ_IE_TIMING_0:RW:16:8:=0x80 PHY_DQS_TSEL_WR_TIMING_0:RW:8:8:=0x41 PHY_DQS_TSEL_RD_TIMING_0:RW:0:8:=0x41
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_67 )) = 0b00000001000000100000000000000000 ;  //  PHY_RDDATA_EN_TSEL_DLY_0:RW:24:5:=0x01 PHY_RDDATA_EN_DLY_0:RW:16:5:=0x02 PHY_IE_MODE_0:RW:8:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_68 )) = 0b00001000000000000001000000000000 ;  //  PHY_MASTER_DELAY_STEP_0:RW:24:6:=0x08 PHY_MASTER_DELAY_START_0:RW:8:10:=0x0010 PHY_SW_MASTER_MODE_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_69 )) = 0b00001100000001010011111001000010 ;  //  PHY_WRLVL_DLY_STEP_0:RW:24:4:=0x0c PHY_RPTR_UPDATE_0:RW:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_0:RW:8:8:=0x3e PHY_MASTER_DELAY_WAIT_0:RW:0:8:=0x42
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_70 )) = 0b00000000000011110000110000001111 ;  //  PHY_GTLVL_RESP_WAIT_CNT_0:RW:16:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_0:RW:0:5:=0x0f
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_71 )) = 0b00000001000000000000000101000000 ;  //  PHY_GTLVL_FINAL_STEP_0:RW:16:10:=0x0100 PHY_GTLVL_BACK_STEP_0:RW:0:10:=0x0140
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_72 )) = 0b00000000000000000000000000001100 ;  //  PHY_RDLVL_DLY_STEP_0:RW:0:4:=0x0c
    
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_128)) = 0b01110110010101000011001000010000 ;  //  PHY_DQ_DM_SWIZZLE0_1:RW:0:32:=0x76543210
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_129)) = 0b00000000000001001100000000001000 ;  //  PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:8:11:=0x04c0 PHY_DQ_DM_SWIZZLE1_1:RW:0:4:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_130)) = 0b00000000000000000000000010011001 ;  //  PHY_SW_WRDQ0_SHIFT_1:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_1:RW:16:1:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_131)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDQ4_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_1:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_132)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDM_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_1:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_133)) = 0b00000000000000000000000100000000 ;  //  PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_134)) = 0b00000001011001100101010101010101 ;  //  PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_135)) = 0b00000000011001100101010101010101 ;  //  PHY_LPBK_CONTROL_1:RW:24:8:=0x00 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_136)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_CONTROL_1:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_137)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_OBS_1:RD:0:28:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_138)) = 0b00000000000000000000000100000000 ;  //  PHY_PRBS_PATTERN_MASK_1:RW:16:9:=0x0000 PHY_PRBS_PATTERN_START_1:RW_D:8:7:=0x01 PHY_SLICE_PWR_RDC_DISABLE_1:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_139)) = 0b00000000000101110000000011000000 ;  //  SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:5:=0x17 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x00c0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_140)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ_ENC_OBS_SELECT_1:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_1:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_1:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_1:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_141)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_SELECT_1:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_1:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_1:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_142)) = 0b00000100000010000000000000000000 ;  //  PHY_WRLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_1:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_1:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_143)) = 0b00000100000010000000010000000000 ;  //  PHY_RDLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_1:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_1:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_144)) = 0b00000000000000000000000000000000 ;  //  SC_PHY_MANUAL_CLEAR_1:WR:24:5:=0x00 PHY_RDLVL_DATA_MASK_1:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDLVL_OP_MODE_1:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_145)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_1:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_146)) = 0b00000000000000000000000000000000 ;  //  PHY_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_147)) = 0b00000000000000000000000000000000 ;  //  PHY_MASTER_DLY_LOCK_OBS_1:RD:16:10:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_1:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_148)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1:RD:24:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_1:RD:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_149)) = 0b00000000000000000000000000000000 ;  //  PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1:RD:24:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1:RD:16:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_150)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD0_DELAY_OBS_1:RD:16:10:=0x0000 PHY_WR_SHIFT_OBS_1:RD:8:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_151)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD1_DELAY_OBS_1:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_152)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_STATUS_OBS_1:RD:0:17:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_153)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_HARD1_DELAY_OBS_1:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_1:RD:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_154)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_STATUS_OBS_1:RD:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_155)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_156)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_157)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_STATUS_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_158)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_MODE_1:RW:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_159)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_160)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_161)) = 0b00100000000000000000000000000100 ;  //  PHY_RX_CAL_SAMPLE_WAIT_1:RW:24:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:16:1:=0x00 SC_PHY_RX_CAL_START_1:WR:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_1:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_162)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ1_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_163)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ3_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_164)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ5_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_165)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ7_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_166)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQS_1:RW+:16:12:=0x0000 PHY_RX_CAL_DM_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_167)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_OBS_1:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_168)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DISABLE_1:RW:16:1:=0x00 PHY_RX_CAL_LOCK_OBS_1:RD:0:9:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_169)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_170)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_171)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_172)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_173)) = 0b00000000000000000000001010000000 ;  //  PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_174)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ0_SLAVE_DELAY_1:RW:8:10:=0x0000 PHY_WRLVL_THRESHOLD_ADJUST_1:RW+:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_175)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ2_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ1_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_176)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ4_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ3_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_177)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ6_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ5_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_178)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDM_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ7_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_179)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_180)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_181)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_182)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_183)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_184)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_185)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_186)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_187)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_188)) = 0b00000000000000010000000010011001 ;  //  PHY_WRITE_PATH_LAT_ADD_1:RW:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x01 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_189)) = 0b00000000000000000000000111010000 ;  //  PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_1:RW:0:10:=0x01d0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_190)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_LAT_ADJ_START_1:RW:24:4:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_1:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_191)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_192)) = 0b00000000000000000000000000000100 ;  //  PHY_FDBK_PWR_CTRL_1:RW:0:3:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_193)) = 0b01010001010000010100000101010010 ;  //  PHY_DQS_OE_TIMING_1:RW:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_1:RW:16:8:=0x41 PHY_DQ_TSEL_RD_TIMING_1:RW:8:8:=0x41 PHY_DQ_OE_TIMING_1:RW:0:8:=0x52
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_194)) = 0b10000000100000000100000101000001 ;  //  PHY_DQS_IE_TIMING_1:RW:24:8:=0x80 PHY_DQ_IE_TIMING_1:RW:16:8:=0x80 PHY_DQS_TSEL_WR_TIMING_1:RW:8:8:=0x41 PHY_DQS_TSEL_RD_TIMING_1:RW:0:8:=0x41
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_195)) = 0b00000001000000100000000000000000 ;  //  PHY_RDDATA_EN_TSEL_DLY_1:RW:24:5:=0x01 PHY_RDDATA_EN_DLY_1:RW:16:5:=0x02 PHY_IE_MODE_1:RW:8:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_196)) = 0b00001000000000000001000000000000 ;  //  PHY_MASTER_DELAY_STEP_1:RW:24:6:=0x08 PHY_MASTER_DELAY_START_1:RW:8:10:=0x0010 PHY_SW_MASTER_MODE_1:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_197)) = 0b00001100000001010011111001000010 ;  //  PHY_WRLVL_DLY_STEP_1:RW:24:4:=0x0c PHY_RPTR_UPDATE_1:RW:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_1:RW:8:8:=0x3e PHY_MASTER_DELAY_WAIT_1:RW:0:8:=0x42
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_198)) = 0b00000000000011110000110000001111 ;  //  PHY_GTLVL_RESP_WAIT_CNT_1:RW:16:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_1:RW:0:5:=0x0f
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_199)) = 0b00000001000000000000000101000000 ;  //  PHY_GTLVL_FINAL_STEP_1:RW:16:10:=0x0100 PHY_GTLVL_BACK_STEP_1:RW:0:10:=0x0140
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_200)) = 0b00000000000000000000000000001100 ;  //  PHY_RDLVL_DLY_STEP_1:RW:0:4:=0x0c

    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_256)) = 0b01110110010101000011001000010000 ;  //  PHY_DQ_DM_SWIZZLE0_2:RW:0:32:=0x76543210
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_257)) = 0b00000000000001001100000000001000 ;  //  PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:8:11:=0x04c0 PHY_DQ_DM_SWIZZLE1_2:RW:0:4:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_258)) = 0b00000000000000000000000010011001 ;  //  PHY_SW_WRDQ0_SHIFT_2:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_2:RW:16:1:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_259)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDQ4_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_2:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_260)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDM_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_2:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_261)) = 0b00000000000000000000000100000000 ;  //  PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_262)) = 0b00000001011001100101010101010101 ;  //  PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_263)) = 0b00000000011001100101010101010101 ;  //  PHY_LPBK_CONTROL_2:RW:24:8:=0x00 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_264)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_CONTROL_2:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_265)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_OBS_2:RD:0:28:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_266)) = 0b00000000000000000000000100000000 ;  //  PHY_PRBS_PATTERN_MASK_2:RW:16:9:=0x0000 PHY_PRBS_PATTERN_START_2:RW_D:8:7:=0x01 PHY_SLICE_PWR_RDC_DISABLE_2:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_267)) = 0b00000000000101110000000011000000 ;  //  SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:5:=0x17 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x00c0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_268)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ_ENC_OBS_SELECT_2:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_2:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_2:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_2:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_269)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_SELECT_2:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_2:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_2:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_270)) = 0b00000100000010000000000000000000 ;  //  PHY_WRLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_2:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_2:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_2:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_271)) = 0b00000100000010000000010000000000 ;  //  PHY_RDLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_2:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_2:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_272)) = 0b00000000000000000000000000000000 ;  //  SC_PHY_MANUAL_CLEAR_2:WR:24:5:=0x00 PHY_RDLVL_DATA_MASK_2:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDLVL_OP_MODE_2:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_273)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_2:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_274)) = 0b00000000000000000000000000000000 ;  //  PHY_LPBK_RESULT_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_275)) = 0b00000000000000000000000000000000 ;  //  PHY_MASTER_DLY_LOCK_OBS_2:RD:16:10:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_2:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_276)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2:RD:24:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_2:RD:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_277)) = 0b00000000000000000000000000000000 ;  //  PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2:RD:24:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2:RD:16:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_278)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD0_DELAY_OBS_2:RD:16:10:=0x0000 PHY_WR_SHIFT_OBS_2:RD:8:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_279)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD1_DELAY_OBS_2:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_280)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_STATUS_OBS_2:RD:0:17:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_281)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_HARD1_DELAY_OBS_2:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_2:RD:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_282)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_STATUS_OBS_2:RD:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_283)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_284)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_285)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_STATUS_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_286)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_MODE_2:RW:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_287)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_288)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_MSTR_DLY_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_289)) = 0b00100000000000000000000000000100 ;  //  PHY_RX_CAL_SAMPLE_WAIT_2:RW:24:8:=0x20 PHY_RX_CAL_OVERRIDE_2:RW:16:1:=0x00 SC_PHY_RX_CAL_START_2:WR:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_2:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_290)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ1_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_291)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ3_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_292)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ5_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_293)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ7_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_294)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQS_2:RW+:16:12:=0x0000 PHY_RX_CAL_DM_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_295)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_OBS_2:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_296)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DISABLE_2:RW:16:1:=0x00 PHY_RX_CAL_LOCK_OBS_2:RD:0:9:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_297)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_298)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_299)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_300)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_301)) = 0b00000000000000000000001010000000 ;  //  PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_302)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ0_SLAVE_DELAY_2:RW:8:10:=0x0000 PHY_WRLVL_THRESHOLD_ADJUST_2:RW+:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_303)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ2_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ1_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_304)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ4_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ3_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_305)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ6_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ5_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_306)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDM_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ7_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_307)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_308)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_309)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_310)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_311)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_312)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_313)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_314)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_315)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_316)) = 0b00000000000000010000000010011001 ;  //  PHY_WRITE_PATH_LAT_ADD_2:RW:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x01 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_317)) = 0b00000000000000000000000111010000 ;  //  PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_2:RW:0:10:=0x01d0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_318)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_LAT_ADJ_START_2:RW:24:4:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_2:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_319)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_320)) = 0b00000000000000000000000000000100 ;  //  PHY_FDBK_PWR_CTRL_2:RW:0:3:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_321)) = 0b01010001010000010100000101010010 ;  //  PHY_DQS_OE_TIMING_2:RW:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_2:RW:16:8:=0x41 PHY_DQ_TSEL_RD_TIMING_2:RW:8:8:=0x41 PHY_DQ_OE_TIMING_2:RW:0:8:=0x52
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_322)) = 0b10000000100000000100000101000001 ;  //  PHY_DQS_IE_TIMING_2:RW:24:8:=0x80 PHY_DQ_IE_TIMING_2:RW:16:8:=0x80 PHY_DQS_TSEL_WR_TIMING_2:RW:8:8:=0x41 PHY_DQS_TSEL_RD_TIMING_2:RW:0:8:=0x41
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_323)) = 0b00000001000000100000000000000000 ;  //  PHY_RDDATA_EN_TSEL_DLY_2:RW:24:5:=0x01 PHY_RDDATA_EN_DLY_2:RW:16:5:=0x02 PHY_IE_MODE_2:RW:8:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_324)) = 0b00001000000000000001000000000000 ;  //  PHY_MASTER_DELAY_STEP_2:RW:24:6:=0x08 PHY_MASTER_DELAY_START_2:RW:8:10:=0x0010 PHY_SW_MASTER_MODE_2:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_325)) = 0b00001100000001010011111001000010 ;  //  PHY_WRLVL_DLY_STEP_2:RW:24:4:=0x0c PHY_RPTR_UPDATE_2:RW:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_2:RW:8:8:=0x3e PHY_MASTER_DELAY_WAIT_2:RW:0:8:=0x42
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_326)) = 0b00000000000011110000110000001111 ;  //  PHY_GTLVL_RESP_WAIT_CNT_2:RW:16:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_2:RW:0:5:=0x0f
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_327)) = 0b00000001000000000000000101000000 ;  //  PHY_GTLVL_FINAL_STEP_2:RW:16:10:=0x0100 PHY_GTLVL_BACK_STEP_2:RW:0:10:=0x0140
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_328)) = 0b00000000000000000000000000001100 ;  //  PHY_RDLVL_DLY_STEP_2:RW:0:4:=0x0c

    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_384)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_GRP_SHIFT_3:RW+:24:4:=0x00 PHY_SW_GRP_SHIFT_2:RW+:16:4:=0x00 PHY_SW_GRP_SHIFT_1:RW+:8:4:=0x00 PHY_SW_GRP_SHIFT_0:RW+:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_385)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_GRP_SHIFT_6:RW+:16:4:=0x00 PHY_SW_GRP_SHIFT_5:RW+:8:4:=0x00 PHY_SW_GRP_SHIFT_4:RW+:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_386)) = 0b00000000000001010000000000000000 ;  //  PHY_GRP_BYPASS_OVERRIDE:RW:24:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:16:4:=0x05 PHY_GRP_BYPASS_SLAVE_DELAY:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_387)) = 0b00000000000000000000000000000000 ;  //  PHY_GRP_SHIFT_OBS_SELECT:RW:24:5:=0x00 PHY_GRP_SLV_DLY_ENC_OBS_SELECT:RW:8:10:=0x0000 SC_PHY_MANUAL_UPDATE:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_388)) = 0b00000000000000000000000000000000 ;  //  PHY_ADRCTL_MANUAL_CLEAR:WR:24:2:=0x00 PHY_GRP_SHIFT_OBS:RD:16:2:=0x00 PHY_GRP_SLV_DLY_ENC_OBS:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_389)) = 0b00000000000000000000000000000000 ;  //  PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE:RW:24:3:=0x00 PHY_ADRCTL_MASTER_DLY_LOCK_OBS:RD:8:10:=0x0000 PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_390)) = 0b00000000000000000000000100000000 ;  //  PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:24:1:=0x00 SC_PHY_UPDATE_CLK_CAL_VALUES:WR:16:1:=0x00 PHY_DFI_PHYUPD_TYPE:RW:8:2:=0x01 PHY_ADRCTL_SNAP_OBS_REGS:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_391)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_TXIO_CTRL_3:RW:24:4:=0x00 PHY_SW_TXIO_CTRL_2:RW:16:4:=0x00 PHY_SW_TXIO_CTRL_1:RW:8:4:=0x00 PHY_SW_TXIO_CTRL_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_392)) = 0b00000000000000000000000000000000 ;  //  PHY_MEMCLK_SW_TXIO_CTRL:RW:24:1:=0x00 PHY_SW_TXIO_CTRL_6:RW:16:4:=0x00 PHY_SW_TXIO_CTRL_5:RW:8:4:=0x00 PHY_SW_TXIO_CTRL_4:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_393)) = 0b00000000000000000000000100000001 ;  //  PHY_MEMCLK_SW_TXPWR_CTRL:RW:8:1:=0x01 PHY_CA_SW_TXPWR_CTRL:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_394)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_0:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_395)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_1:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_396)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_2:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_397)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_3:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_398)) = 0b00000000000100010000001001100100 ;  //  PHY_PLL_CTRL:RW:8:13:=0x1102 PHY_PLL_WAIT:RW:0:8:=0x64
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_399)) = 0b00000000000000000000000100100010 ;  //  PHY_PLL_CTRL_CA:RW:0:13:=0x0122
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_400)) = 0b00000000000000000000000000000000 ;  //  PHY_PLL_BYPASS:RW+:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_401)) = 0b00000000000000010000000000000000 ;  //  PHY_PAD_VREF_CTRL_DQ_0:RW:8:12:=0x0100 PHY_LOW_FREQ_SEL:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_402)) = 0b00000001000000000000000100000000 ;  //  PHY_PAD_VREF_CTRL_DQ_2:RW:16:12:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW:0:12:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_403)) = 0b00000000000000000000000100000000 ;  //  PHY_ADRCTL_SW_MASTER_MODE:RW:16:4:=0x00 PHY_PAD_VREF_CTRL_AC:RW:0:12:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_404)) = 0b01000010000010000000000000010000 ;  //  PHY_ADRCTL_MASTER_DELAY_WAIT:RW:24:8:=0x42 PHY_ADRCTL_MASTER_DELAY_STEP:RW:16:6:=0x08 PHY_ADRCTL_MASTER_DELAY_START:RW:0:10:=0x0010
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_405)) = 0b00000000000000010000000000111110 ;  //  PHY_GRP_SLAVE_DELAY_0:RW+:8:10:=0x0100 PHY_ADRCTL_MASTER_DELAY_HALF_MEASURE:RW:0:8:=0x3e
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_406)) = 0b00000001000000000000000100000000 ;  //  PHY_GRP_SLAVE_DELAY_2:RW+:16:10:=0x0100 PHY_GRP_SLAVE_DELAY_1:RW+:0:10:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_407)) = 0b00000001000000000000000100000000 ;  //  PHY_GRP_SLAVE_DELAY_4:RW+:16:10:=0x0100 PHY_GRP_SLAVE_DELAY_3:RW+:0:10:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_408)) = 0b00000001000000000000000100000000 ;  //  PHY_GRP_SLAVE_DELAY_6:RW+:16:10:=0x0100 PHY_GRP_SLAVE_DELAY_5:RW+:0:10:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_409)) = 0b00000000000000000000100100100100 ;  //  PHY_PLL_OBS_0:RD:16:16:=0x0000 PHY_PLL_CTRL_OVERRIDE:RW:0:16:=0x0924
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_410)) = 0b00000000000000000000000000000000 ;  //  PHY_PLL_OBS_2:RD:16:16:=0x0000 PHY_PLL_OBS_1:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_411)) = 0b00000011000000100000000000000000 ;  //  PHY_TCKSRE_WAIT:RW:24:4:=0x03 PHY_PLL_TESTOUT_SEL:RW:16:2:=0x02 PHY_PLL_OBS_3:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_412)) = 0b00000000000101000000000000000000 ;  //  PHY_TDFI_PHY_WRDELAY:RW:24:1:=0x00 PHY_LP_CTRLUPD_CNTR_CFG:RW:16:5:=0x14 PHY_LS_IDLE_EN:RW:8:1:=0x00 PHY_LP_WAKEUP:RW:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_413)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_FDBK_DRIVE:RW+:0:23:=0x000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_414)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_FDBK_DRIVE2:RW+:0:16:=0x0011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_415)) = 0b00000000000000000000010000000000 ;  //  PHY_PAD_DATA_DRIVE:RW+:0:21:=0x000400
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_416)) = 0b00000000000000000000000000000000 ;  //  PHY_PAD_DQS_DRIVE:RW+:0:23:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_417)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_ADDR_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_418)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_CLK_DRIVE:RW+:0:31:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_419)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_420)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_421)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_422)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_423)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_424)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_CKE_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_425)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_426)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_RST_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_427)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_RST_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_428)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_CS_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_429)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_CS_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_430)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_ODT_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_431)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_ODT_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_432)) = 0b00000000000000000000000000000000 ;  //  PHY_ADRCTL_RX_CAL:RW:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_433)) = 0b00000000000000000000000000000000 ;  //  PHY_TST_CLK_PAD_CTRL:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_434)) = 0b00000000000000000000000000000000 ;  //  PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_435)) = 0b00000000000000000000000000000000 ;  //  PHY_TST_CLK_PAD_CTRL3:RW:0:21:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_436)) = 0b00000000000000000000000000000100 ;  //  PHY_CAL_START_0:WR:24:1:=0x00 PHY_CAL_CLEAR_0:WR:16:1:=0x00 PHY_CAL_MODE_0:RW:0:9:=0x0004
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_437)) = 0b00000000000000000000000000000000 ;  //  PHY_CAL_INTERVAL_COUNT_0:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_438)) = 0b00000000000000000000000100001000 ;  //  PHY_CAL_CLK_SELECT_0:RW:8:3:=0x01 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_439)) = 0b00000000000000000000000000000000 ;  //  PHY_CAL_RESULT_OBS_0:RD:0:24:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_440)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_LPBK_ERR_CLEAR:WR:24:1:=0x00 PHY_ADRCTL_MANUAL_UPDATE:WR:16:1:=0x00 PHY_PAD_ATB_CTRL:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_441)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_LPBK_CONTROL:RW:16:9:=0x0000 PHY_AC_LPBK_ENABLE:RW:8:7:=0x00 PHY_AC_LPBK_OBS_SELECT:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_442)) = 0b00000000000000000000000000000001 ;  //  PHY_AC_PRBS_PATTERN_MASK:RW:8:4:=0x00 PHY_AC_PRBS_PATTERN_START:RW_D:0:7:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_443)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_LPBK_RESULT_OBS:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_444)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_CLK_LPBK_CONTROL:RW:16:6:=0x00 PHY_AC_CLK_LPBK_ENABLE:RW:8:1:=0x00 PHY_AC_CLK_LPBK_OBS_SELECT:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_445)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_PWR_RDC_DISABLE:RW:16:1:=0x00 PHY_AC_CLK_LPBK_RESULT_OBS:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_446)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_AC_ENABLE:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_447)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_AC_MODE:RW:0:11:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_448)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_AC_TEST_OBS:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_449)) = 0b00000100000001110000000100000000 ;  //  PHY_DDL_TRACK_UPD_THRESHOLD_AC:RW:24:8:=0x04 PHY_INIT_UPDATE_CONFIG:RW:16:3:=0x07 PHY_PAD_BACKGROUND_CAL:RW:8:1:=0x01 PHY_DDL_AC_TEST_INDEX:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_450)) = 0b00000000000000000000000000000010 ;  //  PHY_DS_INIT_COMPLETE_OBS:RD:24:3:=0x00 PHY_AC_INIT_COMPLETE_OBS:RD:8:15:=0x0000 PHY_DLL_RST_EN:RW_D:0:2:=0x02
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_451)) = 0b00000000000000000000000000000000 ;  //  PHY_UPDATE_MASK:RW:0:1:=0x00
    
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_00)) = 0b00000000000000000000011000000001 ; // start EMIC
}

//-----------------------------------------------------------------------------
//  This function is for program setting registers of one DDR subsystem
//  Registers values from Cadence files and corresponds
//    next memory configuration:
//      REL: rc.moscow.nm6408mp_2-NM6408MP_DDR__2017-08-28
//      ********************************************************************
//      Option: IP    : IP Mode                       = CTL
//      Option: BL    : Burst Length                  = 8
//      Option: CL    : CAS Latency                   = 11
//      Option: MHZ   : Simulation MHz                = 800
//      Option: AP    : Auto Precharge Mode     (0/1) = 0
//      Option: DLLBP : DLL Bypass Mode         (0/1) = 0
//      Option: HALF  : Half-Memory Support     (0/1) = 0
//      Option: RDIMM : Registered Dimm Support (0/1) = 0
//      Option: AL    : Additive Latency              = 0
//      Option: RSV3  : Reserved                  (0) = 0
//      Option: BOF   : Burst On the Fly        (0/1) = 0
//      Option: WLS   : Write Latency Set       (0/1) = 0
//      Option: TCK   : Simulation period in ns       = 
//      Option: WRDBIEN : Write DBI Enable       (0/1) = 0
//      Option: RDDBIEN : Read DBI Enable       (0/1) = 0
//      Option: RDPSTMBLE : RD Postamble En      (0/1) = 0
//      Option: WRPSTMBLE : WR Postamble En      (0/1) = 0
//      Option: CRC : CRC En      (0/1) = 0
//      Option: SOMA  : Memory-SOMA file(s)           = /proj/iprel/rc.moscow.nm6408mp_2-NM6408MP_DDR/rc.moscow.nm6408mp_2-NM6408MP_DDR__2017-08-19/mcip/mem/rc.moscow.nm6408mp_2-NM6408MP_DDR/memory/jedec_ddr3_1g_x16_1600g/memory.xml.sim
//      Option: PL    : CA Parity Latency              = -1
//      ********************************************************************
//      Memory: jedec_ddr3_1g_x16_1600g
//      ********************************************************************
//  
//  Arguments:
//    - DDRx_BASE
//        posible values for Basis are:
//          0x0108_0000 DDR0_BASE
//          0x0108_2000 DDR1_BASE
//  
//-----------------------------------------------------------------------------
void config_jedec_ddr3_1g_x16_1600g_cl11_bl8 (uint32_t DDRx_BASE)
{
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_00)) = 0b00000000000000000000011000000000 ;  //  VERSION:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x06 START:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_01)) = 0b00000000000000000000000000000000 ;  //  READ_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:1:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_02)) = 0b00000000000000000000000000000000 ;  //  MEMCD_RMODW_FIFO_DEPTH:RD:24:8:=0x00 WRITE_DATA_FIFO_PTR_WIDTH:RD:16:8:=0x00 WRITE_DATA_FIFO_DEPTH:RD:8:8:=0x00 READ_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_03)) = 0b00000000000000000000000000000000 ;  //  AXI0_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 ASYNC_CDC_STAGES:RD:8:8:=0x00 MEMCD_RMODW_FIFO_PTR_WIDTH:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_04)) = 0b00000000000000000000000000000000 ;  //  AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_05)) = 0b00000000000000000000000000001000 ;  //  TINIT:RW:0:24:=0x000008
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_06)) = 0b00000000000000000000000010100000 ;  //  TRST_PWRON:RW:0:32:=0x000000a0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_07)) = 0b00000000000000000000000110010000 ;  //  CKE_INACTIVE:RW:0:32:=0x00000190
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_08)) = 0b00000100000000000000100000010110 ;  //  TBST_INT_INTERVAL:RW:24:3:=0x04 ADDITIVE_LAT:RW:16:5:=0x00 WRLAT:RW:8:5:=0x08 CASLAT_LIN:RW:0:6:=0x16
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_09)) = 0b00011100001001000000011000000100 ;  //  TRAS_MIN:RW:24:8:=0x1c TRC:RW:16:8:=0x24 TRRD:RW:8:8:=0x06 TCCD:RW:0:5:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_10)) = 0b00000110001000000000100000000110 ;  //  TRTP:RW:24:8:=0x06 TFAW:RW:16:8:=0x20 TRP:RW:8:8:=0x08 TWTR:RW:0:6:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_11)) = 0b00000000000000000000110000000100 ;  //  TMOD:RW:8:8:=0x0c TMRD:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_12)) = 0b00000100000000001101101101100000 ;  //  TCKE:RW:24:3:=0x04 TRAS_MAX:RW:0:17:=0x00db60
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_13)) = 0b00001100000010000000000000000101 ;  //  TWR:RW:24:6:=0x0c TRCD:RW:16:8:=0x08 WRITEINTERP:RW:8:1:=0x00 TCKESR:RW:0:8:=0x05
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_14)) = 0b00010100000000010000000100000000 ;  //  TDAL:RW:24:8:=0x14 TRAS_LOCKOUT:RW:16:1:=0x01 CONCURRENTAP:RW:8:1:=0x01 AP:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_15)) = 0b00000001000000000000100000000011 ;  //  OPTIMAL_RMODW_EN:RW:24:1:=0x01 REG_DIMM_ENABLE:RW:16:1:=0x00 TRP_AB:RW:8:8:=0x08 BSTLEN:RW_D:0:3:=0x03
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_16)) = 0b00000000000000000000000000000001 ;  //  RESERVED:RW:24:1:=0x00 AREFRESH:WR:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_17)) = 0b00000000000000000101100000000001 ;  //  TRFC:RW:8:10:=0x0058 TREF_ENABLE:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_18)) = 0b00000000000000000001100001011000 ;  //  TREF:RW:0:14:=0x1858
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_19)) = 0b00000000000101000000000000000101 ;  //  TXPDLL:RW:16:16:=0x0014 TPDEX:RW:0:16:=0x0005
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_20)) = 0b00000000011000000000001000000000 ;  //  TXSNR:RW:16:16:=0x0060 TXSR:RW:0:16:=0x0200
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_21)) = 0b00000011000000010000000000000000 ;  //  CKE_DELAY:RW:24:3:=0x03 ENABLE_QUICK_SREFRESH:RW:16:1:=0x01 RESERVED:RW:8:1:=0x00 PWRUP_SREFRESH_EXIT:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_22)) = 0b00000000000010000000100000000000 ;  //  LP_CMD:WR:24:8:=0x00 CKSRX:RW:16:8:=0x08 CKSRE:RW:8:8:=0x08 LOWPOWER_REFRESH_ENABLE:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_23)) = 0b00000111000000110000001000000000 ;  //  LPI_TIMER_WAKEUP:RW:24:4:=0x07 LPI_SR_MCCLK_GATE_WAKEUP:RW:16:4:=0x03 LPI_SR_WAKEUP:RW:8:4:=0x02 LPI_PD_WAKEUP:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_24)) = 0b00000000000000000000001100011111 ;  //  LPI_TIMER_COUNT:RW:8:12:=0x0003 LPI_WAKEUP_EN:RW:0:5:=0x1f
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_25)) = 0b00000000000001110000000000000100 ;  //  LP_STATE:RD:24:6:=0x00 TDFI_LP_RESP:RW:16:3:=0x07 LPI_WAKEUP_TIMEOUT:RW:0:12:=0x0004
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_26)) = 0b00000000000000000000000000000000 ;  //  LP_AUTO_MEM_GATE_EN:RW:24:2:=0x00 LP_AUTO_EXIT_EN:RW:16:3:=0x00 LP_AUTO_ENTRY_EN:RW:8:3:=0x00 LP_ARB_STATE:RD:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_27)) = 0b00000000000000000000000000000000 ;  //  LP_AUTO_SR_MC_GATE_IDLE:RW:24:8:=0x00 LP_AUTO_SR_IDLE:RW:16:8:=0x00 LP_AUTO_PD_IDLE:RW:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_28)) = 0b00000000000000000000000000000000 ;  //  RESERVED:RW:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_29)) = 0b00000000000000000000000000000000 ;  //  WRITE_MODEREG:RW+:0:27:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_30)) = 0b00000000000011000111000000000000 ;  //  MR0_DATA_0:RW:8:16:=0x0c70 MRW_STATUS:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_31)) = 0b00000000000110000000000001000110 ;  //  MR2_DATA_0:RW:16:16:=0x0018 MR1_DATA_0:RW:0:16:=0x0046
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_32)) = 0b00000000000000000000000000000000 ;  //  MR3_DATA_0:RW:16:16:=0x0000 MRSINGLE_DATA_0:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_33)) = 0b00000000000000100000000000000000 ;  //  ZQINIT:RW_D:8:12:=0x0200 LONG_COUNT_MASK:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_34)) = 0b00000000010000000000000100000000 ;  //  ZQCS:RW:16:12:=0x0040 ZQCL:RW:0:12:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_35)) = 0b00000000000000000000001000000000 ;  //  ZQ_ON_SREF_EXIT:RW:8:2:=0x02 ZQ_REQ:WR:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_36)) = 0b00000000000000000000000001000000 ;  //  ZQ_INTERVAL:RW:0:32:=0x00000040
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_37)) = 0b00000000000000110000000000000000 ;  //  COL_DIFF:RW:24:4:=0x00 ROW_DIFF:RW:16:3:=0x03 RESERVED:RW:8:2:=0x00 ZQ_IN_PROGRESS:RD:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_38)) = 0b11111111000010100000000000000000 ;  //  AGE_COUNT:RW:24:8:=0xff APREBIT:RW_D:16:4:=0x0a BANK_ADDR_INTLV_EN:RW:8:1:=0x00 BANK_START_BIT:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_39)) = 0b00000001000000010000000111111111 ;  //  BANK_SPLIT_EN:RW:24:1:=0x01 RESERVED:RW:16:1:=0x01 ADDR_CMP_EN:RW:8:1:=0x01 COMMAND_AGE_COUNT:RW:0:8:=0xff
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_40)) = 0b00000001000000010000000100000001 ;  //  RW_SAME_PAGE_EN:RW:24:1:=0x01 RW_SAME_EN:RW:16:1:=0x01 PRIORITY_EN:RW:8:1:=0x01 PLACEMENT_EN:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_41)) = 0b00000000000000010000100000000001 ;  //  DISABLE_RD_INTERLEAVE:RW:24:1:=0x00 SWAP_EN:RW:16:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:8:4:=0x08 DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:0:2:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_42)) = 0b00000000000000000000110000000000 ;  //  Q_FULLNESS:RW:24:4:=0x00 REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c INHIBIT_DRAM_CMD:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_43)) = 0b00000001000000000000000000000000 ;  //  CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x01 CTRLUPD_REQ:WR:16:1:=0x00 CONTROLLER_BUSY:RD:8:1:=0x00 IN_ORDER_ACCEPT:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_44)) = 0b00000000000000000000000000000000 ;  //  DFI_ERROR_INFO:RD:8:16:=0x0000 DFI_ERROR:RD:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_45)) = 0b00000000000000000000000000000000 ;  //  RESERVED:RW+:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_46)) = 0b00000000000000000000000000000000 ;  // 
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_47)) = 0b00000000000000000000000000000000 ;  // 
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_48)) = 0b00000000000000000000000000000000 ;  //  OUT_OF_RANGE_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_49)) = 0b00000000000000000000000000000000 ;  //  OUT_OF_RANGE_SOURCE_ID:RD:16:16:=0x0000 OUT_OF_RANGE_TYPE:RD:8:7:=0x00 OUT_OF_RANGE_LENGTH:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_50)) = 0b00000000000000000000000000000000 ;  //  PORT_CMD_ERROR_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_51)) = 0b00000111000000000000000000000000 ;  //  TODTL_2CMD:RW:24:8:=0x07 PORT_CMD_ERROR_TYPE:RD:16:2:=0x00 PORT_CMD_ERROR_ID:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_52)) = 0b00000000000000000000000100000110 ;  //  R2R_SAMECS_DLY:RW:24:5:=0x00 RESERVED:RW:16:5:=0x00 ODT_EN:RW:8:1:=0x01 TODTH_WR:RW:0:4:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_53)) = 0b00000000000000000000000000000010 ;  //  SW_LEVELING_MODE:RW:24:3:=0x00 W2W_SAMECS_DLY:RW:16:5:=0x00 W2R_SAMECS_DLY:RW:8:5:=0x00 R2W_SAMECS_DLY:RW_D:0:5:=0x02
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_54)) = 0b00000000000000000000000000000000 ;  //  SWLVL_OP_DONE:RD:24:1:=0x00 SWLVL_EXIT:WR:16:1:=0x00 SWLVL_START:WR:8:1:=0x00 SWLVL_LOAD:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_55)) = 0b00000000000000000000000000000000 ;  //  SWLVL_RESP_2:RD:16:1:=0x00 SWLVL_RESP_1:RD:8:1:=0x00 SWLVL_RESP_0:RD:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_56)) = 0b00101000000011010000000000000000 ;  //  WLMRD:RW:24:6:=0x28 WLDQSEN:RW:16:6:=0x0d WRLVL_CS:RW:8:1:=0x00 WRLVL_REQ:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_57)) = 0b00000001000000000000000000000000 ;  //  DFI_PHY_WRLVL_MODE:RW:24:1:=0x01 WRLVL_INTERVAL:RW:8:16:=0x0000 WRLVL_EN:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_58)) = 0b00000001000000000000000000000000 ;  //  WRLVL_AREF_EN:RW:24:1:=0x01 WRLVL_RESP_MASK:RW:16:3:=0x00 WRLVL_ON_SREF_EXIT:RW:8:1:=0x00 WRLVL_PERIODIC:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_59)) = 0b00000000000000000000000000000000 ;  //  RDLVL_CS:RW:24:1:=0x00 RDLVL_GATE_REQ:WR:16:1:=0x00 RDLVL_REQ:WR:8:1:=0x00 WRLVL_ERROR_STATUS:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_60)) = 0b00000001000000010000000000000000 ;  //  DFI_PHY_RDLVL_GATE_MODE:RW:24:1:=0x01 DFI_PHY_RDLVL_MODE:RW:16:1:=0x01 RDLVL_GATE_SEQ_EN:RW:8:1:=0x00 RDLVL_SEQ_EN:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_61)) = 0b00000000000000000000000000000000 ;  //  RDLVL_GATE_ON_SREF_EXIT:RW:24:1:=0x00 RDLVL_GATE_PERIODIC:RW:16:1:=0x00 RDLVL_ON_SREF_EXIT:RW:8:1:=0x00 RDLVL_PERIODIC:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_62)) = 0b00000001000000000000000000000001 ;  //  AXI0_R_PRIORITY:RW:24:1:=0x01 AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI0_ALL_STROBES_USED_ENABLE:RW:8:1:=0x00 RDLVL_AREF_EN:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_63)) = 0b00000000000000000000000000000001 ;  //  MEM_RST_VALID:RD:24:1:=0x00 CKE_STATUS:RD:16:1:=0x00 AXI0_FIFO_TYPE_REG:RW:8:2:=0x00 AXI0_W_PRIORITY:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_64)) = 0b00000000000000000000000000000000 ;  //  TDFI_PHY_WRLAT:RD:24:6:=0x00 DLL_RST_ADJ_DLY:RW:16:8:=0x00 DLL_RST_DELAY:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_65)) = 0b00000000000000000001011100000000 ;  //  DRAM_CLK_DISABLE:RW:24:1:=0x00 TDFI_RDDATA_EN:RD:16:6:=0x00 TDFI_PHY_RDLAT:RW_D:8:6:=0x17 UPDATE_ERROR_STATUS:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_66)) = 0b00000000001100001011000000000101 ;  //  TDFI_CTRLUPD_MAX:RW:8:14:=0x30b0 TDFI_CTRLUPD_MIN:RW:0:4:=0x05
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_67)) = 0b00000010000000000000001000000000 ;  //  TDFI_PHYUPD_TYPE1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0:RW:0:16:=0x0200
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_68)) = 0b00000010000000000000001000000000 ;  //  TDFI_PHYUPD_TYPE3:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2:RW:0:16:=0x0200
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_69)) = 0b00000000000000000011000010110000 ;  //  TDFI_PHYUPD_RESP:RW:0:14:=0x30b0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_70)) = 0b00000000000000011110011011100000 ;  //  TDFI_CTRLUPD_INTERVAL:RW:0:32:=0x0001e6e0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_71)) = 0b00000010000000100000011100001001 ;  //  TDFI_DRAM_CLK_DISABLE:RW:24:4:=0x02 TDFI_CTRL_DELAY:RW_D:16:4:=0x02 WRLAT_ADJ:RW:8:6:=0x07 RDLAT_ADJ:RW:0:6:=0x09
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_72)) = 0b00000000000101000000001100000011 ;  //  TDFI_WRLVL_WW:RW:16:10:=0x0014 TDFI_WRLVL_EN:RW:8:8:=0x03 TDFI_DRAM_CLK_ENABLE:RW:0:4:=0x03
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_73)) = 0b00000000000000000000000000000000 ;  //  TDFI_WRLVL_RESP:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_74)) = 0b00000000000000000000000000000000 ;  //  TDFI_WRLVL_MAX:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_75)) = 0b00000000000000000001010000000011 ;  //  TDFI_RDLVL_RR:RW:8:10:=0x0014 TDFI_RDLVL_EN:RW:0:8:=0x03
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_76)) = 0b00000000000000000000011111010000 ;  //  TDFI_RDLVL_RESP:RW:0:32:=0x000007d0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_77)) = 0b00000000000000000000000000000000 ;  //  RDLVL_GATE_EN:RW:16:1:=0x00 RDLVL_EN:RW:8:1:=0x00 RDLVL_RESP_MASK:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_78)) = 0b00000000000000000000000000000000 ;  //  TDFI_RDLVL_MAX:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_79)) = 0b00000000000000000000000000000000 ;  //  RDLVL_INTERVAL:RW:8:16:=0x0000 RDLVL_ERROR_STATUS:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_80)) = 0b00001010000000010000000000000000 ;  //  TDFI_RDCSLAT:RW:24:6:=0x0a TDFI_PHY_WRDATA:RW:16:3:=0x01 RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_81)) = 0b00000000000000000000000100000110 ;  //  FWC:WR:16:1:=0x00 ECC_EN:RW:8:1:=0x01 TDFI_WRCSLAT:RW:0:6:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_82)) = 0b00000000000000000000000000000000 ;  //  ECC_DISABLE_W_UC_ERR:RW:24:1:=0x00 ECC_WRITEBACK_EN:RW:16:1:=0x00 XOR_CHECK_BITS:RW:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_83)) = 0b00000000000000000000000000000000 ;  //  ECC_U_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_84)) = 0b00000000000000000000000000000000 ;  //  ECC_U_SYND:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_85)) = 0b00000000000000000000000000000000 ;  //  ECC_U_DATA:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_86)) = 0b00000000000000000000000000000000 ;  //  ECC_C_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_87)) = 0b00000000000000000000000000000000 ;  //  ECC_C_SYND:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_88)) = 0b00000000000000000000000000000000 ;  //  ECC_C_DATA:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_89)) = 0b00000000000000000000000000000000 ;  //  ECC_C_ID:RD:16:16:=0x0000 ECC_U_ID:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_90)) = 0b00000000000010000000000000000000 ;  //  ECC_SCRUB_MODE:RW:24:1:=0x00 ECC_SCRUB_LEN:RW:16:7:=0x08 ECC_SCRUB_IN_PROGRESS:RD:8:1:=0x00 ECC_SCRUB_START:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_91)) = 0b00000000011001000000001111101000 ;  //  ECC_SCRUB_IDLE_CNT:RW:16:16:=0x0064 ECC_SCRUB_INTERVAL:RW:0:16:=0x03e8
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_92)) = 0b00000000000000000000000000000000 ;  //  ECC_SCRUB_START_ADDR:RW:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_93)) = 0b00000000000000000000000000000000 ;  //  ECC_SCRUB_END_ADDR:RW:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_94)) = 0b00000000000000000000000000000000 ;  //  INT_STATUS:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_95)) = 0b00000000000000000000000000000000 ;  //  INT_ACK:WR:0:29:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_96)) = 0b00000000000000000000000000000000 ;  //  INT_MASK:RW:0:30:=0x00000000

    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_00 )) = 0b01110110010101000011001000010000 ;  //  PHY_DQ_DM_SWIZZLE0_0:RW:0:32:=0x76543210
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_01 )) = 0b00000000000001001100000000001000 ;  //  PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:8:11:=0x04c0 PHY_DQ_DM_SWIZZLE1_0:RW:0:4:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_02 )) = 0b00000000000000000000000010011001 ;  //  PHY_SW_WRDQ0_SHIFT_0:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_0:RW:16:1:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_03 )) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDQ4_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_0:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_04 )) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDM_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_0:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_05 )) = 0b00000000000000000000000100000000 ;  //  PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_06 )) = 0b00000001011001100101010101010101 ;  //  PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_07 )) = 0b00000000011001100101010101010101 ;  //  PHY_LPBK_CONTROL_0:RW:24:8:=0x00 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_08 )) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_CONTROL_0:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_09 )) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_OBS_0:RD:0:28:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_10 )) = 0b00000000000000000000000100000000 ;  //  PHY_PRBS_PATTERN_MASK_0:RW:16:9:=0x0000 PHY_PRBS_PATTERN_START_0:RW_D:8:7:=0x01 PHY_SLICE_PWR_RDC_DISABLE_0:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_11 )) = 0b00000000000101110000000011000000 ;  //  SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:5:=0x17 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_12 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_13 )) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_14 )) = 0b00000100000010000000000000000000 ;  //  PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_15 )) = 0b00000100000010000000010000000000 ;  //  PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_16 )) = 0b00000000000000000000000000000000 ;  //  SC_PHY_MANUAL_CLEAR_0:WR:24:5:=0x00 PHY_RDLVL_DATA_MASK_0:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDLVL_OP_MODE_0:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_17 )) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_0:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_18 )) = 0b00000000000000000000000000000000 ;  //  PHY_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_19 )) = 0b00000000000000000000000000000000 ;  //  PHY_MASTER_DLY_LOCK_OBS_0:RD:16:10:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_0:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_20 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:24:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_21 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:24:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:16:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_22 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD0_DELAY_OBS_0:RD:16:10:=0x0000 PHY_WR_SHIFT_OBS_0:RD:8:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_23 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD1_DELAY_OBS_0:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_24 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_STATUS_OBS_0:RD:0:17:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_25 )) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_HARD1_DELAY_OBS_0:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_0:RD:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_26 )) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_STATUS_OBS_0:RD:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_27 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_28 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_29 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_STATUS_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_30 )) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_MODE_0:RW:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_31 )) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_32 )) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_33 )) = 0b00100000000000000000000000000100 ;  //  PHY_RX_CAL_SAMPLE_WAIT_0:RW:24:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:16:1:=0x00 SC_PHY_RX_CAL_START_0:WR:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_0:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_34 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ1_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_35 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ3_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_36 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ5_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_37 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ7_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_38 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQS_0:RW+:16:12:=0x0000 PHY_RX_CAL_DM_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_39 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_OBS_0:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_40 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DISABLE_0:RW:16:1:=0x00 PHY_RX_CAL_LOCK_OBS_0:RD:0:9:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_41 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_42 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_43 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_44 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_45 )) = 0b00000000000000000000001010000000 ;  //  PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_46 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ0_SLAVE_DELAY_0:RW:8:10:=0x0000 PHY_WRLVL_THRESHOLD_ADJUST_0:RW+:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_47 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ2_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ1_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_48 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ4_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ3_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_49 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ6_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ5_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_50 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDM_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ7_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_51 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_52 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_53 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_54 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_55 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_56 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_57 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_58 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_59 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_60 )) = 0b00000000000000010000000010011001 ;  //  PHY_WRITE_PATH_LAT_ADD_0:RW:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x01 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_61 )) = 0b00000000000000000000000111010000 ;  //  PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_0:RW:0:10:=0x01d0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_62 )) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_LAT_ADJ_START_0:RW:24:4:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_0:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_63 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_64 )) = 0b00000000000000000000000000000100 ;  //  PHY_FDBK_PWR_CTRL_0:RW:0:3:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_65 )) = 0b01010001010000010100000101010010 ;  //  PHY_DQS_OE_TIMING_0:RW:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_0:RW:16:8:=0x41 PHY_DQ_TSEL_RD_TIMING_0:RW:8:8:=0x41 PHY_DQ_OE_TIMING_0:RW:0:8:=0x52
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_66 )) = 0b10000000100000000100000101000001 ;  //  PHY_DQS_IE_TIMING_0:RW:24:8:=0x80 PHY_DQ_IE_TIMING_0:RW:16:8:=0x80 PHY_DQS_TSEL_WR_TIMING_0:RW:8:8:=0x41 PHY_DQS_TSEL_RD_TIMING_0:RW:0:8:=0x41
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_67 )) = 0b00000001000000100000000000000000 ;  //  PHY_RDDATA_EN_TSEL_DLY_0:RW:24:5:=0x01 PHY_RDDATA_EN_DLY_0:RW:16:5:=0x02 PHY_IE_MODE_0:RW:8:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_68 )) = 0b00001000000000000001000000000000 ;  //  PHY_MASTER_DELAY_STEP_0:RW:24:6:=0x08 PHY_MASTER_DELAY_START_0:RW:8:10:=0x0010 PHY_SW_MASTER_MODE_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_69 )) = 0b00001100000001010011111001000010 ;  //  PHY_WRLVL_DLY_STEP_0:RW:24:4:=0x0c PHY_RPTR_UPDATE_0:RW:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_0:RW:8:8:=0x3e PHY_MASTER_DELAY_WAIT_0:RW:0:8:=0x42
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_70 )) = 0b00000000000011110000110000001111 ;  //  PHY_GTLVL_RESP_WAIT_CNT_0:RW:16:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_0:RW:0:5:=0x0f
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_71 )) = 0b00000001000000000000000101000000 ;  //  PHY_GTLVL_FINAL_STEP_0:RW:16:10:=0x0100 PHY_GTLVL_BACK_STEP_0:RW:0:10:=0x0140
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_72 )) = 0b00000000000000000000000000001100 ;  //  PHY_RDLVL_DLY_STEP_0:RW:0:4:=0x0c
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_128)) = 0b01110110010101000011001000010000 ;  //  PHY_DQ_DM_SWIZZLE0_1:RW:0:32:=0x76543210
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_129)) = 0b00000000000001001100000000001000 ;  //  PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:8:11:=0x04c0 PHY_DQ_DM_SWIZZLE1_1:RW:0:4:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_130)) = 0b00000000000000000000000010011001 ;  //  PHY_SW_WRDQ0_SHIFT_1:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_1:RW:16:1:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_131)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDQ4_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_1:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_132)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDM_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_1:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_133)) = 0b00000000000000000000000100000000 ;  //  PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_134)) = 0b00000001011001100101010101010101 ;  //  PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_135)) = 0b00000000011001100101010101010101 ;  //  PHY_LPBK_CONTROL_1:RW:24:8:=0x00 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_136)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_CONTROL_1:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_137)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_OBS_1:RD:0:28:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_138)) = 0b00000000000000000000000100000000 ;  //  PHY_PRBS_PATTERN_MASK_1:RW:16:9:=0x0000 PHY_PRBS_PATTERN_START_1:RW_D:8:7:=0x01 PHY_SLICE_PWR_RDC_DISABLE_1:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_139)) = 0b00000000000101110000000011000000 ;  //  SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:5:=0x17 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x00c0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_140)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ_ENC_OBS_SELECT_1:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_1:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_1:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_1:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_141)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_SELECT_1:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_1:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_1:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_142)) = 0b00000100000010000000000000000000 ;  //  PHY_WRLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_1:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_1:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_143)) = 0b00000100000010000000010000000000 ;  //  PHY_RDLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_1:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_1:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_144)) = 0b00000000000000000000000000000000 ;  //  SC_PHY_MANUAL_CLEAR_1:WR:24:5:=0x00 PHY_RDLVL_DATA_MASK_1:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDLVL_OP_MODE_1:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_145)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_1:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_146)) = 0b00000000000000000000000000000000 ;  //  PHY_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_147)) = 0b00000000000000000000000000000000 ;  //  PHY_MASTER_DLY_LOCK_OBS_1:RD:16:10:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_1:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_148)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1:RD:24:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_1:RD:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_149)) = 0b00000000000000000000000000000000 ;  //  PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1:RD:24:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1:RD:16:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_150)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD0_DELAY_OBS_1:RD:16:10:=0x0000 PHY_WR_SHIFT_OBS_1:RD:8:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_151)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD1_DELAY_OBS_1:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_152)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_STATUS_OBS_1:RD:0:17:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_153)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_HARD1_DELAY_OBS_1:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_1:RD:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_154)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_STATUS_OBS_1:RD:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_155)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_156)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_157)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_STATUS_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_158)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_MODE_1:RW:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_159)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_160)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_161)) = 0b00100000000000000000000000000100 ;  //  PHY_RX_CAL_SAMPLE_WAIT_1:RW:24:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:16:1:=0x00 SC_PHY_RX_CAL_START_1:WR:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_1:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_162)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ1_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_163)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ3_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_164)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ5_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_165)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ7_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_166)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQS_1:RW+:16:12:=0x0000 PHY_RX_CAL_DM_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_167)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_OBS_1:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_168)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DISABLE_1:RW:16:1:=0x00 PHY_RX_CAL_LOCK_OBS_1:RD:0:9:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_169)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_170)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_171)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_172)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_173)) = 0b00000000000000000000001010000000 ;  //  PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_174)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ0_SLAVE_DELAY_1:RW:8:10:=0x0000 PHY_WRLVL_THRESHOLD_ADJUST_1:RW+:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_175)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ2_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ1_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_176)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ4_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ3_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_177)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ6_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ5_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_178)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDM_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ7_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_179)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_180)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_181)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_182)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_183)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_184)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_185)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_186)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_187)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_188)) = 0b00000000000000010000000010011001 ;  //  PHY_WRITE_PATH_LAT_ADD_1:RW:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x01 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_189)) = 0b00000000000000000000000111010000 ;  //  PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_1:RW:0:10:=0x01d0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_190)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_LAT_ADJ_START_1:RW:24:4:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_1:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_191)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_192)) = 0b00000000000000000000000000000100 ;  //  PHY_FDBK_PWR_CTRL_1:RW:0:3:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_193)) = 0b01010001010000010100000101010010 ;  //  PHY_DQS_OE_TIMING_1:RW:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_1:RW:16:8:=0x41 PHY_DQ_TSEL_RD_TIMING_1:RW:8:8:=0x41 PHY_DQ_OE_TIMING_1:RW:0:8:=0x52
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_194)) = 0b10000000100000000100000101000001 ;  //  PHY_DQS_IE_TIMING_1:RW:24:8:=0x80 PHY_DQ_IE_TIMING_1:RW:16:8:=0x80 PHY_DQS_TSEL_WR_TIMING_1:RW:8:8:=0x41 PHY_DQS_TSEL_RD_TIMING_1:RW:0:8:=0x41
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_195)) = 0b00000001000000100000000000000000 ;  //  PHY_RDDATA_EN_TSEL_DLY_1:RW:24:5:=0x01 PHY_RDDATA_EN_DLY_1:RW:16:5:=0x02 PHY_IE_MODE_1:RW:8:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_196)) = 0b00001000000000000001000000000000 ;  //  PHY_MASTER_DELAY_STEP_1:RW:24:6:=0x08 PHY_MASTER_DELAY_START_1:RW:8:10:=0x0010 PHY_SW_MASTER_MODE_1:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_197)) = 0b00001100000001010011111001000010 ;  //  PHY_WRLVL_DLY_STEP_1:RW:24:4:=0x0c PHY_RPTR_UPDATE_1:RW:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_1:RW:8:8:=0x3e PHY_MASTER_DELAY_WAIT_1:RW:0:8:=0x42
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_198)) = 0b00000000000011110000110000001111 ;  //  PHY_GTLVL_RESP_WAIT_CNT_1:RW:16:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_1:RW:0:5:=0x0f
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_199)) = 0b00000001000000000000000101000000 ;  //  PHY_GTLVL_FINAL_STEP_1:RW:16:10:=0x0100 PHY_GTLVL_BACK_STEP_1:RW:0:10:=0x0140
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_200)) = 0b00000000000000000000000000001100 ;  //  PHY_RDLVL_DLY_STEP_1:RW:0:4:=0x0c
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_256)) = 0b01110110010101000011001000010000 ;  //  PHY_DQ_DM_SWIZZLE0_2:RW:0:32:=0x76543210
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_257)) = 0b00000000000001001100000000001000 ;  //  PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:8:11:=0x04c0 PHY_DQ_DM_SWIZZLE1_2:RW:0:4:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_258)) = 0b00000000000000000000000010011001 ;  //  PHY_SW_WRDQ0_SHIFT_2:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_2:RW:16:1:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_259)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDQ4_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_2:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_260)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDM_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_2:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_261)) = 0b00000000000000000000000100000000 ;  //  PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_262)) = 0b00000001011001100101010101010101 ;  //  PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_263)) = 0b00000000011001100101010101010101 ;  //  PHY_LPBK_CONTROL_2:RW:24:8:=0x00 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_264)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_CONTROL_2:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_265)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_OBS_2:RD:0:28:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_266)) = 0b00000000000000000000000100000000 ;  //  PHY_PRBS_PATTERN_MASK_2:RW:16:9:=0x0000 PHY_PRBS_PATTERN_START_2:RW_D:8:7:=0x01 PHY_SLICE_PWR_RDC_DISABLE_2:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_267)) = 0b00000000000101110000000011000000 ;  //  SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:5:=0x17 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x00c0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_268)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ_ENC_OBS_SELECT_2:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_2:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_2:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_2:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_269)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_SELECT_2:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_2:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_2:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_270)) = 0b00000100000010000000000000000000 ;  //  PHY_WRLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_2:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_2:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_2:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_271)) = 0b00000100000010000000010000000000 ;  //  PHY_RDLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_2:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_2:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_272)) = 0b00000000000000000000000000000000 ;  //  SC_PHY_MANUAL_CLEAR_2:WR:24:5:=0x00 PHY_RDLVL_DATA_MASK_2:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDLVL_OP_MODE_2:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_273)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_2:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_274)) = 0b00000000000000000000000000000000 ;  //  PHY_LPBK_RESULT_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_275)) = 0b00000000000000000000000000000000 ;  //  PHY_MASTER_DLY_LOCK_OBS_2:RD:16:10:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_2:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_276)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2:RD:24:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_2:RD:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_277)) = 0b00000000000000000000000000000000 ;  //  PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2:RD:24:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2:RD:16:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_278)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD0_DELAY_OBS_2:RD:16:10:=0x0000 PHY_WR_SHIFT_OBS_2:RD:8:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_279)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD1_DELAY_OBS_2:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_280)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_STATUS_OBS_2:RD:0:17:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_281)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_HARD1_DELAY_OBS_2:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_2:RD:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_282)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_STATUS_OBS_2:RD:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_283)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_284)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_285)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_STATUS_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_286)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_MODE_2:RW:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_287)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_288)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_MSTR_DLY_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_289)) = 0b00100000000000000000000000000100 ;  //  PHY_RX_CAL_SAMPLE_WAIT_2:RW:24:8:=0x20 PHY_RX_CAL_OVERRIDE_2:RW:16:1:=0x00 SC_PHY_RX_CAL_START_2:WR:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_2:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_290)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ1_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_291)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ3_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_292)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ5_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_293)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ7_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_294)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQS_2:RW+:16:12:=0x0000 PHY_RX_CAL_DM_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_295)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_OBS_2:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_296)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DISABLE_2:RW:16:1:=0x00 PHY_RX_CAL_LOCK_OBS_2:RD:0:9:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_297)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_298)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_299)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_300)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_301)) = 0b00000000000000000000001010000000 ;  //  PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_302)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ0_SLAVE_DELAY_2:RW:8:10:=0x0000 PHY_WRLVL_THRESHOLD_ADJUST_2:RW+:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_303)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ2_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ1_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_304)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ4_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ3_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_305)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ6_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ5_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_306)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDM_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ7_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_307)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_308)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_309)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_310)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_311)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_312)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_313)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_314)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_315)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_316)) = 0b00000000000000010000000010011001 ;  //  PHY_WRITE_PATH_LAT_ADD_2:RW:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x01 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_317)) = 0b00000000000000000000000111010000 ;  //  PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_2:RW:0:10:=0x01d0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_318)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_LAT_ADJ_START_2:RW:24:4:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_2:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_319)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_320)) = 0b00000000000000000000000000000100 ;  //  PHY_FDBK_PWR_CTRL_2:RW:0:3:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_321)) = 0b01010001010000010100000101010010 ;  //  PHY_DQS_OE_TIMING_2:RW:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_2:RW:16:8:=0x41 PHY_DQ_TSEL_RD_TIMING_2:RW:8:8:=0x41 PHY_DQ_OE_TIMING_2:RW:0:8:=0x52
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_322)) = 0b10000000100000000100000101000001 ;  //  PHY_DQS_IE_TIMING_2:RW:24:8:=0x80 PHY_DQ_IE_TIMING_2:RW:16:8:=0x80 PHY_DQS_TSEL_WR_TIMING_2:RW:8:8:=0x41 PHY_DQS_TSEL_RD_TIMING_2:RW:0:8:=0x41
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_323)) = 0b00000001000000100000000000000000 ;  //  PHY_RDDATA_EN_TSEL_DLY_2:RW:24:5:=0x01 PHY_RDDATA_EN_DLY_2:RW:16:5:=0x02 PHY_IE_MODE_2:RW:8:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_324)) = 0b00001000000000000001000000000000 ;  //  PHY_MASTER_DELAY_STEP_2:RW:24:6:=0x08 PHY_MASTER_DELAY_START_2:RW:8:10:=0x0010 PHY_SW_MASTER_MODE_2:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_325)) = 0b00001100000001010011111001000010 ;  //  PHY_WRLVL_DLY_STEP_2:RW:24:4:=0x0c PHY_RPTR_UPDATE_2:RW:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_2:RW:8:8:=0x3e PHY_MASTER_DELAY_WAIT_2:RW:0:8:=0x42
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_326)) = 0b00000000000011110000110000001111 ;  //  PHY_GTLVL_RESP_WAIT_CNT_2:RW:16:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_2:RW:0:5:=0x0f
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_327)) = 0b00000001000000000000000101000000 ;  //  PHY_GTLVL_FINAL_STEP_2:RW:16:10:=0x0100 PHY_GTLVL_BACK_STEP_2:RW:0:10:=0x0140
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_328)) = 0b00000000000000000000000000001100 ;  //  PHY_RDLVL_DLY_STEP_2:RW:0:4:=0x0c
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_384)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_GRP_SHIFT_3:RW+:24:4:=0x00 PHY_SW_GRP_SHIFT_2:RW+:16:4:=0x00 PHY_SW_GRP_SHIFT_1:RW+:8:4:=0x00 PHY_SW_GRP_SHIFT_0:RW+:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_385)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_GRP_SHIFT_6:RW+:16:4:=0x00 PHY_SW_GRP_SHIFT_5:RW+:8:4:=0x00 PHY_SW_GRP_SHIFT_4:RW+:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_386)) = 0b00000000000001010000000000000000 ;  //  PHY_GRP_BYPASS_OVERRIDE:RW:24:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:16:4:=0x05 PHY_GRP_BYPASS_SLAVE_DELAY:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_387)) = 0b00000000000000000000000000000000 ;  //  PHY_GRP_SHIFT_OBS_SELECT:RW:24:5:=0x00 PHY_GRP_SLV_DLY_ENC_OBS_SELECT:RW:8:10:=0x0000 SC_PHY_MANUAL_UPDATE:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_388)) = 0b00000000000000000000000000000000 ;  //  PHY_ADRCTL_MANUAL_CLEAR:WR:24:2:=0x00 PHY_GRP_SHIFT_OBS:RD:16:2:=0x00 PHY_GRP_SLV_DLY_ENC_OBS:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_389)) = 0b00000000000000000000000000000000 ;  //  PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE:RW:24:3:=0x00 PHY_ADRCTL_MASTER_DLY_LOCK_OBS:RD:8:10:=0x0000 PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_390)) = 0b00000000000000000000000100000000 ;  //  PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:24:1:=0x00 SC_PHY_UPDATE_CLK_CAL_VALUES:WR:16:1:=0x00 PHY_DFI_PHYUPD_TYPE:RW:8:2:=0x01 PHY_ADRCTL_SNAP_OBS_REGS:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_391)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_TXIO_CTRL_3:RW:24:4:=0x00 PHY_SW_TXIO_CTRL_2:RW:16:4:=0x00 PHY_SW_TXIO_CTRL_1:RW:8:4:=0x00 PHY_SW_TXIO_CTRL_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_392)) = 0b00000000000000000000000000000000 ;  //  PHY_MEMCLK_SW_TXIO_CTRL:RW:24:1:=0x00 PHY_SW_TXIO_CTRL_6:RW:16:4:=0x00 PHY_SW_TXIO_CTRL_5:RW:8:4:=0x00 PHY_SW_TXIO_CTRL_4:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_393)) = 0b00000000000000000000000100000001 ;  //  PHY_MEMCLK_SW_TXPWR_CTRL:RW:8:1:=0x01 PHY_CA_SW_TXPWR_CTRL:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_394)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_0:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_395)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_1:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_396)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_2:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_397)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_3:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_398)) = 0b00000000000100010000001001100100 ;  //  PHY_PLL_CTRL:RW:8:13:=0x1102 PHY_PLL_WAIT:RW:0:8:=0x64
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_399)) = 0b00000000000000000000000100100010 ;  //  PHY_PLL_CTRL_CA:RW:0:13:=0x0122
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_400)) = 0b00000000000000000000000000000000 ;  //  PHY_PLL_BYPASS:RW+:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_401)) = 0b00000000000000010000000000000000 ;  //  PHY_PAD_VREF_CTRL_DQ_0:RW:8:12:=0x0100 PHY_LOW_FREQ_SEL:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_402)) = 0b00000001000000000000000100000000 ;  //  PHY_PAD_VREF_CTRL_DQ_2:RW:16:12:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW:0:12:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_403)) = 0b00000000000000000000000100000000 ;  //  PHY_ADRCTL_SW_MASTER_MODE:RW:16:4:=0x00 PHY_PAD_VREF_CTRL_AC:RW:0:12:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_404)) = 0b01000010000010000000000000010000 ;  //  PHY_ADRCTL_MASTER_DELAY_WAIT:RW:24:8:=0x42 PHY_ADRCTL_MASTER_DELAY_STEP:RW:16:6:=0x08 PHY_ADRCTL_MASTER_DELAY_START:RW:0:10:=0x0010
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_405)) = 0b00000000000000010000000000111110 ;  //  PHY_GRP_SLAVE_DELAY_0:RW+:8:10:=0x0100 PHY_ADRCTL_MASTER_DELAY_HALF_MEASURE:RW:0:8:=0x3e
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_406)) = 0b00000001000000000000000100000000 ;  //  PHY_GRP_SLAVE_DELAY_2:RW+:16:10:=0x0100 PHY_GRP_SLAVE_DELAY_1:RW+:0:10:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_407)) = 0b00000001000000000000000100000000 ;  //  PHY_GRP_SLAVE_DELAY_4:RW+:16:10:=0x0100 PHY_GRP_SLAVE_DELAY_3:RW+:0:10:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_408)) = 0b00000001000000000000000100000000 ;  //  PHY_GRP_SLAVE_DELAY_6:RW+:16:10:=0x0100 PHY_GRP_SLAVE_DELAY_5:RW+:0:10:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_409)) = 0b00000000000000000000100100100100 ;  //  PHY_PLL_OBS_0:RD:16:16:=0x0000 PHY_PLL_CTRL_OVERRIDE:RW:0:16:=0x0924
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_410)) = 0b00000000000000000000000000000000 ;  //  PHY_PLL_OBS_2:RD:16:16:=0x0000 PHY_PLL_OBS_1:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_411)) = 0b00000011000000100000000000000000 ;  //  PHY_TCKSRE_WAIT:RW:24:4:=0x03 PHY_PLL_TESTOUT_SEL:RW:16:2:=0x02 PHY_PLL_OBS_3:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_412)) = 0b00000000000101000000000000000000 ;  //  PHY_TDFI_PHY_WRDELAY:RW:24:1:=0x00 PHY_LP_CTRLUPD_CNTR_CFG:RW:16:5:=0x14 PHY_LS_IDLE_EN:RW:8:1:=0x00 PHY_LP_WAKEUP:RW:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_413)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_FDBK_DRIVE:RW+:0:23:=0x000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_414)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_FDBK_DRIVE2:RW+:0:16:=0x0011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_415)) = 0b00000000000000000000010000000000 ;  //  PHY_PAD_DATA_DRIVE:RW+:0:21:=0x000400
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_416)) = 0b00000000000000000000000000000000 ;  //  PHY_PAD_DQS_DRIVE:RW+:0:23:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_417)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_ADDR_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_418)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_CLK_DRIVE:RW+:0:31:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_419)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_420)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_421)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_422)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_423)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_424)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_CKE_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_425)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_426)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_RST_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_427)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_RST_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_428)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_CS_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_429)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_CS_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_430)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_ODT_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_431)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_ODT_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_432)) = 0b00000000000000000000000000000000 ;  //  PHY_ADRCTL_RX_CAL:RW:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_433)) = 0b00000000000000000000000000000000 ;  //  PHY_TST_CLK_PAD_CTRL:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_434)) = 0b00000000000000000000000000000000 ;  //  PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_435)) = 0b00000000000000000000000000000000 ;  //  PHY_TST_CLK_PAD_CTRL3:RW:0:21:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_436)) = 0b00000000000000000000000000000100 ;  //  PHY_CAL_START_0:WR:24:1:=0x00 PHY_CAL_CLEAR_0:WR:16:1:=0x00 PHY_CAL_MODE_0:RW:0:9:=0x0004
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_437)) = 0b00000000000000000000000000000000 ;  //  PHY_CAL_INTERVAL_COUNT_0:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_438)) = 0b00000000000000000000000100001000 ;  //  PHY_CAL_CLK_SELECT_0:RW:8:3:=0x01 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_439)) = 0b00000000000000000000000000000000 ;  //  PHY_CAL_RESULT_OBS_0:RD:0:24:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_440)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_LPBK_ERR_CLEAR:WR:24:1:=0x00 PHY_ADRCTL_MANUAL_UPDATE:WR:16:1:=0x00 PHY_PAD_ATB_CTRL:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_441)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_LPBK_CONTROL:RW:16:9:=0x0000 PHY_AC_LPBK_ENABLE:RW:8:7:=0x00 PHY_AC_LPBK_OBS_SELECT:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_442)) = 0b00000000000000000000000000000001 ;  //  PHY_AC_PRBS_PATTERN_MASK:RW:8:4:=0x00 PHY_AC_PRBS_PATTERN_START:RW_D:0:7:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_443)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_LPBK_RESULT_OBS:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_444)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_CLK_LPBK_CONTROL:RW:16:6:=0x00 PHY_AC_CLK_LPBK_ENABLE:RW:8:1:=0x00 PHY_AC_CLK_LPBK_OBS_SELECT:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_445)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_PWR_RDC_DISABLE:RW:16:1:=0x00 PHY_AC_CLK_LPBK_RESULT_OBS:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_446)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_AC_ENABLE:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_447)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_AC_MODE:RW:0:11:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_448)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_AC_TEST_OBS:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_449)) = 0b00000100000001110000000100000000 ;  //  PHY_DDL_TRACK_UPD_THRESHOLD_AC:RW:24:8:=0x04 PHY_INIT_UPDATE_CONFIG:RW:16:3:=0x07 PHY_PAD_BACKGROUND_CAL:RW:8:1:=0x01 PHY_DDL_AC_TEST_INDEX:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_450)) = 0b00000000000000000000000000000010 ;  //  PHY_DS_INIT_COMPLETE_OBS:RD:24:3:=0x00 PHY_AC_INIT_COMPLETE_OBS:RD:8:15:=0x0000 PHY_DLL_RST_EN:RW_D:0:2:=0x02
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_451)) = 0b00000000000000000000000000000000 ;  //  PHY_UPDATE_MASK:RW:0:1:=0x00


    (*(volatile int*)(DDRx_BASE + DENALI_CTL_00)) = 0b00000000000000000000011000000001 ; // start EMIC
}


//-----------------------------------------------------------------------------
//  This function is for program setting registers of one DDR subsystem
//  Registers values from Cadence files and corresponds
//    next memory configuration:
//      REL: rc.moscow.nm6408mp_2-NM6408MP_DDR__2017-08-28
//      ********************************************************************
//      Option: IP    : IP Mode                       = CTL
//      Option: BL    : Burst Length                  = 8
//      Option: CL    : CAS Latency                   = 11
//      Option: MHZ   : Simulation MHz                = 800
//      Option: AP    : Auto Precharge Mode     (0/1) = 0
//      Option: DLLBP : DLL Bypass Mode         (0/1) = 0
//      Option: HALF  : Half-Memory Support     (0/1) = 0
//      Option: RDIMM : Registered Dimm Support (0/1) = 0
//      Option: AL    : Additive Latency              = 0
//      Option: RSV3  : Reserved                  (0) = 0
//      Option: BOF   : Burst On the Fly        (0/1) = 0
//      Option: WLS   : Write Latency Set       (0/1) = 0
//      Option: TCK   : Simulation period in ns       = 
//      Option: WRDBIEN : Write DBI Enable       (0/1) = 0
//      Option: RDDBIEN : Read DBI Enable       (0/1) = 0
//      Option: RDPSTMBLE : RD Postamble En      (0/1) = 0
//      Option: WRPSTMBLE : WR Postamble En      (0/1) = 0
//      Option: CRC : CRC En      (0/1) = 0
//      Option: SOMA  : Memory-SOMA file(s)           = /proj/iprel/rc.moscow.nm6408mp_2-NM6408MP_DDR/rc.moscow.nm6408mp_2-NM6408MP_DDR__2017-08-19/mcip/mem/rc.moscow.nm6408mp_2-NM6408MP_DDR/memory/mt41k128m8_107/memory.xml.sim
//      Option: PL    : CA Parity Latency              = -1
//      ********************************************************************
//      Memory: mt41k128m8_107
//      ********************************************************************
//  
//  Arguments:
//    - DDRx_BASE
//        posible values for Basis are:
//          0x0108_0000 DDR0_BASE
//          0x0108_2000 DDR1_BASE
//  
//-----------------------------------------------------------------------------
void config_my_mt41k512m8_107_cl11_bl8 (uint32_t DDRx_BASE)
{
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_00)) = 0b00000000000000000000011000000000 ;  //  VERSION:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x06 START:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_01)) = 0b00000000000000000000000000000000 ;  //  READ_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:1:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_02)) = 0b00000000000000000000000000000000 ;  //  MEMCD_RMODW_FIFO_DEPTH:RD:24:8:=0x00 WRITE_DATA_FIFO_PTR_WIDTH:RD:16:8:=0x00 WRITE_DATA_FIFO_DEPTH:RD:8:8:=0x00 READ_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_03)) = 0b00000000000000000000000000000000 ;  //  AXI0_RDFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:16:8:=0x00 ASYNC_CDC_STAGES:RD:8:8:=0x00 MEMCD_RMODW_FIFO_PTR_WIDTH:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_04)) = 0b00000000000000000000000000000000 ;  //  AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_05)) = 0b00000000000000000000000000001000 ;  //  TINIT:RW:0:24:=0x000008
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_06)) = 0b00000000000000000000000010100000 ;  //  TRST_PWRON:RW:0:32:=0x000000a0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_07)) = 0b00000000000000000000000110010000 ;  //  CKE_INACTIVE:RW:0:32:=0x00000190
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_08)) = 0b00000100000000000000100000010110 ;  //  TBST_INT_INTERVAL:RW:24:3:=0x04 ADDITIVE_LAT:RW:16:5:=0x00 WRLAT:RW:8:5:=0x08 CASLAT_LIN:RW:0:6:=0x16
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_09)) = 0b00011100001001110000010000000100 ;  //  TRAS_MIN:RW:24:8:=0x1c TRC:RW:16:8:=0x27 TRRD:RW:8:8:=0x04 TCCD:RW:0:5:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_10)) = 0b00000110000101100000110000000110 ;  //  TRTP:RW:24:8:=0x06 TFAW:RW:16:8:=0x16 TRP:RW:8:8:=0x0c TWTR:RW:0:6:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_11)) = 0b00000000000000000000110000000100 ;  //  TMOD:RW:8:8:=0x0c TMRD:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_12)) = 0b00000100000000001101101101100000 ;  //  TCKE:RW:24:3:=0x04 TRAS_MAX:RW:0:17:=0x00db60
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_13)) = 0b00001100000011000000000000000101 ;  //  TWR:RW:24:6:=0x0c TRCD:RW:16:8:=0x0c WRITEINTERP:RW:8:1:=0x00 TCKESR:RW:0:8:=0x05
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_14)) = 0b00011000000000010000000100000000 ;  //  TDAL:RW:24:8:=0x18 TRAS_LOCKOUT:RW:16:1:=0x01 CONCURRENTAP:RW:8:1:=0x01 AP:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_15)) = 0b00000001000000000000110000000011 ;  //  OPTIMAL_RMODW_EN:RW:24:1:=0x01 REG_DIMM_ENABLE:RW:16:1:=0x00 TRP_AB:RW:8:8:=0x0c BSTLEN:RW_D:0:3:=0x03
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_16)) = 0b00000000000000000000000000000001 ;  //  RESERVED:RW:24:1:=0x00 AREFRESH:WR:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_17)) = 0b00000000000000001101000000000001 ;  //  TRFC:RW:8:10:=0x0058 TREF_ENABLE:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_18)) = 0b00000000000000000001100001011000 ;  //  TREF:RW:0:14:=0x1858
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_19)) = 0b00000000000101000000000000000101 ;  //  TXPDLL:RW:16:16:=0x0014 TPDEX:RW:0:16:=0x0005
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_20)) = 0b00000000110110000000001000000000 ;  //  TXSNR:RW:16:16:=0x0060 TXSR:RW:0:16:=0x0200
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_21)) = 0b00000011000000010000000000000000 ;  //  CKE_DELAY:RW:24:3:=0x03 ENABLE_QUICK_SREFRESH:RW:16:1:=0x01 RESERVED:RW:8:1:=0x00 PWRUP_SREFRESH_EXIT:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_22)) = 0b00000000000010000000100000000000 ;  //  LP_CMD:WR:24:8:=0x00 CKSRX:RW:16:8:=0x08 CKSRE:RW:8:8:=0x08 LOWPOWER_REFRESH_ENABLE:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_23)) = 0b00000111000000110000001000000000 ;  //  LPI_TIMER_WAKEUP:RW:24:4:=0x07 LPI_SR_MCCLK_GATE_WAKEUP:RW:16:4:=0x03 LPI_SR_WAKEUP:RW:8:4:=0x02 LPI_PD_WAKEUP:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_24)) = 0b00000000000000000000001100011111 ;  //  LPI_TIMER_COUNT:RW:8:12:=0x0003 LPI_WAKEUP_EN:RW:0:5:=0x1f
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_25)) = 0b00000000000001110000000000000100 ;  //  LP_STATE:RD:24:6:=0x00 TDFI_LP_RESP:RW:16:3:=0x07 LPI_WAKEUP_TIMEOUT:RW:0:12:=0x0004
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_26)) = 0b00000000000000000000000000000000 ;  //  LP_AUTO_MEM_GATE_EN:RW:24:2:=0x00 LP_AUTO_EXIT_EN:RW:16:3:=0x00 LP_AUTO_ENTRY_EN:RW:8:3:=0x00 LP_ARB_STATE:RD:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_27)) = 0b00000000000000000000000000000000 ;  //  LP_AUTO_SR_MC_GATE_IDLE:RW:24:8:=0x00 LP_AUTO_SR_IDLE:RW:16:8:=0x00 LP_AUTO_PD_IDLE:RW:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_28)) = 0b00000000000000000000000000000000 ;  //  RESERVED:RW:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_29)) = 0b00000000000000000000000000000000 ;  //  WRITE_MODEREG:RW+:0:27:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_30)) = 0b00000000000011000111000000000000 ;  //  MR0_DATA_0:RW:8:16:=0x0c70 MRW_STATUS:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_31)) = 0b00000000000110000000000001000110 ;  //  MR2_DATA_0:RW:16:16:=0x0018 MR1_DATA_0:RW:0:16:=0x0046
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_32)) = 0b00000000000000000000000000000000 ;  //  MR3_DATA_0:RW:16:16:=0x0000 MRSINGLE_DATA_0:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_33)) = 0b00000000000000100000000000000000 ;  //  ZQINIT:RW_D:8:12:=0x0200 LONG_COUNT_MASK:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_34)) = 0b00000000010000000000000100000000 ;  //  ZQCS:RW:16:12:=0x0040 ZQCL:RW:0:12:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_35)) = 0b00000000000000000000001000000000 ;  //  ZQ_ON_SREF_EXIT:RW:8:2:=0x02 ZQ_REQ:WR:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_36)) = 0b00000000000000000000000001000000 ;  //  ZQ_INTERVAL:RW:0:32:=0x00000040
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_37)) = 0b00000000000000000000000000000000 ;  //  COL_DIFF:RW:24:4:=0x00 ROW_DIFF:RW:16:3:=0x02 RESERVED:RW:8:2:=0x00 ZQ_IN_PROGRESS:RD:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_38)) = 0b11111111000010100000000000000000 ;  //  AGE_COUNT:RW:24:8:=0xff APREBIT:RW_D:16:4:=0x0a BANK_ADDR_INTLV_EN:RW:8:1:=0x00 BANK_START_BIT:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_39)) = 0b00000001000000010000000111111111 ;  //  BANK_SPLIT_EN:RW:24:1:=0x01 RESERVED:RW:16:1:=0x01 ADDR_CMP_EN:RW:8:1:=0x01 COMMAND_AGE_COUNT:RW:0:8:=0xff
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_40)) = 0b00000001000000010000000100000001 ;  //  RW_SAME_PAGE_EN:RW:24:1:=0x01 RW_SAME_EN:RW:16:1:=0x01 PRIORITY_EN:RW:8:1:=0x01 PLACEMENT_EN:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_41)) = 0b00000000000000010000100000000001 ;  //  DISABLE_RD_INTERLEAVE:RW:24:1:=0x00 SWAP_EN:RW:16:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:8:4:=0x08 DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:0:2:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_42)) = 0b00000000000000000000110000000000 ;  //  Q_FULLNESS:RW:24:4:=0x00 REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c INHIBIT_DRAM_CMD:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_43)) = 0b00000001000000000000000000000000 ;  //  CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x01 CTRLUPD_REQ:WR:16:1:=0x00 CONTROLLER_BUSY:RD:8:1:=0x00 IN_ORDER_ACCEPT:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_44)) = 0b00000000000000000000000000000000 ;  //  DFI_ERROR_INFO:RD:8:16:=0x0000 DFI_ERROR:RD:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_45)) = 0b00000000000000000000000000000000 ;  //  RESERVED:RW+:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_46)) = 0b00000000000000000000000000000000 ;  // 
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_47)) = 0b00000000000000000000000000000000 ;  // 
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_48)) = 0b00000000000000000000000000000000 ;  //  OUT_OF_RANGE_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_49)) = 0b00000000000000000000000000000000 ;  //  OUT_OF_RANGE_SOURCE_ID:RD:16:16:=0x0000 OUT_OF_RANGE_TYPE:RD:8:7:=0x00 OUT_OF_RANGE_LENGTH:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_50)) = 0b00000000000000000000000000000000 ;  //  PORT_CMD_ERROR_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_51)) = 0b00000111000000000000000000000000 ;  //  TODTL_2CMD:RW:24:8:=0x07 PORT_CMD_ERROR_TYPE:RD:16:2:=0x00 PORT_CMD_ERROR_ID:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_52)) = 0b00000000000000000000000100000110 ;  //  R2R_SAMECS_DLY:RW:24:5:=0x00 RESERVED:RW:16:5:=0x00 ODT_EN:RW:8:1:=0x01 TODTH_WR:RW:0:4:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_53)) = 0b00000000000000000000000000000010 ;  //  SW_LEVELING_MODE:RW:24:3:=0x00 W2W_SAMECS_DLY:RW:16:5:=0x00 W2R_SAMECS_DLY:RW:8:5:=0x00 R2W_SAMECS_DLY:RW_D:0:5:=0x02
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_54)) = 0b00000000000000000000000000000000 ;  //  SWLVL_OP_DONE:RD:24:1:=0x00 SWLVL_EXIT:WR:16:1:=0x00 SWLVL_START:WR:8:1:=0x00 SWLVL_LOAD:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_55)) = 0b00000000000000000000000000000000 ;  //  SWLVL_RESP_2:RD:16:1:=0x00 SWLVL_RESP_1:RD:8:1:=0x00 SWLVL_RESP_0:RD:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_56)) = 0b00101000000011010000000000000000 ;  //  WLMRD:RW:24:6:=0x28 WLDQSEN:RW:16:6:=0x0d WRLVL_CS:RW:8:1:=0x00 WRLVL_REQ:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_57)) = 0b00000001000000000000000000000000 ;  //  DFI_PHY_WRLVL_MODE:RW:24:1:=0x01 WRLVL_INTERVAL:RW:8:16:=0x0000 WRLVL_EN:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_58)) = 0b00000001000000000000000000000000 ;  //  WRLVL_AREF_EN:RW:24:1:=0x01 WRLVL_RESP_MASK:RW:16:3:=0x00 WRLVL_ON_SREF_EXIT:RW:8:1:=0x00 WRLVL_PERIODIC:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_59)) = 0b00000000000000000000000000000000 ;  //  RDLVL_CS:RW:24:1:=0x00 RDLVL_GATE_REQ:WR:16:1:=0x00 RDLVL_REQ:WR:8:1:=0x00 WRLVL_ERROR_STATUS:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_60)) = 0b00000001000000010000000000000000 ;  //  DFI_PHY_RDLVL_GATE_MODE:RW:24:1:=0x01 DFI_PHY_RDLVL_MODE:RW:16:1:=0x01 RDLVL_GATE_SEQ_EN:RW:8:1:=0x00 RDLVL_SEQ_EN:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_61)) = 0b00000000000000000000000000000000 ;  //  RDLVL_GATE_ON_SREF_EXIT:RW:24:1:=0x00 RDLVL_GATE_PERIODIC:RW:16:1:=0x00 RDLVL_ON_SREF_EXIT:RW:8:1:=0x00 RDLVL_PERIODIC:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_62)) = 0b00000001000000000000000000000001 ;  //  AXI0_R_PRIORITY:RW:24:1:=0x01 AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI0_ALL_STROBES_USED_ENABLE:RW:8:1:=0x00 RDLVL_AREF_EN:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_63)) = 0b00000000000000000000000000000001 ;  //  MEM_RST_VALID:RD:24:1:=0x00 CKE_STATUS:RD:16:1:=0x00 AXI0_FIFO_TYPE_REG:RW:8:2:=0x00 AXI0_W_PRIORITY:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_64)) = 0b00000000000000000000000000000000 ;  //  TDFI_PHY_WRLAT:RD:24:6:=0x00 DLL_RST_ADJ_DLY:RW:16:8:=0x00 DLL_RST_DELAY:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_65)) = 0b00000000000000000001011100000000 ;  //  DRAM_CLK_DISABLE:RW:24:1:=0x00 TDFI_RDDATA_EN:RD:16:6:=0x00 TDFI_PHY_RDLAT:RW_D:8:6:=0x17 UPDATE_ERROR_STATUS:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_66)) = 0b00000000001100001011000000000101 ;  //  TDFI_CTRLUPD_MAX:RW:8:14:=0x30b0 TDFI_CTRLUPD_MIN:RW:0:4:=0x05
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_67)) = 0b00000010000000000000001000000000 ;  //  TDFI_PHYUPD_TYPE1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0:RW:0:16:=0x0200
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_68)) = 0b00000010000000000000001000000000 ;  //  TDFI_PHYUPD_TYPE3:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2:RW:0:16:=0x0200
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_69)) = 0b00000000000000000011000010110000 ;  //  TDFI_PHYUPD_RESP:RW:0:14:=0x30b0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_70)) = 0b00000000000000011110011011100000 ;  //  TDFI_CTRLUPD_INTERVAL:RW:0:32:=0x0001e6e0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_71)) = 0b00000010000000100000011100001001 ;  //  TDFI_DRAM_CLK_DISABLE:RW:24:4:=0x02 TDFI_CTRL_DELAY:RW_D:16:4:=0x02 WRLAT_ADJ:RW:8:6:=0x07 RDLAT_ADJ:RW:0:6:=0x09
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_72)) = 0b00000000000101000000001100000011 ;  //  TDFI_WRLVL_WW:RW:16:10:=0x0014 TDFI_WRLVL_EN:RW:8:8:=0x03 TDFI_DRAM_CLK_ENABLE:RW:0:4:=0x03
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_73)) = 0b00000000000000000000000000000000 ;  //  TDFI_WRLVL_RESP:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_74)) = 0b00000000000000000000000000000000 ;  //  TDFI_WRLVL_MAX:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_75)) = 0b00000000000000000001010000000011 ;  //  TDFI_RDLVL_RR:RW:8:10:=0x0014 TDFI_RDLVL_EN:RW:0:8:=0x03
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_76)) = 0b00000000000000000000011111010000 ;  //  TDFI_RDLVL_RESP:RW:0:32:=0x000007d0
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_77)) = 0b00000000000000000000000000000000 ;  //  RDLVL_GATE_EN:RW:16:1:=0x00 RDLVL_EN:RW:8:1:=0x00 RDLVL_RESP_MASK:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_78)) = 0b00000000000000000000000000000000 ;  //  TDFI_RDLVL_MAX:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_79)) = 0b00000000000000000000000000000000 ;  //  RDLVL_INTERVAL:RW:8:16:=0x0000 RDLVL_ERROR_STATUS:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_80)) = 0b00001010000000010000000000000000 ;  //  TDFI_RDCSLAT:RW:24:6:=0x0a TDFI_PHY_WRDATA:RW:16:3:=0x01 RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_81)) = 0b00000000000000000000000100000110 ;  //  FWC:WR:16:1:=0x00 ECC_EN:RW:8:1:=0x01 TDFI_WRCSLAT:RW:0:6:=0x06
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_82)) = 0b00000000000000000000000000000000 ;  //  ECC_DISABLE_W_UC_ERR:RW:24:1:=0x00 ECC_WRITEBACK_EN:RW:16:1:=0x00 XOR_CHECK_BITS:RW:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_83)) = 0b00000000000000000000000000000000 ;  //  ECC_U_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_84)) = 0b00000000000000000000000000000000 ;  //  ECC_U_SYND:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_85)) = 0b00000000000000000000000000000000 ;  //  ECC_U_DATA:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_86)) = 0b00000000000000000000000000000000 ;  //  ECC_C_ADDR:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_87)) = 0b00000000000000000000000000000000 ;  //  ECC_C_SYND:RD:0:7:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_88)) = 0b00000000000000000000000000000000 ;  //  ECC_C_DATA:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_89)) = 0b00000000000000000000000000000000 ;  //  ECC_C_ID:RD:16:16:=0x0000 ECC_U_ID:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_90)) = 0b00000000000010000000000000000000 ;  //  ECC_SCRUB_MODE:RW:24:1:=0x00 ECC_SCRUB_LEN:RW:16:7:=0x08 ECC_SCRUB_IN_PROGRESS:RD:8:1:=0x00 ECC_SCRUB_START:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_91)) = 0b00000000011001000000001111101000 ;  //  ECC_SCRUB_IDLE_CNT:RW:16:16:=0x0064 ECC_SCRUB_INTERVAL:RW:0:16:=0x03e8
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_92)) = 0b00000000000000000000000000000000 ;  //  ECC_SCRUB_START_ADDR:RW:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_93)) = 0b00000000000000000000000000000000 ;  //  ECC_SCRUB_END_ADDR:RW:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_94)) = 0b00000000000000000000000000000000 ;  //  INT_STATUS:RD:0:30:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_95)) = 0b00000000000000000000000000000000 ;  //  INT_ACK:WR:0:29:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_96)) = 0b00000000000000000000000000000000 ;  //  INT_MASK:RW:0:30:=0x00000000

    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_00 )) = 0b01110110010101000011001000010000 ;  //  PHY_DQ_DM_SWIZZLE0_0:RW:0:32:=0x76543210
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_01 )) = 0b00000000000001001100000000001000 ;  //  PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:8:11:=0x04c0 PHY_DQ_DM_SWIZZLE1_0:RW:0:4:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_02 )) = 0b00000000000000000000000010011001 ;  //  PHY_SW_WRDQ0_SHIFT_0:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_0:RW:16:1:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_03 )) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDQ4_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_0:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_04 )) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDM_SHIFT_0:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_0:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_0:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_0:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_05 )) = 0b00000000000000000000000100000000 ;  //  PHY_DQ_TSEL_ENABLE_0:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_06 )) = 0b00000001011001100101010101010101 ;  //  PHY_DQS_TSEL_ENABLE_0:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_07 )) = 0b00000000011001100101010101010101 ;  //  PHY_LPBK_CONTROL_0:RW:24:8:=0x00 PHY_DQS_TSEL_SELECT_0:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_08 )) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_CONTROL_0:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_09 )) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_OBS_0:RD:0:28:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_10 )) = 0b00000000000000000000000100000000 ;  //  PHY_PRBS_PATTERN_MASK_0:RW:16:9:=0x0000 PHY_PRBS_PATTERN_START_0:RW_D:8:7:=0x01 PHY_SLICE_PWR_RDC_DISABLE_0:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_11 )) = 0b00000000000101110000000011000000 ;  //  SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:5:=0x17 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_12 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_13 )) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_14 )) = 0b00000100000010000000000000000000 ;  //  PHY_WRLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_0:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_15 )) = 0b00000100000010000000010000000000 ;  //  PHY_RDLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_16 )) = 0b00000000000000000000000000000000 ;  //  SC_PHY_MANUAL_CLEAR_0:WR:24:5:=0x00 PHY_RDLVL_DATA_MASK_0:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDLVL_OP_MODE_0:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_17 )) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_0:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_18 )) = 0b00000000000000000000000000000000 ;  //  PHY_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_19 )) = 0b00000000000000000000000000000000 ;  //  PHY_MASTER_DLY_LOCK_OBS_0:RD:16:10:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_0:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_20 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:24:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_21 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:24:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:16:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_22 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD0_DELAY_OBS_0:RD:16:10:=0x0000 PHY_WR_SHIFT_OBS_0:RD:8:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_23 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD1_DELAY_OBS_0:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_24 )) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_STATUS_OBS_0:RD:0:17:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_25 )) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_HARD1_DELAY_OBS_0:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_0:RD:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_26 )) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_STATUS_OBS_0:RD:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_27 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_28 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_29 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_STATUS_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_30 )) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_MODE_0:RW:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_31 )) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_32 )) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_33 )) = 0b00100000000000000000000000000100 ;  //  PHY_RX_CAL_SAMPLE_WAIT_0:RW:24:8:=0x20 PHY_RX_CAL_OVERRIDE_0:RW:16:1:=0x00 SC_PHY_RX_CAL_START_0:WR:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_0:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_34 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ1_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_35 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ3_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_36 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ5_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_37 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ7_0:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_38 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQS_0:RW+:16:12:=0x0000 PHY_RX_CAL_DM_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_39 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_OBS_0:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_0:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_40 )) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DISABLE_0:RW:16:1:=0x00 PHY_RX_CAL_LOCK_OBS_0:RD:0:9:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_41 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_42 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_43 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_44 )) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_45 )) = 0b00000000000000000000001010000000 ;  //  PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_46 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ0_SLAVE_DELAY_0:RW:8:10:=0x0000 PHY_WRLVL_THRESHOLD_ADJUST_0:RW+:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_47 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ2_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ1_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_48 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ4_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ3_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_49 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ6_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ5_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_50 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDDM_SLAVE_DELAY_0:RW:16:10:=0x0000 PHY_RDDQ7_SLAVE_DELAY_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_51 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_52 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_53 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_54 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_55 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_56 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_57 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_58 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_59 )) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:16:10:=0x0080 PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_60 )) = 0b00000000000000010000000010011001 ;  //  PHY_WRITE_PATH_LAT_ADD_0:RW:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x01 PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_61 )) = 0b00000000000000000000000111010000 ;  //  PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_0:RW:0:10:=0x01d0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_62 )) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_LAT_ADJ_START_0:RW:24:4:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_0:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_63 )) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_64 )) = 0b00000000000000000000000000000100 ;  //  PHY_FDBK_PWR_CTRL_0:RW:0:3:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_65 )) = 0b01010001010000010100000101010010 ;  //  PHY_DQS_OE_TIMING_0:RW:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_0:RW:16:8:=0x41 PHY_DQ_TSEL_RD_TIMING_0:RW:8:8:=0x41 PHY_DQ_OE_TIMING_0:RW:0:8:=0x52
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_66 )) = 0b10000000100000000100000101000001 ;  //  PHY_DQS_IE_TIMING_0:RW:24:8:=0x80 PHY_DQ_IE_TIMING_0:RW:16:8:=0x80 PHY_DQS_TSEL_WR_TIMING_0:RW:8:8:=0x41 PHY_DQS_TSEL_RD_TIMING_0:RW:0:8:=0x41
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_67 )) = 0b00000001000000100000000000000000 ;  //  PHY_RDDATA_EN_TSEL_DLY_0:RW:24:5:=0x01 PHY_RDDATA_EN_DLY_0:RW:16:5:=0x02 PHY_IE_MODE_0:RW:8:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_68 )) = 0b00001000000000000001000000000000 ;  //  PHY_MASTER_DELAY_STEP_0:RW:24:6:=0x08 PHY_MASTER_DELAY_START_0:RW:8:10:=0x0010 PHY_SW_MASTER_MODE_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_69 )) = 0b00001100000001010011111001000010 ;  //  PHY_WRLVL_DLY_STEP_0:RW:24:4:=0x0c PHY_RPTR_UPDATE_0:RW:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_0:RW:8:8:=0x3e PHY_MASTER_DELAY_WAIT_0:RW:0:8:=0x42
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_70 )) = 0b00000000000011110000110000001111 ;  //  PHY_GTLVL_RESP_WAIT_CNT_0:RW:16:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_0:RW:0:5:=0x0f
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_71 )) = 0b00000001000000000000000101000000 ;  //  PHY_GTLVL_FINAL_STEP_0:RW:16:10:=0x0100 PHY_GTLVL_BACK_STEP_0:RW:0:10:=0x0140
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_72 )) = 0b00000000000000000000000000001100 ;  //  PHY_RDLVL_DLY_STEP_0:RW:0:4:=0x0c
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_128)) = 0b01110110010101000011001000010000 ;  //  PHY_DQ_DM_SWIZZLE0_1:RW:0:32:=0x76543210
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_129)) = 0b00000000000001001100000000001000 ;  //  PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:8:11:=0x04c0 PHY_DQ_DM_SWIZZLE1_1:RW:0:4:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_130)) = 0b00000000000000000000000010011001 ;  //  PHY_SW_WRDQ0_SHIFT_1:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_1:RW:16:1:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_131)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDQ4_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_1:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_132)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDM_SHIFT_1:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_1:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_1:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_1:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_133)) = 0b00000000000000000000000100000000 ;  //  PHY_DQ_TSEL_ENABLE_1:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_134)) = 0b00000001011001100101010101010101 ;  //  PHY_DQS_TSEL_ENABLE_1:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_135)) = 0b00000000011001100101010101010101 ;  //  PHY_LPBK_CONTROL_1:RW:24:8:=0x00 PHY_DQS_TSEL_SELECT_1:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_136)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_CONTROL_1:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_137)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_OBS_1:RD:0:28:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_138)) = 0b00000000000000000000000100000000 ;  //  PHY_PRBS_PATTERN_MASK_1:RW:16:9:=0x0000 PHY_PRBS_PATTERN_START_1:RW_D:8:7:=0x01 PHY_SLICE_PWR_RDC_DISABLE_1:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_139)) = 0b00000000000101110000000011000000 ;  //  SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:5:=0x17 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x00c0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_140)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ_ENC_OBS_SELECT_1:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_1:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_1:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_1:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_141)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_SELECT_1:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_1:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_1:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_142)) = 0b00000100000010000000000000000000 ;  //  PHY_WRLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_1:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_1:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_143)) = 0b00000100000010000000010000000000 ;  //  PHY_RDLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_1:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_1:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_144)) = 0b00000000000000000000000000000000 ;  //  SC_PHY_MANUAL_CLEAR_1:WR:24:5:=0x00 PHY_RDLVL_DATA_MASK_1:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDLVL_OP_MODE_1:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_145)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_1:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_146)) = 0b00000000000000000000000000000000 ;  //  PHY_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_147)) = 0b00000000000000000000000000000000 ;  //  PHY_MASTER_DLY_LOCK_OBS_1:RD:16:10:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_1:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_148)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1:RD:24:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_1:RD:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_149)) = 0b00000000000000000000000000000000 ;  //  PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1:RD:24:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1:RD:16:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_150)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD0_DELAY_OBS_1:RD:16:10:=0x0000 PHY_WR_SHIFT_OBS_1:RD:8:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_151)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD1_DELAY_OBS_1:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_152)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_STATUS_OBS_1:RD:0:17:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_153)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_HARD1_DELAY_OBS_1:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_1:RD:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_154)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_STATUS_OBS_1:RD:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_155)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_156)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_157)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_STATUS_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_158)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_MODE_1:RW:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_159)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_160)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_161)) = 0b00100000000000000000000000000100 ;  //  PHY_RX_CAL_SAMPLE_WAIT_1:RW:24:8:=0x20 PHY_RX_CAL_OVERRIDE_1:RW:16:1:=0x00 SC_PHY_RX_CAL_START_1:WR:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_1:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_162)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ1_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_163)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ3_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_164)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ5_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_165)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ7_1:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_166)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQS_1:RW+:16:12:=0x0000 PHY_RX_CAL_DM_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_167)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_OBS_1:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_1:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_168)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DISABLE_1:RW:16:1:=0x00 PHY_RX_CAL_LOCK_OBS_1:RD:0:9:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_169)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_170)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_171)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_172)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_173)) = 0b00000000000000000000001010000000 ;  //  PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_174)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ0_SLAVE_DELAY_1:RW:8:10:=0x0000 PHY_WRLVL_THRESHOLD_ADJUST_1:RW+:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_175)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ2_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ1_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_176)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ4_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ3_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_177)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ6_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ5_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_178)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDM_SLAVE_DELAY_1:RW:16:10:=0x0000 PHY_RDDQ7_SLAVE_DELAY_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_179)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_180)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_181)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_182)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_183)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_184)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_185)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_186)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_187)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:16:10:=0x0080 PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_188)) = 0b00000000000000010000000010011001 ;  //  PHY_WRITE_PATH_LAT_ADD_1:RW:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x01 PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_189)) = 0b00000000000000000000000111010000 ;  //  PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_1:RW:0:10:=0x01d0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_190)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_LAT_ADJ_START_1:RW:24:4:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_1:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_191)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_192)) = 0b00000000000000000000000000000100 ;  //  PHY_FDBK_PWR_CTRL_1:RW:0:3:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_193)) = 0b01010001010000010100000101010010 ;  //  PHY_DQS_OE_TIMING_1:RW:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_1:RW:16:8:=0x41 PHY_DQ_TSEL_RD_TIMING_1:RW:8:8:=0x41 PHY_DQ_OE_TIMING_1:RW:0:8:=0x52
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_194)) = 0b10000000100000000100000101000001 ;  //  PHY_DQS_IE_TIMING_1:RW:24:8:=0x80 PHY_DQ_IE_TIMING_1:RW:16:8:=0x80 PHY_DQS_TSEL_WR_TIMING_1:RW:8:8:=0x41 PHY_DQS_TSEL_RD_TIMING_1:RW:0:8:=0x41
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_195)) = 0b00000001000000100000000000000000 ;  //  PHY_RDDATA_EN_TSEL_DLY_1:RW:24:5:=0x01 PHY_RDDATA_EN_DLY_1:RW:16:5:=0x02 PHY_IE_MODE_1:RW:8:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_196)) = 0b00001000000000000001000000000000 ;  //  PHY_MASTER_DELAY_STEP_1:RW:24:6:=0x08 PHY_MASTER_DELAY_START_1:RW:8:10:=0x0010 PHY_SW_MASTER_MODE_1:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_197)) = 0b00001100000001010011111001000010 ;  //  PHY_WRLVL_DLY_STEP_1:RW:24:4:=0x0c PHY_RPTR_UPDATE_1:RW:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_1:RW:8:8:=0x3e PHY_MASTER_DELAY_WAIT_1:RW:0:8:=0x42
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_198)) = 0b00000000000011110000110000001111 ;  //  PHY_GTLVL_RESP_WAIT_CNT_1:RW:16:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_1:RW:0:5:=0x0f
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_199)) = 0b00000001000000000000000101000000 ;  //  PHY_GTLVL_FINAL_STEP_1:RW:16:10:=0x0100 PHY_GTLVL_BACK_STEP_1:RW:0:10:=0x0140
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_200)) = 0b00000000000000000000000000001100 ;  //  PHY_RDLVL_DLY_STEP_1:RW:0:4:=0x0c
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_256)) = 0b01110110010101000011001000010000 ;  //  PHY_DQ_DM_SWIZZLE0_2:RW:0:32:=0x76543210
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_257)) = 0b00000000000001001100000000001000 ;  //  PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:8:11:=0x04c0 PHY_DQ_DM_SWIZZLE1_2:RW:0:4:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_258)) = 0b00000000000000000000000010011001 ;  //  PHY_SW_WRDQ0_SHIFT_2:RW:24:5:=0x00 PHY_CLK_BYPASS_OVERRIDE_2:RW:16:1:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_259)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDQ4_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ3_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ2_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ1_SHIFT_2:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_260)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_WRDM_SHIFT_2:RW:24:5:=0x00 PHY_SW_WRDQ7_SHIFT_2:RW:16:5:=0x00 PHY_SW_WRDQ6_SHIFT_2:RW:8:5:=0x00 PHY_SW_WRDQ5_SHIFT_2:RW:0:5:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_261)) = 0b00000000000000000000000100000000 ;  //  PHY_DQ_TSEL_ENABLE_2:RW:8:3:=0x01 PHY_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_262)) = 0b00000001011001100101010101010101 ;  //  PHY_DQS_TSEL_ENABLE_2:RW:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_263)) = 0b00000000011001100101010101010101 ;  //  PHY_LPBK_CONTROL_2:RW:24:8:=0x00 PHY_DQS_TSEL_SELECT_2:RW:0:24:=0x665555
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_264)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_CONTROL_2:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_265)) = 0b00000000000000000000000000000000 ;  //  PHY_AUTO_TIMING_MARGIN_OBS_2:RD:0:28:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_266)) = 0b00000000000000000000000100000000 ;  //  PHY_PRBS_PATTERN_MASK_2:RW:16:9:=0x0000 PHY_PRBS_PATTERN_START_2:RW_D:8:7:=0x01 PHY_SLICE_PWR_RDC_DISABLE_2:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_267)) = 0b00000000000101110000000011000000 ;  //  SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:5:=0x17 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x00c0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_268)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ_ENC_OBS_SELECT_2:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_2:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_2:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_2:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_269)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_SELECT_2:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_2:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_2:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_270)) = 0b00000100000010000000000000000000 ;  //  PHY_WRLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_WRLVL_CAPTURE_CNT_2:RW:16:6:=0x08 SC_PHY_LVL_DEBUG_CONT_2:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_2:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_271)) = 0b00000100000010000000010000000000 ;  //  PHY_RDLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_RDLVL_CAPTURE_CNT_2:RW:16:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_2:RW:8:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_272)) = 0b00000000000000000000000000000000 ;  //  SC_PHY_MANUAL_CLEAR_2:WR:24:5:=0x00 PHY_RDLVL_DATA_MASK_2:RW:16:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDLVL_OP_MODE_2:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_273)) = 0b00000000000000000000000000000000 ;  //  PHY_FIFO_PTR_OBS_2:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_274)) = 0b00000000000000000000000000000000 ;  //  PHY_LPBK_RESULT_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_275)) = 0b00000000000000000000000000000000 ;  //  PHY_MASTER_DLY_LOCK_OBS_2:RD:16:10:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_2:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_276)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2:RD:24:8:=0x00 PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_2:RD:0:6:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_277)) = 0b00000000000000000000000000000000 ;  //  PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2:RD:24:8:=0x00 PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2:RD:16:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_278)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD0_DELAY_OBS_2:RD:16:10:=0x0000 PHY_WR_SHIFT_OBS_2:RD:8:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_279)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_HARD1_DELAY_OBS_2:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_280)) = 0b00000000000000000000000000000000 ;  //  PHY_WRLVL_STATUS_OBS_2:RD:0:17:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_281)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_HARD1_DELAY_OBS_2:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_2:RD:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_282)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_STATUS_OBS_2:RD:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_283)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_284)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2:RD:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_285)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_STATUS_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_286)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_MODE_2:RW:0:18:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_287)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_288)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_TEST_MSTR_DLY_OBS_2:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_289)) = 0b00100000000000000000000000000100 ;  //  PHY_RX_CAL_SAMPLE_WAIT_2:RW:24:8:=0x20 PHY_RX_CAL_OVERRIDE_2:RW:16:1:=0x00 SC_PHY_RX_CAL_START_2:WR:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_2:RW:0:8:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_290)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ1_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ0_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_291)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ3_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ2_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_292)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ5_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ4_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_293)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQ7_2:RW+:16:12:=0x0000 PHY_RX_CAL_DQ6_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_294)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DQS_2:RW+:16:12:=0x0000 PHY_RX_CAL_DM_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_295)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_OBS_2:RD:16:11:=0x0000 PHY_RX_CAL_FDBK_2:RW+:0:12:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_296)) = 0b00000000000000000000000000000000 ;  //  PHY_RX_CAL_DISABLE_2:RW:16:1:=0x00 PHY_RX_CAL_LOCK_OBS_2:RD:0:9:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_297)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_298)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_299)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_300)) = 0b00000010100000000000001010000000 ;  //  PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_301)) = 0b00000000000000000000001010000000 ;  //  PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x0280
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_302)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ0_SLAVE_DELAY_2:RW:8:10:=0x0000 PHY_WRLVL_THRESHOLD_ADJUST_2:RW+:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_303)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ2_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ1_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_304)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ4_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ3_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_305)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDQ6_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ5_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_306)) = 0b00000000000000000000000000000000 ;  //  PHY_RDDM_SLAVE_DELAY_2:RW:16:10:=0x0000 PHY_RDDQ7_SLAVE_DELAY_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_307)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_308)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_309)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_310)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_311)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_312)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_313)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_314)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_315)) = 0b00000000100000000000000010000000 ;  //  PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:16:10:=0x0080 PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:0:10:=0x0080
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_316)) = 0b00000000000000010000000010011001 ;  //  PHY_WRITE_PATH_LAT_ADD_2:RW:24:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x01 PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0099
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_317)) = 0b00000000000000000000000111010000 ;  //  PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW:16:10:=0x0000 PHY_WRLVL_DELAY_EARLY_THRESHOLD_2:RW:0:10:=0x01d0
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_318)) = 0b00000000000000000000000000000000 ;  //  PHY_GTLVL_LAT_ADJ_START_2:RW:24:4:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW:8:10:=0x0000 PHY_WRLVL_EARLY_FORCE_ZERO_2:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_319)) = 0b00000000000000000000000000000000 ;  //  PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_320)) = 0b00000000000000000000000000000100 ;  //  PHY_FDBK_PWR_CTRL_2:RW:0:3:=0x04
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_321)) = 0b01010001010000010100000101010010 ;  //  PHY_DQS_OE_TIMING_2:RW:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_2:RW:16:8:=0x41 PHY_DQ_TSEL_RD_TIMING_2:RW:8:8:=0x41 PHY_DQ_OE_TIMING_2:RW:0:8:=0x52
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_322)) = 0b10000000100000000100000101000001 ;  //  PHY_DQS_IE_TIMING_2:RW:24:8:=0x80 PHY_DQ_IE_TIMING_2:RW:16:8:=0x80 PHY_DQS_TSEL_WR_TIMING_2:RW:8:8:=0x41 PHY_DQS_TSEL_RD_TIMING_2:RW:0:8:=0x41
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_323)) = 0b00000001000000100000000000000000 ;  //  PHY_RDDATA_EN_TSEL_DLY_2:RW:24:5:=0x01 PHY_RDDATA_EN_DLY_2:RW:16:5:=0x02 PHY_IE_MODE_2:RW:8:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_324)) = 0b00001000000000000001000000000000 ;  //  PHY_MASTER_DELAY_STEP_2:RW:24:6:=0x08 PHY_MASTER_DELAY_START_2:RW:8:10:=0x0010 PHY_SW_MASTER_MODE_2:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_325)) = 0b00001100000001010011111001000010 ;  //  PHY_WRLVL_DLY_STEP_2:RW:24:4:=0x0c PHY_RPTR_UPDATE_2:RW:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_2:RW:8:8:=0x3e PHY_MASTER_DELAY_WAIT_2:RW:0:8:=0x42
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_326)) = 0b00000000000011110000110000001111 ;  //  PHY_GTLVL_RESP_WAIT_CNT_2:RW:16:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW:8:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_2:RW:0:5:=0x0f
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_327)) = 0b00000001000000000000000101000000 ;  //  PHY_GTLVL_FINAL_STEP_2:RW:16:10:=0x0100 PHY_GTLVL_BACK_STEP_2:RW:0:10:=0x0140
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_328)) = 0b00000000000000000000000000001100 ;  //  PHY_RDLVL_DLY_STEP_2:RW:0:4:=0x0c
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_384)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_GRP_SHIFT_3:RW+:24:4:=0x00 PHY_SW_GRP_SHIFT_2:RW+:16:4:=0x00 PHY_SW_GRP_SHIFT_1:RW+:8:4:=0x00 PHY_SW_GRP_SHIFT_0:RW+:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_385)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_GRP_SHIFT_6:RW+:16:4:=0x00 PHY_SW_GRP_SHIFT_5:RW+:8:4:=0x00 PHY_SW_GRP_SHIFT_4:RW+:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_386)) = 0b00000000000001010000000000000000 ;  //  PHY_GRP_BYPASS_OVERRIDE:RW:24:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:16:4:=0x05 PHY_GRP_BYPASS_SLAVE_DELAY:RW:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_387)) = 0b00000000000000000000000000000000 ;  //  PHY_GRP_SHIFT_OBS_SELECT:RW:24:5:=0x00 PHY_GRP_SLV_DLY_ENC_OBS_SELECT:RW:8:10:=0x0000 SC_PHY_MANUAL_UPDATE:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_388)) = 0b00000000000000000000000000000000 ;  //  PHY_ADRCTL_MANUAL_CLEAR:WR:24:2:=0x00 PHY_GRP_SHIFT_OBS:RD:16:2:=0x00 PHY_GRP_SLV_DLY_ENC_OBS:RD:0:10:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_389)) = 0b00000000000000000000000000000000 ;  //  PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE:RW:24:3:=0x00 PHY_ADRCTL_MASTER_DLY_LOCK_OBS:RD:8:10:=0x0000 PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_390)) = 0b00000000000000000000000100000000 ;  //  PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:24:1:=0x00 SC_PHY_UPDATE_CLK_CAL_VALUES:WR:16:1:=0x00 PHY_DFI_PHYUPD_TYPE:RW:8:2:=0x01 PHY_ADRCTL_SNAP_OBS_REGS:WR:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_391)) = 0b00000000000000000000000000000000 ;  //  PHY_SW_TXIO_CTRL_3:RW:24:4:=0x00 PHY_SW_TXIO_CTRL_2:RW:16:4:=0x00 PHY_SW_TXIO_CTRL_1:RW:8:4:=0x00 PHY_SW_TXIO_CTRL_0:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_392)) = 0b00000000000000000000000000000000 ;  //  PHY_MEMCLK_SW_TXIO_CTRL:RW:24:1:=0x00 PHY_SW_TXIO_CTRL_6:RW:16:4:=0x00 PHY_SW_TXIO_CTRL_5:RW:8:4:=0x00 PHY_SW_TXIO_CTRL_4:RW:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_393)) = 0b00000000000000000000000100000001 ;  //  PHY_MEMCLK_SW_TXPWR_CTRL:RW:8:1:=0x01 PHY_CA_SW_TXPWR_CTRL:RW:0:1:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_394)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_0:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_395)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_1:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_396)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_2:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_397)) = 0b00000000000000000000000000000000 ;  //  PHY_USER_DEF_REG_AC_3:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_398)) = 0b00000000000100010000001001100100 ;  //  PHY_PLL_CTRL:RW:8:13:=0x1102 PHY_PLL_WAIT:RW:0:8:=0x64
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_399)) = 0b00000000000000000000000100100010 ;  //  PHY_PLL_CTRL_CA:RW:0:13:=0x0122
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_400)) = 0b00000000000000000000000000000000 ;  //  PHY_PLL_BYPASS:RW+:0:4:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_401)) = 0b00000000000000010000000000000000 ;  //  PHY_PAD_VREF_CTRL_DQ_0:RW:8:12:=0x0100 PHY_LOW_FREQ_SEL:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_402)) = 0b00000001000000000000000100000000 ;  //  PHY_PAD_VREF_CTRL_DQ_2:RW:16:12:=0x0100 PHY_PAD_VREF_CTRL_DQ_1:RW:0:12:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_403)) = 0b00000000000000000000000100000000 ;  //  PHY_ADRCTL_SW_MASTER_MODE:RW:16:4:=0x00 PHY_PAD_VREF_CTRL_AC:RW:0:12:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_404)) = 0b01000010000010000000000000010000 ;  //  PHY_ADRCTL_MASTER_DELAY_WAIT:RW:24:8:=0x42 PHY_ADRCTL_MASTER_DELAY_STEP:RW:16:6:=0x08 PHY_ADRCTL_MASTER_DELAY_START:RW:0:10:=0x0010
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_405)) = 0b00000000000000010000000000111110 ;  //  PHY_GRP_SLAVE_DELAY_0:RW+:8:10:=0x0100 PHY_ADRCTL_MASTER_DELAY_HALF_MEASURE:RW:0:8:=0x3e
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_406)) = 0b00000001000000000000000100000000 ;  //  PHY_GRP_SLAVE_DELAY_2:RW+:16:10:=0x0100 PHY_GRP_SLAVE_DELAY_1:RW+:0:10:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_407)) = 0b00000001000000000000000100000000 ;  //  PHY_GRP_SLAVE_DELAY_4:RW+:16:10:=0x0100 PHY_GRP_SLAVE_DELAY_3:RW+:0:10:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_408)) = 0b00000001000000000000000100000000 ;  //  PHY_GRP_SLAVE_DELAY_6:RW+:16:10:=0x0100 PHY_GRP_SLAVE_DELAY_5:RW+:0:10:=0x0100
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_409)) = 0b00000000000000000000100100100100 ;  //  PHY_PLL_OBS_0:RD:16:16:=0x0000 PHY_PLL_CTRL_OVERRIDE:RW:0:16:=0x0924
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_410)) = 0b00000000000000000000000000000000 ;  //  PHY_PLL_OBS_2:RD:16:16:=0x0000 PHY_PLL_OBS_1:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_411)) = 0b00000011000000100000000000000000 ;  //  PHY_TCKSRE_WAIT:RW:24:4:=0x03 PHY_PLL_TESTOUT_SEL:RW:16:2:=0x02 PHY_PLL_OBS_3:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_412)) = 0b00000000000101000000000000000000 ;  //  PHY_TDFI_PHY_WRDELAY:RW:24:1:=0x00 PHY_LP_CTRLUPD_CNTR_CFG:RW:16:5:=0x14 PHY_LS_IDLE_EN:RW:8:1:=0x00 PHY_LP_WAKEUP:RW:0:8:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_413)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_FDBK_DRIVE:RW+:0:23:=0x000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_414)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_FDBK_DRIVE2:RW+:0:16:=0x0011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_415)) = 0b00000000000000000000010000000000 ;  //  PHY_PAD_DATA_DRIVE:RW+:0:21:=0x000400
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_416)) = 0b00000000000000000000000000000000 ;  //  PHY_PAD_DQS_DRIVE:RW+:0:23:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_417)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_ADDR_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_418)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_CLK_DRIVE:RW+:0:31:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_419)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_420)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_421)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_422)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_423)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_424)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_CKE_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_425)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_426)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_RST_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_427)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_RST_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_428)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_CS_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_429)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_CS_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_430)) = 0b00000000000000000000000000010001 ;  //  PHY_PAD_ODT_DRIVE:RW+:0:29:=0x00000011
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_431)) = 0b00000000000000000100010000010000 ;  //  PHY_PAD_ODT_TERM:RW+:0:18:=0x004410
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_432)) = 0b00000000000000000000000000000000 ;  //  PHY_ADRCTL_RX_CAL:RW:0:14:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_433)) = 0b00000000000000000000000000000000 ;  //  PHY_TST_CLK_PAD_CTRL:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_434)) = 0b00000000000000000000000000000000 ;  //  PHY_TST_CLK_PAD_CTRL2:RW:0:23:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_435)) = 0b00000000000000000000000000000000 ;  //  PHY_TST_CLK_PAD_CTRL3:RW:0:21:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_436)) = 0b00000000000000000000000000000100 ;  //  PHY_CAL_START_0:WR:24:1:=0x00 PHY_CAL_CLEAR_0:WR:16:1:=0x00 PHY_CAL_MODE_0:RW:0:9:=0x0004
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_437)) = 0b00000000000000000000000000000000 ;  //  PHY_CAL_INTERVAL_COUNT_0:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_438)) = 0b00000000000000000000000100001000 ;  //  PHY_CAL_CLK_SELECT_0:RW:8:3:=0x01 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_439)) = 0b00000000000000000000000000000000 ;  //  PHY_CAL_RESULT_OBS_0:RD:0:24:=0x000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_440)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_LPBK_ERR_CLEAR:WR:24:1:=0x00 PHY_ADRCTL_MANUAL_UPDATE:WR:16:1:=0x00 PHY_PAD_ATB_CTRL:RW:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_441)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_LPBK_CONTROL:RW:16:9:=0x0000 PHY_AC_LPBK_ENABLE:RW:8:7:=0x00 PHY_AC_LPBK_OBS_SELECT:RW:0:3:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_442)) = 0b00000000000000000000000000000001 ;  //  PHY_AC_PRBS_PATTERN_MASK:RW:8:4:=0x00 PHY_AC_PRBS_PATTERN_START:RW_D:0:7:=0x01
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_443)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_LPBK_RESULT_OBS:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_444)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_CLK_LPBK_CONTROL:RW:16:6:=0x00 PHY_AC_CLK_LPBK_ENABLE:RW:8:1:=0x00 PHY_AC_CLK_LPBK_OBS_SELECT:RW:0:1:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_445)) = 0b00000000000000000000000000000000 ;  //  PHY_AC_PWR_RDC_DISABLE:RW:16:1:=0x00 PHY_AC_CLK_LPBK_RESULT_OBS:RD:0:16:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_446)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_AC_ENABLE:RW:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_447)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_AC_MODE:RW:0:11:=0x0000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_448)) = 0b00000000000000000000000000000000 ;  //  PHY_DDL_AC_TEST_OBS:RD:0:32:=0x00000000
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_449)) = 0b00000100000001110000000100000000 ;  //  PHY_DDL_TRACK_UPD_THRESHOLD_AC:RW:24:8:=0x04 PHY_INIT_UPDATE_CONFIG:RW:16:3:=0x07 PHY_PAD_BACKGROUND_CAL:RW:8:1:=0x01 PHY_DDL_AC_TEST_INDEX:RW:0:2:=0x00
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_450)) = 0b00000000000000000000000000000010 ;  //  PHY_DS_INIT_COMPLETE_OBS:RD:24:3:=0x00 PHY_AC_INIT_COMPLETE_OBS:RD:8:15:=0x0000 PHY_DLL_RST_EN:RW_D:0:2:=0x02
    (*(volatile int*)(DDRx_BASE + DENALI_PHY_BASE + DENALI_PHY_451)) = 0b00000000000000000000000000000000 ;  //  PHY_UPDATE_MASK:RW:0:1:=0x00


    (*(volatile int*)(DDRx_BASE + DENALI_CTL_00)) = 0b00000000000000000000011000000001 ; // start EMIC
}

//-----------------------------------------------------------------------------
//  This function is for turning On one of DDR subsystem
//  
//  Arguments:
//    - DDRx_BASE
//        posible values for Basis are:
//          0x0108_0000 DDR0_BASE
//          0x0108_2000 DDR1_BASE
//  
//-----------------------------------------------------------------------------
uint32_t ddr_init (uint32_t DDRx_BASE)
{
    uint32_t timer_cntr = 0;
    
#ifdef jedec_ddr3_1g_x16_1600g_cl8_bl8
    config_jedec_ddr3_1g_x16_1600g_cl8_bl8 (DDRx_BASE);
#else
#ifdef jedec_ddr3_1g_x16_1600g_cl11_bl8
    config_jedec_ddr3_1g_x16_1600g_cl11_bl8 (DDRx_BASE);
#else
#ifdef my_mt41k128m8_107_cl11_bl8
    config_my_mt41k512m8_107_cl11_bl8 (DDRx_BASE);
#endif
#endif
#endif
    
    while (((*(volatile int*)(DDRx_BASE + DENALI_CTL_94)) & 0x00000800) == 0)
    {
        timer_cntr++;
        if (timer_cntr == DDR_TEST_LIB_PLL_LOCK_TIMEOUT)
            return -1;
    }
    (*(volatile int*)(DDRx_BASE + DENALI_CTL_95)) = 0b00000000000000000000100000000000 ; // clear interruption flag
    
    return 0;
}

//-----------------------------------------------------------------------------
//  This function is for turning On both DDR subsystems
//  It must take less time, than two consequent ddr_init with different args
//-----------------------------------------------------------------------------
uint32_t ddr0_ddr1_init ()
{
    uint32_t timer_cntr = 0;
    
#ifdef jedec_ddr3_1g_x16_1600g_cl8_bl8
    config_jedec_ddr3_1g_x16_1600g_cl8_bl8 (DDR0_BASE);
    config_jedec_ddr3_1g_x16_1600g_cl8_bl8 (DDR1_BASE);
#else
#ifdef jedec_ddr3_1g_x16_1600g_cl11_bl8
    config_jedec_ddr3_1g_x16_1600g_cl11_bl8 (DDR0_BASE);
    config_jedec_ddr3_1g_x16_1600g_cl11_bl8 (DDR1_BASE);
#else
#ifdef my_mt41k128m8_107_cl11_bl8
    config_my_mt41k512m8_107_cl11_bl8 (DDR0_BASE);
    config_my_mt41k512m8_107_cl11_bl8 (DDR1_BASE);
#endif
#endif
#endif
    
    while (((*(volatile int*)(DDR0_BASE + DENALI_CTL_94)) & (*(volatile int*)(DDR1_BASE + DENALI_CTL_94)) & 0x00000800) == 0)
    {
        timer_cntr++;
        if (timer_cntr == DDR_TEST_LIB_PLL_LOCK_TIMEOUT)
            return -1;
    }
    (*(volatile int*)(DDR0_BASE + DENALI_CTL_95)) = 0b00000000000000000000100000000000 ; // clear interruption flag
    (*(volatile int*)(DDR1_BASE + DENALI_CTL_95)) = 0b00000000000000000000100000000000 ; // clear interruption flag
    
    return 0;
}

//-----------------------------------------------------------------------------
//  This function is for changing DDR external CRG frequency
//  
//  Arguments:
//               
//    - pll_fbdiv    frequency multiplier coefficient
//    - pll_psdiv    frequency post divider coefficient
//    
//    FREF = 16MHz
//    
//                      DDR3-800      DDR3-1066     DDR3-1333      DDR3-1600
//        pll_fbdiv     0x63 (*99)    0x84 (*132)   0x52 (*82)     0x63 (*99)    
//        pll_psdiv     0x1  (/4)     0x1  (/4)     0x0  (/2)      0x0  (/2)    
//    
//    FOUT =            396MHz        528MHz        656MHz         792MHz
//        
//    So, frequency is a bit less, than maximum for corresponding settings.
//    It can be helpfull for simulation and save from freq problems later.
//-----------------------------------------------------------------------------
uint32_t crg_ddr_init
(
    uint32_t pll_fbdiv ,
    uint32_t pll_psdiv
)
{
    uint32_t timer_cntr = 0;
    
    rgCRG_DDR_WR_LOCK   = 0x1ACCE551 ;
    rgCRG_DDR_PLL_CTRL  = 0x3        ;
    rgCRG_DDR_PLL_FBDIV = pll_fbdiv  ;
    rgCRG_DDR_PLL_PSDIV = pll_psdiv  ;
    
    while ((rgCRG_DDR_PLL_STAT & 0x00000010) == 0)
    {
        timer_cntr++;
        if (timer_cntr == CRG_DDR_TEST_LIB_PLL_LOCK_TIMEOUT)
            return -1;
    }
    
    rgCRG_DDR_PLL_CTRL  = 0x0        ;
    while ((rgCRG_DDR_PLL_STAT & 0x00000011) == 0)
    {
        timer_cntr++;
        if (timer_cntr == CRG_DDR_TEST_LIB_PLL_LOCK_TIMEOUT)
            return -1;
    }
    
    return 0;
}

