<h1>Pipelined-processor</h1>



<h2>Description</h2>
Designed and implemented a 5-stage pipelined RISC processor using VHDL on modelsim, and an assembler using C++.


<h2>Languages and Utilities Used</h2>

- <b> VHDL </b>
- <b> C++ (Assembler) </b> 



<h2>Screenshots :</h2>

<p align="center">
Assembler: <br/>
<img src="https://imgur.com/8hkbcDQ.png" height="80%" width="80%" alt=""/>
<br />
<br />
Pipeline:  <br/>
<img src="https://imgur.com/XwJcOSd.png" height="80%" width="80%" alt=""/>
<br />
<br />

</p>

<!--
 ```diff
- text in red
+ text in green
! text in orange
# text in gray
@@ text in purple (and bold)@@
```
--!>
