INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sources_1/imports/new/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sources_1/imports/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sources_1/imports/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sources_1/imports/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-311] analyzing module mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sources_1/imports/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sources_1/imports/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sources_1/imports/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/VivadoProject/vivado_projects/pipelineCPU-group/pipelineCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
