ğŸš€ Stepping into the World of VLSI Design with Cadence! ğŸ§ âš™ï¸

During this vacation, I decided to dive into something I've always been curious about â€“ CMOS circuit design using Cadence Virtuoso. I'm thrilled to share that I successfully designed, simulated, and laid out my first CMOS NAND gate!

ğŸ”§ Here's what I accomplished:
âœ… Designed the schematic for a 2-input CMOS NAND gate
âœ… Created its symbol for hierarchical use
âœ… Verified its functionality using transient and DC analysis in simulation
âœ… Built the layout from scratch
âœ… Performed DRC and LVS checks â€“ with zero errors!
âœ… Generated the extracted view for post-layout simulation

This experience not only helped me understand the practical workflow of digital circuit design but also showed how powerful tools like Cadence can be in translating theoretical knowledge into silicon-level design.

ğŸ“š A fulfilling way to make use of my vacation â€“ learning, building, and pushing boundaries!
Excited for what lies ahead in the journey of VLSI and digital design! ğŸ’¡
