

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sun Apr 11 17:57:05 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.41>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_5" [dfg_199.c:7]   --->   Operation 41 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [6/6] (6.28ns)   --->   "%conv8 = uitodp i64 %p_5_read" [dfg_199.c:20]   --->   Operation 42 'uitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 43 [6/6] (6.41ns)   --->   "%conv1 = uitofp i64 %p_5_read" [dfg_199.c:21]   --->   Operation 43 'uitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 44 [5/6] (6.28ns)   --->   "%conv8 = uitodp i64 %p_5_read" [dfg_199.c:20]   --->   Operation 44 'uitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 45 [5/6] (6.41ns)   --->   "%conv1 = uitofp i64 %p_5_read" [dfg_199.c:21]   --->   Operation 45 'uitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 46 [4/6] (6.28ns)   --->   "%conv8 = uitodp i64 %p_5_read" [dfg_199.c:20]   --->   Operation 46 'uitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 47 [4/6] (6.41ns)   --->   "%conv1 = uitofp i64 %p_5_read" [dfg_199.c:21]   --->   Operation 47 'uitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 48 [3/6] (6.28ns)   --->   "%conv8 = uitodp i64 %p_5_read" [dfg_199.c:20]   --->   Operation 48 'uitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 49 [3/6] (6.41ns)   --->   "%conv1 = uitofp i64 %p_5_read" [dfg_199.c:21]   --->   Operation 49 'uitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 50 [2/6] (6.28ns)   --->   "%conv8 = uitodp i64 %p_5_read" [dfg_199.c:20]   --->   Operation 50 'uitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 51 [2/6] (6.41ns)   --->   "%conv1 = uitofp i64 %p_5_read" [dfg_199.c:21]   --->   Operation 51 'uitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 52 [1/6] (6.28ns)   --->   "%conv8 = uitodp i64 %p_5_read" [dfg_199.c:20]   --->   Operation 52 'uitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 53 [1/6] (6.41ns)   --->   "%conv1 = uitofp i64 %p_5_read" [dfg_199.c:21]   --->   Operation 53 'uitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%p_13_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_13" [dfg_199.c:7]   --->   Operation 54 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [7/7] (7.29ns)   --->   "%sub9 = dsub i64 %conv8, i64 %p_13_read" [dfg_199.c:20]   --->   Operation 55 'dsub' 'sub9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 56 [6/7] (7.29ns)   --->   "%sub9 = dsub i64 %conv8, i64 %p_13_read" [dfg_199.c:20]   --->   Operation 56 'dsub' 'sub9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 57 [5/7] (7.29ns)   --->   "%sub9 = dsub i64 %conv8, i64 %p_13_read" [dfg_199.c:20]   --->   Operation 57 'dsub' 'sub9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 58 [4/7] (7.29ns)   --->   "%sub9 = dsub i64 %conv8, i64 %p_13_read" [dfg_199.c:20]   --->   Operation 58 'dsub' 'sub9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 59 [3/7] (7.29ns)   --->   "%sub9 = dsub i64 %conv8, i64 %p_13_read" [dfg_199.c:20]   --->   Operation 59 'dsub' 'sub9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 60 [2/7] (7.29ns)   --->   "%sub9 = dsub i64 %conv8, i64 %p_13_read" [dfg_199.c:20]   --->   Operation 60 'dsub' 'sub9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 61 [1/7] (7.29ns)   --->   "%sub9 = dsub i64 %conv8, i64 %p_13_read" [dfg_199.c:20]   --->   Operation 61 'dsub' 'sub9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 62 [7/7] (7.29ns)   --->   "%dc = dsub i64 30589, i64 %sub9" [dfg_199.c:20]   --->   Operation 62 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 63 [6/7] (7.29ns)   --->   "%dc = dsub i64 30589, i64 %sub9" [dfg_199.c:20]   --->   Operation 63 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 64 [5/7] (7.29ns)   --->   "%dc = dsub i64 30589, i64 %sub9" [dfg_199.c:20]   --->   Operation 64 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 65 [4/7] (7.29ns)   --->   "%dc = dsub i64 30589, i64 %sub9" [dfg_199.c:20]   --->   Operation 65 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 66 [3/7] (7.29ns)   --->   "%dc = dsub i64 30589, i64 %sub9" [dfg_199.c:20]   --->   Operation 66 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 67 [2/7] (7.29ns)   --->   "%dc = dsub i64 30589, i64 %sub9" [dfg_199.c:20]   --->   Operation 67 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 68 [1/7] (7.29ns)   --->   "%dc = dsub i64 30589, i64 %sub9" [dfg_199.c:20]   --->   Operation 68 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 69 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 69 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 70 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %data_V"   --->   Operation 71 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.94>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_10, i1 0"   --->   Operation 72 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 73 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 74 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 75 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 75 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 76 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_9"   --->   Operation 77 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 78 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 79 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 79 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 80 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i20_cast_cast_cast = sext i12 %ush"   --->   Operation 80 'sext' 'sh_prom_i_i_i_i_i20_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 81 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i20_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i20_cast_cast_cast"   --->   Operation 81 'zext' 'sh_prom_i_i_i_i_i20_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i20_cast_cast_cast_cast"   --->   Operation 82 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i20_cast_cast_cast_cast"   --->   Operation 83 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 85 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 86 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 87 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 87 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 88 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i64 %p_read, i64 8754156431" [dfg_199.c:19]   --->   Operation 89 'add' 'add_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 90 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln19 = sub i64 %add_ln19, i64 %val" [dfg_199.c:19]   --->   Operation 90 'sub' 'sub_ln19' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 91 [6/6] (6.41ns)   --->   "%conv = sitofp i64 %p_read" [dfg_199.c:21]   --->   Operation 91 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 92 [6/6] (6.41ns)   --->   "%v_7 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 92 'uitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 93 [5/6] (6.41ns)   --->   "%conv = sitofp i64 %p_read" [dfg_199.c:21]   --->   Operation 93 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 94 [5/6] (6.41ns)   --->   "%v_7 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 94 'uitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 95 [4/6] (6.41ns)   --->   "%conv = sitofp i64 %p_read" [dfg_199.c:21]   --->   Operation 95 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 96 [4/6] (6.41ns)   --->   "%v_7 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 96 'uitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 97 [3/6] (6.41ns)   --->   "%conv = sitofp i64 %p_read" [dfg_199.c:21]   --->   Operation 97 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.41>
ST_26 : Operation 98 [3/6] (6.41ns)   --->   "%v_7 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 98 'uitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 99 [2/6] (6.41ns)   --->   "%conv = sitofp i64 %p_read" [dfg_199.c:21]   --->   Operation 99 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.41>
ST_27 : Operation 100 [2/6] (6.41ns)   --->   "%v_7 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 100 'uitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 101 [1/6] (6.41ns)   --->   "%conv = sitofp i64 %p_read" [dfg_199.c:21]   --->   Operation 101 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.41>
ST_28 : Operation 102 [1/6] (6.41ns)   --->   "%v_7 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 102 'uitofp' 'v_7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 103 [5/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 %v_7" [dfg_199.c:21]   --->   Operation 103 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 104 [4/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 %v_7" [dfg_199.c:21]   --->   Operation 104 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 105 [3/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 %v_7" [dfg_199.c:21]   --->   Operation 105 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 106 [2/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 %v_7" [dfg_199.c:21]   --->   Operation 106 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 107 [1/5] (7.25ns)   --->   "%add = fadd i32 %conv1, i32 %v_7" [dfg_199.c:21]   --->   Operation 107 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.69>
ST_34 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %add" [dfg_199.c:21]   --->   Operation 108 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 109 [1/1] (0.99ns)   --->   "%xor_ln21 = xor i32 %bitcast_ln21, i32 2147483648" [dfg_199.c:21]   --->   Operation 109 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %xor_ln21" [dfg_199.c:21]   --->   Operation 110 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 111 [4/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv, i32 %bitcast_ln21_1" [dfg_199.c:21]   --->   Operation 111 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.70>
ST_35 : Operation 112 [3/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv, i32 %bitcast_ln21_1" [dfg_199.c:21]   --->   Operation 112 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.70>
ST_36 : Operation 113 [2/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv, i32 %bitcast_ln21_1" [dfg_199.c:21]   --->   Operation 113 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.70>
ST_37 : Operation 114 [1/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv, i32 %bitcast_ln21_1" [dfg_199.c:21]   --->   Operation 114 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.88>
ST_38 : Operation 115 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 115 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 116 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 117 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %data_V_1"   --->   Operation 118 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 119 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 120 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 121 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 121 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 122 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_11"   --->   Operation 122 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 123 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 124 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341"   --->   Operation 124 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.33>
ST_39 : Operation 125 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_12, i1 0"   --->   Operation 125 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 126 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 127 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i46_cast_cast_cast = sext i9 %ush_1"   --->   Operation 127 'sext' 'sh_prom_i_i_i_i_i46_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 128 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i46_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i46_cast_cast_cast"   --->   Operation 128 'zext' 'sh_prom_i_i_i_i_i46_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i46_cast_cast_cast_cast"   --->   Operation 129 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i46_cast_cast_cast_cast"   --->   Operation 130 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V_2, i32 24"   --->   Operation 131 'bitselect' 'tmp_8' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 132 'zext' 'zext_ln662_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_39 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_3, i32 24, i32 31"   --->   Operation 133 'partselect' 'tmp_6' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_39 : Operation 134 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i8 %zext_ln662_1, i8 %tmp_6"   --->   Operation 134 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 135 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val_1"   --->   Operation 135 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.41>
ST_40 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 137 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 137 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_5"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_13"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_15"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_17"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 148 [1/1] (1.24ns)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_2, i8 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 148 'select' 'result_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 149 [1/1] (4.17ns)   --->   "%mul_ln22 = mul i8 %result_V, i8 178" [dfg_199.c:22]   --->   Operation 149 'mul' 'mul_ln22' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 150 [1/1] (0.00ns)   --->   "%result = or i8 %mul_ln22, i8 1" [dfg_199.c:22]   --->   Operation 150 'or' 'result' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i8 %result" [dfg_199.c:23]   --->   Operation 151 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.41ns
The critical path consists of the following:
	wire read on port 'p_5' (dfg_199.c:7) [19]  (0 ns)
	'uitofp' operation ('conv1', dfg_199.c:21) [47]  (6.41 ns)

 <State 2>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv1', dfg_199.c:21) [47]  (6.41 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv1', dfg_199.c:21) [47]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv1', dfg_199.c:21) [47]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv1', dfg_199.c:21) [47]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv1', dfg_199.c:21) [47]  (6.41 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	wire read on port 'p_13' (dfg_199.c:7) [18]  (0 ns)
	'dsub' operation ('sub9', dfg_199.c:20) [22]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub9', dfg_199.c:20) [22]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub9', dfg_199.c:20) [22]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub9', dfg_199.c:20) [22]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub9', dfg_199.c:20) [22]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub9', dfg_199.c:20) [22]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub9', dfg_199.c:20) [22]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [23]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [23]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [23]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [23]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [23]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [23]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [23]  (7.3 ns)

 <State 21>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [30]  (1.64 ns)
	'select' operation ('ush') [34]  (0.697 ns)
	'lshr' operation ('r.V') [37]  (0 ns)
	'select' operation ('val') [42]  (4.61 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [20]  (0 ns)
	'sitofp' operation ('conv', dfg_199.c:21) [46]  (6.41 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v_7', dfg_199.c:19) [45]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v_7', dfg_199.c:19) [45]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v_7', dfg_199.c:19) [45]  (6.41 ns)

 <State 26>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v_7', dfg_199.c:19) [45]  (6.41 ns)

 <State 27>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v_7', dfg_199.c:19) [45]  (6.41 ns)

 <State 28>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v_7', dfg_199.c:19) [45]  (6.41 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [48]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [48]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [48]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [48]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [48]  (7.26 ns)

 <State 34>: 6.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln21', dfg_199.c:21) [50]  (0.993 ns)
	'fmul' operation ('x', dfg_199.c:21) [52]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:21) [52]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:21) [52]  (5.7 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', dfg_199.c:21) [52]  (5.7 ns)

 <State 38>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341) [60]  (1.92 ns)
	'select' operation ('ush') [64]  (0.968 ns)

 <State 39>: 6.33ns
The critical path consists of the following:
	'lshr' operation ('r.V') [67]  (0 ns)
	'select' operation ('val') [72]  (4.42 ns)
	'sub' operation ('result.V') [73]  (1.92 ns)

 <State 40>: 5.42ns
The critical path consists of the following:
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [74]  (1.25 ns)
	'mul' operation ('mul_ln22', dfg_199.c:22) [75]  (4.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
