// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ptcalc_top,hls_ip_2019_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu11eg-ffvf1517-3-e,HLS_INPUT_CLOCK=3.100000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.711598,HLS_SYN_LAT=24,HLS_SYN_TPT=4,HLS_SYN_MEM=28,HLS_SYN_DSP=42,HLS_SYN_FF=4026,HLS_SYN_LUT=4310,HLS_VERSION=2019_1_1}" *)

module ptcalc_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pl2ptcalc_V,
        sf2ptcalc_inn_V,
        sf2ptcalc_mid_V,
        sf2ptcalc_out_V,
        ptcalc2mtc_V,
        ptcalc2mtc_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [62:0] pl2ptcalc_V;
input  [59:0] sf2ptcalc_inn_V;
input  [59:0] sf2ptcalc_mid_V;
input  [59:0] sf2ptcalc_out_V;
output  [53:0] ptcalc2mtc_V;
output   ptcalc2mtc_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
reg   [62:0] pl2ptcalc_V_0_data_reg;
reg    pl2ptcalc_V_0_vld_reg;
reg    pl2ptcalc_V_0_ack_out;
reg   [59:0] sf2ptcalc_inn_V_0_data_reg;
reg    sf2ptcalc_inn_V_0_vld_reg;
reg    sf2ptcalc_inn_V_0_ack_out;
reg   [59:0] sf2ptcalc_mid_V_0_data_reg;
reg    sf2ptcalc_mid_V_0_vld_reg;
reg    sf2ptcalc_mid_V_0_ack_out;
reg   [59:0] sf2ptcalc_out_V_0_data_reg;
reg    sf2ptcalc_out_V_0_vld_reg;
reg    sf2ptcalc_out_V_0_ack_out;
reg   [53:0] ptcalc2mtc_V_1_data_reg;
reg   [53:0] ptcalc2mtc_V_1_data_in;
reg    ptcalc2mtc_V_1_vld_reg;
reg    ptcalc2mtc_V_1_vld_in;
wire   [11:0] rsp_table_V_address0;
reg    rsp_table_V_ce0;
wire   [15:0] rsp_table_V_q0;
wire   [11:0] eta_table_V_address0;
reg    eta_table_V_ce0;
wire   [16:0] eta_table_V_q0;
reg   [6:0] params_a_2s_table_V_address0;
reg    params_a_2s_table_V_ce0;
wire   [17:0] params_a_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address0;
reg    params_p_2s_table_V_ce0;
wire   [20:0] params_p_2s_table_V_q0;
reg   [8:0] params_p_2s_table_V_address1;
reg    params_p_2s_table_V_ce1;
wire   [20:0] params_p_2s_table_V_q1;
reg   [7:0] params_e_2s_table_V_address0;
reg    params_e_2s_table_V_ce0;
wire   [22:0] params_e_2s_table_V_q0;
reg   [5:0] params_a_3s_table_V_address0;
reg    params_a_3s_table_V_ce0;
wire   [25:0] params_a_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address0;
reg    params_p_3s_table_V_ce0;
wire   [20:0] params_p_3s_table_V_q0;
reg   [7:0] params_p_3s_table_V_address1;
reg    params_p_3s_table_V_ce1;
wire   [20:0] params_p_3s_table_V_q1;
reg   [6:0] params_e_3s_table_V_address0;
reg    params_e_3s_table_V_ce0;
wire   [20:0] params_e_3s_table_V_q0;
wire   [11:0] inv_table_2_V_address0;
reg    inv_table_2_V_ce0;
wire   [29:0] inv_table_2_V_q0;
wire   [11:0] inv_table_V_address0;
reg    inv_table_V_ce0;
wire   [22:0] inv_table_V_q0;
reg   [8:0] empty_38_reg_823;
reg   [25:0] p_Val2_25_reg_841;
reg   [27:0] p_Val2_26_reg_859;
reg   [0:0] do_2s_assign_reg_894;
reg   [0:0] do_2s_assign_reg_894_pp0_iter3_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] do_2s_assign_reg_894_pp0_iter4_reg;
reg   [0:0] do_2s_assign_reg_894_pp0_iter5_reg;
reg   [4:0] reg_986;
wire   [0:0] tmp_V_fu_998_p3;
wire   [0:0] ret_V_3_fu_1230_p2;
wire   [2:0] p_Result_98_fu_1254_p4;
reg   [4:0] reg_986_pp0_iter1_reg;
reg   [4:0] reg_990;
reg   [4:0] reg_990_pp0_iter1_reg;
reg   [4:0] reg_994;
reg   [4:0] reg_994_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3692;
reg   [0:0] tmp_V_reg_3692_pp0_iter1_reg;
reg   [0:0] tmp_V_reg_3692_pp0_iter2_reg;
reg   [0:0] tmp_V_reg_3692_pp0_iter3_reg;
reg   [0:0] tmp_V_reg_3692_pp0_iter4_reg;
reg   [0:0] tmp_V_reg_3692_pp0_iter5_reg;
wire   [20:0] tmp_V_1_fu_1006_p4;
reg   [20:0] tmp_V_1_reg_3697;
reg   [20:0] tmp_V_1_reg_3697_pp0_iter1_reg;
reg   [20:0] tmp_V_1_reg_3697_pp0_iter2_reg;
reg   [20:0] tmp_V_1_reg_3697_pp0_iter3_reg;
reg   [20:0] tmp_V_1_reg_3697_pp0_iter4_reg;
reg   [20:0] tmp_V_1_reg_3697_pp0_iter5_reg;
reg   [7:0] tmp_V_2_reg_3705;
reg   [7:0] tmp_V_2_reg_3705_pp0_iter1_reg;
reg  signed [7:0] tmp_V_2_reg_3705_pp0_iter2_reg;
reg   [0:0] tmp_V_3_reg_3710;
reg   [0:0] tmp_V_3_reg_3710_pp0_iter1_reg;
reg   [0:0] tmp_V_3_reg_3710_pp0_iter2_reg;
reg   [0:0] tmp_V_3_reg_3710_pp0_iter3_reg;
wire   [25:0] p_Val2_s_fu_1122_p3;
reg   [25:0] p_Val2_s_reg_3715;
reg   [17:0] tmp_8_reg_3723;
reg   [10:0] tmp_7_reg_3728;
reg   [10:0] tmp_7_reg_3728_pp0_iter1_reg;
reg   [10:0] tmp_12_reg_3733;
reg   [10:0] tmp_12_reg_3733_pp0_iter1_reg;
reg   [10:0] tmp_14_reg_3738;
reg   [10:0] tmp_14_reg_3738_pp0_iter1_reg;
reg   [0:0] ret_V_3_reg_3743;
reg   [0:0] ret_V_3_reg_3743_pp0_iter1_reg;
reg   [0:0] ret_V_3_reg_3743_pp0_iter2_reg;
reg   [0:0] ret_V_3_reg_3743_pp0_iter3_reg;
reg   [0:0] ret_V_3_reg_3743_pp0_iter4_reg;
reg   [0:0] ret_V_3_reg_3743_pp0_iter5_reg;
wire   [0:0] p_Repl2_s_fu_1236_p2;
reg   [0:0] p_Repl2_s_reg_3748;
reg   [0:0] p_Repl2_s_reg_3748_pp0_iter1_reg;
reg   [0:0] p_Repl2_s_reg_3748_pp0_iter2_reg;
reg   [0:0] p_Repl2_s_reg_3748_pp0_iter3_reg;
reg   [0:0] p_Repl2_s_reg_3748_pp0_iter4_reg;
reg   [0:0] p_Repl2_s_reg_3748_pp0_iter5_reg;
wire   [0:0] data_valid_mid_V_fu_1242_p2;
reg   [0:0] data_valid_mid_V_reg_3754;
reg   [0:0] data_valid_mid_V_reg_3754_pp0_iter1_reg;
reg   [0:0] data_valid_mid_V_reg_3754_pp0_iter2_reg;
reg   [0:0] data_valid_mid_V_reg_3754_pp0_iter3_reg;
reg   [0:0] data_valid_mid_V_reg_3754_pp0_iter4_reg;
reg   [0:0] data_valid_mid_V_reg_3754_pp0_iter5_reg;
wire   [0:0] p_Repl2_16_fu_1248_p2;
reg   [0:0] p_Repl2_16_reg_3760;
reg   [0:0] p_Repl2_16_reg_3760_pp0_iter1_reg;
reg   [0:0] p_Repl2_16_reg_3760_pp0_iter2_reg;
reg   [0:0] p_Repl2_16_reg_3760_pp0_iter3_reg;
reg   [0:0] p_Repl2_16_reg_3760_pp0_iter4_reg;
reg   [0:0] p_Repl2_16_reg_3760_pp0_iter5_reg;
reg   [2:0] p_Result_98_reg_3766;
reg   [2:0] p_Result_98_reg_3766_pp0_iter1_reg;
reg   [2:0] p_Result_98_reg_3766_pp0_iter2_reg;
reg   [2:0] p_Result_98_reg_3766_pp0_iter3_reg;
reg   [2:0] p_Result_98_reg_3766_pp0_iter4_reg;
reg   [2:0] p_Result_98_reg_3766_pp0_iter5_reg;
wire   [2:0] trunc_ln647_6_fu_1264_p1;
reg   [2:0] trunc_ln647_6_reg_3770;
reg   [2:0] trunc_ln647_6_reg_3770_pp0_iter1_reg;
wire   [2:0] trunc_ln647_7_fu_1268_p1;
reg   [2:0] trunc_ln647_7_reg_3775;
reg   [2:0] trunc_ln647_7_reg_3775_pp0_iter1_reg;
wire   [2:0] trunc_ln647_8_fu_1272_p1;
reg   [2:0] trunc_ln647_8_reg_3780;
reg   [2:0] trunc_ln647_8_reg_3780_pp0_iter1_reg;
wire   [25:0] sub_ln731_fu_1276_p2;
reg   [25:0] sub_ln731_reg_3785;
wire   [2:0] trunc_ln647_4_fu_1282_p1;
reg   [2:0] trunc_ln647_4_reg_3790;
reg   [2:0] trunc_ln647_4_reg_3790_pp0_iter1_reg;
wire   [2:0] trunc_ln647_5_fu_1286_p1;
reg   [2:0] trunc_ln647_5_reg_3795;
reg   [2:0] trunc_ln647_5_reg_3795_pp0_iter1_reg;
wire   [2:0] trunc_ln647_2_fu_1290_p1;
reg   [2:0] trunc_ln647_2_reg_3800;
reg   [2:0] trunc_ln647_2_reg_3800_pp0_iter1_reg;
wire   [2:0] trunc_ln647_3_fu_1294_p1;
reg   [2:0] trunc_ln647_3_reg_3805;
reg   [2:0] trunc_ln647_3_reg_3805_pp0_iter1_reg;
wire   [2:0] trunc_ln647_fu_1298_p1;
reg   [2:0] trunc_ln647_reg_3810;
reg   [2:0] trunc_ln647_reg_3810_pp0_iter1_reg;
wire   [2:0] trunc_ln647_1_fu_1302_p1;
reg   [2:0] trunc_ln647_1_reg_3815;
reg   [2:0] trunc_ln647_1_reg_3815_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
reg  signed [30:0] p_Result_108_reg_3825;
reg   [0:0] p_Result_50_reg_3832;
wire   [11:0] ibin_V_fu_1418_p3;
reg   [11:0] ibin_V_reg_3837;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
reg   [1:0] ptcalc2mtc_V_1_state;
reg    ap_block_state25_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
wire   [25:0] sub_ln703_3_fu_1442_p2;
reg   [25:0] sub_ln703_3_reg_3847;
wire   [55:0] grp_fu_1429_p2;
reg   [55:0] ret_V_45_reg_3857;
reg   [27:0] tmp_18_reg_3862;
reg   [27:0] tmp_17_reg_3867;
reg   [27:0] tmp_16_reg_3872;
reg   [27:0] tmp_15_reg_3877;
reg   [15:0] p_Val2_70_reg_3882;
wire   [25:0] p_Val2_24_fu_1542_p2;
reg  signed [25:0] p_Val2_24_reg_3887;
wire  signed [40:0] ret_V_46_fu_3674_p2;
reg  signed [40:0] ret_V_46_reg_3892;
wire   [8:0] p_Result_104_fu_1581_p1;
wire   [14:0] p_Result_105_fu_1593_p1;
wire  signed [25:0] deflection_V_2_fu_1621_p1;
wire   [8:0] p_Result_102_fu_1631_p1;
wire   [14:0] p_Result_103_fu_1643_p1;
wire  signed [25:0] deflection_V_1_fu_1671_p1;
wire   [8:0] p_Result_100_fu_1681_p1;
wire   [14:0] p_Result_101_fu_1693_p1;
wire  signed [25:0] deflection_V_fu_1721_p1;
wire   [14:0] p_Result_107_fu_1733_p4;
wire   [0:0] icmp_ln879_4_fu_1753_p2;
reg   [0:0] icmp_ln879_4_reg_3947;
wire   [0:0] icmp_ln879_5_fu_1759_p2;
reg   [0:0] icmp_ln879_5_reg_3953;
wire   [0:0] icmp_ln879_6_fu_1765_p2;
reg   [0:0] icmp_ln879_6_reg_3961;
wire   [0:0] icmp_ln879_7_fu_1771_p2;
reg   [0:0] icmp_ln879_7_reg_3966;
wire   [0:0] icmp_ln879_9_fu_1777_p2;
reg   [0:0] icmp_ln879_9_reg_3974;
wire   [0:0] icmp_ln879_11_fu_1783_p2;
reg   [0:0] icmp_ln879_11_reg_3979;
wire   [0:0] icmp_ln879_13_fu_1789_p2;
reg   [0:0] icmp_ln879_13_reg_3987;
wire   [0:0] icmp_ln879_15_fu_1795_p2;
reg   [0:0] icmp_ln879_15_reg_3992;
wire   [0:0] icmp_ln879_17_fu_1801_p2;
reg   [0:0] icmp_ln879_17_reg_4001;
wire   [0:0] icmp_ln879_19_fu_1807_p2;
reg   [0:0] icmp_ln879_19_reg_4008;
wire   [0:0] icmp_ln879_21_fu_1813_p2;
reg   [0:0] icmp_ln879_21_reg_4015;
wire   [0:0] icmp_ln879_23_fu_1819_p2;
reg   [0:0] icmp_ln879_23_reg_4020;
wire   [0:0] icmp_ln879_25_fu_1825_p2;
reg   [0:0] icmp_ln879_25_reg_4028;
wire   [0:0] icmp_ln879_27_fu_1831_p2;
reg   [0:0] icmp_ln879_27_reg_4033;
wire   [3:0] select_ln123_1_fu_1983_p3;
reg   [3:0] select_ln123_1_reg_4041;
wire   [0:0] icmp_ln879_26_fu_1991_p2;
reg   [0:0] icmp_ln879_26_reg_4046;
wire   [0:0] icmp_ln879_28_fu_1997_p2;
reg   [0:0] icmp_ln879_28_reg_4051;
reg   [0:0] p_Val2_78_reg_4057;
reg   [0:0] p_Val2_78_reg_4057_pp0_iter3_reg;
reg   [0:0] p_Val2_78_reg_4057_pp0_iter4_reg;
reg   [0:0] p_Val2_78_reg_4057_pp0_iter5_reg;
wire   [25:0] sub_ln703_fu_2011_p2;
reg   [25:0] sub_ln703_reg_4063;
wire   [0:0] icmp_ln879_3_fu_2017_p2;
reg   [0:0] icmp_ln879_3_reg_4068;
wire   [4:0] select_ln139_1_fu_2417_p3;
reg   [4:0] select_ln139_1_reg_4073;
wire   [0:0] icmp_ln879_45_fu_2425_p2;
reg   [0:0] icmp_ln879_45_reg_4078;
wire   [0:0] icmp_ln879_46_fu_2431_p2;
reg   [0:0] icmp_ln879_46_reg_4083;
wire   [0:0] icmp_ln879_47_fu_2437_p2;
reg   [0:0] icmp_ln879_47_reg_4089;
wire   [0:0] icmp_ln879_48_fu_2443_p2;
reg   [0:0] icmp_ln879_48_reg_4094;
wire   [5:0] select_ln879_1_fu_2723_p3;
reg   [5:0] select_ln879_1_reg_4100;
wire   [5:0] select_ln879_2_fu_2941_p3;
reg   [5:0] select_ln879_2_reg_4115;
reg   [5:0] select_ln879_2_reg_4115_pp0_iter3_reg;
wire   [6:0] index_a_V_fu_2948_p3;
reg   [6:0] index_a_V_reg_4120;
wire  signed [11:0] sext_ln214_fu_2978_p1;
reg  signed [11:0] sext_ln214_reg_4125;
reg  signed [11:0] sext_ln214_reg_4125_pp0_iter3_reg;
wire   [29:0] p_Val2_72_fu_3004_p3;
reg   [29:0] p_Val2_72_reg_4151;
wire   [12:0] zext_ln215_1_fu_3027_p1;
reg   [12:0] zext_ln215_1_reg_4161;
reg   [12:0] zext_ln215_1_reg_4161_pp0_iter3_reg;
wire   [25:0] p_Val2_73_fu_3054_p3;
reg  signed [25:0] p_Val2_73_reg_4192;
wire   [20:0] grp_fu_970_p3;
reg   [20:0] empty_41_reg_4197;
reg   [17:0] params_a_2s_table_V_3_reg_4202;
reg   [25:0] params_a_3s_table_V_3_reg_4212;
reg   [20:0] empty_42_reg_4232;
wire   [20:0] grp_fu_978_p3;
reg   [20:0] empty_43_reg_4237;
wire  signed [21:0] mul_ln703_fu_3680_p2;
reg  signed [21:0] mul_ln703_reg_4242;
reg   [20:0] params_p_2s_table_V_5_reg_4253;
reg   [20:0] params_p_3s_table_V_5_reg_4258;
wire   [54:0] grp_fu_3079_p2;
reg   [54:0] ret_V_47_reg_4263;
wire  signed [21:0] phimod_V_2_fu_3111_p3;
reg  signed [21:0] phimod_V_2_reg_4268;
reg  signed [24:0] p_Val2_50_reg_4274;
reg  signed [24:0] p_Val2_50_reg_4274_pp0_iter4_reg;
wire   [7:0] index_e_V_fu_3164_p3;
reg   [7:0] index_e_V_reg_4280;
reg   [7:0] index_e_V_reg_4280_pp0_iter4_reg;
wire   [45:0] ret_V_50_fu_3198_p2;
reg   [45:0] ret_V_50_reg_4297;
wire   [45:0] ret_V_51_fu_3207_p2;
reg   [45:0] ret_V_51_reg_4302;
reg   [24:0] tmp_11_reg_4307;
wire  signed [43:0] sext_ln1352_3_fu_3223_p1;
wire   [27:0] p_Val2_74_fu_3266_p2;
reg  signed [27:0] p_Val2_74_reg_4328;
reg  signed [22:0] tmp_33_reg_4333;
wire   [22:0] empty_44_fu_3282_p3;
reg   [22:0] empty_44_reg_4338;
reg   [11:0] ibin_V_1_reg_4343;
wire   [27:0] p_Val2_75_fu_3321_p2;
reg  signed [27:0] p_Val2_75_reg_4348;
reg   [24:0] p_Result_114_reg_4388;
reg   [16:0] p_Val2_62_reg_4403;
wire  signed [24:0] p_Val2_60_fu_3414_p2;
reg  signed [24:0] p_Val2_60_reg_4408;
wire   [22:0] empty_45_fu_3420_p3;
reg   [22:0] empty_45_reg_4414;
reg   [11:0] tmp_20_reg_4419;
wire   [53:0] p_Result_96_fu_3438_p4;
wire   [47:0] ret_V_55_fu_3464_p2;
reg   [47:0] ret_V_55_reg_4439;
wire   [47:0] ret_V_56_fu_3473_p2;
reg   [47:0] ret_V_56_reg_4444;
wire   [53:0] p_Result_97_fu_3479_p4;
wire   [27:0] p_Val2_76_fu_3518_p2;
reg  signed [27:0] p_Val2_76_reg_4464;
wire   [53:0] p_Result_99_fu_3524_p7;
wire  signed [44:0] ret_V_57_fu_3686_p2;
reg  signed [44:0] ret_V_57_reg_4474;
wire   [24:0] add_ln703_fu_3568_p2;
reg   [24:0] add_ln703_reg_4479;
wire   [53:0] p_Result_23_fu_3654_p11;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage0_subdone;
reg   [8:0] ap_phi_mux_empty_38_phi_fu_827_p10;
wire   [8:0] p_Result_106_fu_1725_p4;
reg   [8:0] ap_phi_reg_pp0_iter2_empty_38_reg_823;
wire    ap_block_pp0_stage0;
wire   [8:0] ap_phi_reg_pp0_iter1_empty_38_reg_823;
reg   [25:0] ap_phi_mux_p_Val2_25_phi_fu_845_p10;
reg   [25:0] ap_phi_reg_pp0_iter2_p_Val2_25_reg_841;
wire   [25:0] ap_phi_reg_pp0_iter0_p_Val2_25_reg_841;
reg   [25:0] ap_phi_reg_pp0_iter1_p_Val2_25_reg_841;
wire   [27:0] ap_phi_reg_pp0_iter0_p_Val2_26_reg_859;
reg   [27:0] ap_phi_reg_pp0_iter1_p_Val2_26_reg_859;
reg   [27:0] ap_phi_reg_pp0_iter2_p_Val2_26_reg_859;
wire   [14:0] ap_phi_reg_pp0_iter1_empty_reg_877;
reg   [14:0] ap_phi_reg_pp0_iter2_empty_reg_877;
wire   [0:0] ap_phi_reg_pp0_iter1_do_2s_assign_reg_894;
reg   [0:0] ap_phi_reg_pp0_iter2_do_2s_assign_reg_894;
wire   [1:0] ap_phi_reg_pp0_iter1_p_Val2_71_reg_917;
reg   [1:0] ap_phi_reg_pp0_iter2_p_Val2_71_reg_917;
reg   [1:0] ap_phi_reg_pp0_iter3_p_Val2_71_reg_917;
reg   [1:0] ap_phi_reg_pp0_iter4_p_Val2_71_reg_917;
reg   [1:0] ap_phi_reg_pp0_iter5_p_Val2_71_reg_917;
wire   [63:0] zext_ln544_fu_1447_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln544_14_fu_2823_p1;
wire   [63:0] zext_ln544_15_fu_2884_p1;
wire   [63:0] zext_ln544_2_fu_2982_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln544_5_fu_2994_p1;
wire   [63:0] zext_ln544_3_fu_3021_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln544_7_fu_3036_p1;
wire   [63:0] zext_ln544_9_fu_3048_p1;
wire   [63:0] zext_ln544_6_fu_3067_p1;
wire   [63:0] zext_ln544_11_fu_3177_p1;
wire   [63:0] zext_ln544_8_fu_3237_p1;
wire   [63:0] zext_ln544_1_fu_3339_p1;
wire   [63:0] zext_ln544_4_fu_3343_p1;
wire   [63:0] zext_ln544_13_fu_3353_p1;
wire   [63:0] zext_ln544_12_fu_3452_p1;
wire   [63:0] zext_ln544_10_fu_3488_p1;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage2_01001;
wire    ap_block_pp0_stage3_01001;
reg   [0:0] grp_fu_978_p0;
wire   [17:0] tmp_6_fu_1112_p4;
wire   [17:0] tmp_9_fu_1140_p4;
wire   [20:0] tmp_V_7_fu_1058_p4;
wire   [0:0] tmp_V_4_fu_1034_p3;
wire   [0:0] icmp_ln879_fu_1188_p2;
wire   [20:0] tmp_V_8_fu_1068_p4;
wire   [0:0] tmp_V_5_fu_1042_p3;
wire   [0:0] icmp_ln879_1_fu_1200_p2;
wire   [20:0] tmp_V_9_fu_1078_p4;
wire   [0:0] tmp_V_6_fu_1050_p3;
wire   [0:0] icmp_ln879_2_fu_1212_p2;
wire   [0:0] data_valid_out_V_1_fu_1218_p2;
wire   [0:0] data_valid_inn_V_1_fu_1194_p2;
wire   [0:0] or_ln144_fu_1224_p2;
wire   [0:0] data_valid_mid_V_2_fu_1206_p2;
wire   [0:0] tmp_V_10_fu_1088_p3;
wire   [0:0] tmp_V_11_fu_1096_p3;
wire   [0:0] tmp_V_12_fu_1104_p3;
wire   [25:0] z_out_V_fu_1150_p3;
wire  signed [27:0] p_Val2_69_fu_1306_p3;
wire   [20:0] grp_fu_1317_p0;
wire   [48:0] grp_fu_1317_p2;
wire   [30:0] xs_V_1_fu_1341_p2;
reg   [30:0] p_Result_109_fu_1346_p4;
wire   [30:0] p_Val2_20_fu_1356_p3;
wire   [58:0] t_V_fu_1362_p3;
wire   [16:0] trunc_ln851_fu_1376_p1;
wire   [27:0] p_Result_12_fu_1380_p3;
wire   [11:0] trunc_ln_fu_1394_p4;
wire   [0:0] icmp_ln851_fu_1388_p2;
wire   [11:0] add_ln851_fu_1404_p2;
wire   [0:0] p_Result_51_fu_1370_p2;
wire   [11:0] select_ln851_fu_1410_p3;
wire   [25:0] grp_fu_1429_p0;
wire   [25:0] p_Val2_15_fu_1435_p3;
wire   [25:0] mul_ln1352_6_fu_1454_p1;
wire   [45:0] mul_ln1352_6_fu_1454_p2;
wire   [25:0] mul_ln1352_2_fu_1474_p1;
wire   [45:0] mul_ln1352_2_fu_1474_p2;
wire   [25:0] mul_ln1352_1_fu_1493_p1;
wire   [45:0] mul_ln1352_1_fu_1493_p2;
wire   [25:0] mul_ln1352_fu_1512_p1;
wire   [45:0] mul_ln1352_fu_1512_p2;
wire   [25:0] p_Result_110_fu_1528_p4;
wire   [25:0] shl_ln703_fu_1537_p2;
wire   [5:0] tmp_4_fu_1575_p3;
wire   [9:0] tmp_5_fu_1585_p3;
wire   [17:0] theta_out_V_fu_1562_p3;
wire   [17:0] theta_mid_V_fu_1555_p3;
wire   [18:0] zext_ln700_2_fu_1597_p1;
wire   [18:0] zext_ln1193_2_fu_1601_p1;
wire   [18:0] ret_V_43_fu_1605_p2;
wire   [17:0] trunc_ln708_3_fu_1611_p4;
wire   [5:0] tmp_2_fu_1625_p3;
wire   [9:0] tmp_3_fu_1635_p3;
wire   [17:0] theta_inn_V_fu_1548_p3;
wire   [18:0] zext_ln700_1_fu_1647_p1;
wire   [18:0] zext_ln1193_1_fu_1651_p1;
wire   [18:0] ret_V_42_fu_1655_p2;
wire   [17:0] trunc_ln708_2_fu_1661_p4;
wire   [5:0] tmp_fu_1675_p3;
wire   [9:0] tmp_1_fu_1685_p3;
wire   [18:0] zext_ln700_fu_1697_p1;
wire   [18:0] zext_ln1193_fu_1701_p1;
wire   [18:0] ret_V_41_fu_1705_p2;
wire   [17:0] trunc_ln708_1_fu_1711_p4;
wire   [0:0] icmp_ln879_8_fu_1837_p2;
wire   [0:0] icmp_ln879_12_fu_1853_p2;
wire   [0:0] icmp_ln879_10_fu_1847_p2;
wire   [0:0] or_ln117_fu_1867_p2;
wire   [1:0] select_ln117_fu_1859_p3;
wire   [1:0] zext_ln879_1_fu_1843_p1;
wire   [1:0] select_ln117_1_fu_1873_p3;
wire   [0:0] icmp_ln879_16_fu_1891_p2;
wire   [0:0] icmp_ln879_14_fu_1885_p2;
wire   [0:0] or_ln119_fu_1905_p2;
wire   [2:0] select_ln119_fu_1897_p3;
wire   [2:0] zext_ln117_fu_1881_p1;
wire   [0:0] icmp_ln879_20_fu_1925_p2;
wire   [0:0] icmp_ln879_18_fu_1919_p2;
wire   [0:0] or_ln121_fu_1939_p2;
wire   [2:0] select_ln121_fu_1931_p3;
wire   [2:0] select_ln119_1_fu_1911_p3;
wire   [2:0] select_ln121_1_fu_1945_p3;
wire   [0:0] icmp_ln879_24_fu_1963_p2;
wire   [0:0] icmp_ln879_22_fu_1957_p2;
wire   [0:0] or_ln123_fu_1977_p2;
wire   [3:0] select_ln123_fu_1969_p3;
wire   [3:0] zext_ln121_fu_1953_p1;
wire   [1:0] zext_ln879_fu_2023_p1;
wire   [1:0] select_ln57_fu_2026_p3;
wire   [0:0] or_ln59_fu_2044_p2;
wire   [2:0] select_ln59_fu_2037_p3;
wire   [2:0] zext_ln57_fu_2033_p1;
wire   [0:0] or_ln61_fu_2063_p2;
wire   [2:0] select_ln61_fu_2056_p3;
wire   [2:0] select_ln59_1_fu_2048_p3;
wire   [2:0] select_ln61_1_fu_2067_p3;
wire   [0:0] or_ln63_fu_2086_p2;
wire   [3:0] select_ln63_fu_2079_p3;
wire   [3:0] zext_ln61_fu_2075_p1;
wire   [0:0] or_ln65_fu_2105_p2;
wire   [3:0] select_ln65_fu_2098_p3;
wire   [3:0] select_ln63_1_fu_2090_p3;
wire   [0:0] or_ln67_fu_2124_p2;
wire   [3:0] select_ln67_fu_2117_p3;
wire   [3:0] select_ln65_1_fu_2109_p3;
wire   [0:0] or_ln69_fu_2143_p2;
wire   [3:0] select_ln69_fu_2136_p3;
wire   [3:0] select_ln67_1_fu_2128_p3;
wire   [3:0] select_ln69_1_fu_2147_p3;
wire   [0:0] or_ln125_fu_2172_p2;
wire   [3:0] select_ln125_fu_2165_p3;
wire   [0:0] icmp_ln879_31_fu_2189_p2;
wire   [0:0] icmp_ln879_30_fu_2183_p2;
wire   [0:0] or_ln127_fu_2203_p2;
wire   [3:0] select_ln127_fu_2195_p3;
wire   [3:0] select_ln125_1_fu_2176_p3;
wire   [0:0] icmp_ln879_33_fu_2223_p2;
wire   [0:0] icmp_ln879_32_fu_2217_p2;
wire   [0:0] or_ln129_fu_2237_p2;
wire   [3:0] select_ln129_fu_2229_p3;
wire   [3:0] select_ln127_1_fu_2209_p3;
wire   [3:0] select_ln129_1_fu_2243_p3;
wire   [0:0] icmp_ln879_35_fu_2261_p2;
wire   [0:0] icmp_ln879_34_fu_2255_p2;
wire   [0:0] or_ln131_fu_2275_p2;
wire   [4:0] select_ln131_fu_2267_p3;
wire   [4:0] zext_ln129_fu_2251_p1;
wire   [0:0] icmp_ln879_37_fu_2295_p2;
wire   [0:0] icmp_ln879_36_fu_2289_p2;
wire   [0:0] or_ln133_fu_2309_p2;
wire   [4:0] select_ln133_fu_2301_p3;
wire   [4:0] select_ln131_1_fu_2281_p3;
wire   [0:0] icmp_ln879_40_fu_2329_p2;
wire   [0:0] icmp_ln879_39_fu_2323_p2;
wire   [0:0] or_ln135_fu_2343_p2;
wire   [4:0] select_ln135_fu_2335_p3;
wire   [4:0] select_ln133_1_fu_2315_p3;
wire   [0:0] icmp_ln879_42_fu_2363_p2;
wire   [0:0] icmp_ln879_41_fu_2357_p2;
wire   [0:0] or_ln137_fu_2377_p2;
wire   [4:0] select_ln137_fu_2369_p3;
wire   [4:0] select_ln135_1_fu_2349_p3;
wire   [0:0] icmp_ln879_44_fu_2397_p2;
wire   [0:0] icmp_ln879_43_fu_2391_p2;
wire   [0:0] or_ln139_fu_2411_p2;
wire   [4:0] select_ln139_fu_2403_p3;
wire   [4:0] select_ln137_1_fu_2383_p3;
wire   [0:0] icmp_ln879_38_fu_2449_p2;
wire   [3:0] select_ln72_fu_2455_p3;
wire   [0:0] or_ln74_fu_2474_p2;
wire   [4:0] select_ln74_fu_2467_p3;
wire   [4:0] zext_ln72_fu_2463_p1;
wire   [4:0] select_ln76_fu_2486_p3;
wire   [4:0] select_ln74_1_fu_2478_p3;
wire   [4:0] select_ln78_fu_2501_p3;
wire   [4:0] select_ln76_1_fu_2493_p3;
wire   [0:0] icmp_ln879_49_fu_2516_p2;
wire   [0:0] or_ln80_fu_2529_p2;
wire   [4:0] select_ln80_fu_2522_p3;
wire   [4:0] select_ln78_1_fu_2508_p3;
wire   [4:0] select_ln82_fu_2542_p3;
wire   [4:0] select_ln80_1_fu_2534_p3;
wire   [4:0] select_ln84_fu_2557_p3;
wire   [4:0] select_ln82_1_fu_2549_p3;
wire   [4:0] select_ln86_fu_2572_p3;
wire   [4:0] select_ln84_1_fu_2564_p3;
wire   [0:0] icmp_ln879_29_fu_2159_p2;
wire   [4:0] select_ln86_1_fu_2579_p3;
wire   [4:0] zext_ln69_fu_2155_p1;
wire   [4:0] select_ln879_fu_2587_p3;
wire   [4:0] select_ln89_fu_2599_p3;
wire   [5:0] select_ln91_fu_2611_p3;
wire   [5:0] zext_ln89_fu_2607_p1;
wire   [5:0] select_ln93_fu_2626_p3;
wire   [5:0] select_ln91_1_fu_2618_p3;
wire   [0:0] or_ln95_fu_2649_p2;
wire   [5:0] select_ln95_fu_2641_p3;
wire   [5:0] select_ln93_1_fu_2633_p3;
wire   [0:0] or_ln97_fu_2669_p2;
wire   [5:0] select_ln97_fu_2662_p3;
wire   [5:0] select_ln95_1_fu_2654_p3;
wire   [5:0] select_ln99_fu_2681_p3;
wire   [5:0] select_ln97_1_fu_2673_p3;
wire   [5:0] select_ln101_fu_2696_p3;
wire   [5:0] select_ln99_1_fu_2688_p3;
wire   [0:0] icmp_ln879_50_fu_2711_p2;
wire   [0:0] and_ln879_fu_2717_p2;
wire   [5:0] zext_ln879_2_fu_2595_p1;
wire   [5:0] select_ln101_1_fu_2703_p3;
wire   [25:0] p_Val2_29_fu_2731_p3;
wire   [23:0] trunc_ln1_fu_2737_p4;
wire   [37:0] tmp_19_fu_2747_p3;
wire   [2:0] tmp_s_fu_2767_p4;
wire   [13:0] p_Result_15_fu_2777_p3;
wire   [11:0] trunc_ln851_2_fu_2791_p4;
wire   [0:0] icmp_ln851_1_fu_2785_p2;
wire   [11:0] add_ln851_1_fu_2801_p2;
wire   [0:0] p_Result_s_39_fu_2755_p2;
wire   [11:0] select_ln851_1_fu_2807_p3;
wire   [11:0] ibin_V_2_fu_2815_p3;
wire   [9:0] tmp_10_fu_2828_p4;
wire   [13:0] p_Result_16_fu_2838_p3;
wire   [11:0] trunc_ln851_3_fu_2852_p4;
wire   [0:0] icmp_ln851_2_fu_2846_p2;
wire   [11:0] add_ln851_2_fu_2862_p2;
wire   [0:0] p_Result_60_fu_2761_p2;
wire   [11:0] select_ln851_2_fu_2868_p3;
wire   [11:0] ibin_V_3_fu_2876_p3;
wire   [0:0] or_ln141_fu_2896_p2;
wire   [4:0] select_ln141_fu_2889_p3;
wire   [0:0] or_ln143_fu_2914_p2;
wire   [4:0] select_ln143_fu_2907_p3;
wire   [4:0] select_ln141_1_fu_2900_p3;
wire   [4:0] select_ln143_1_fu_2918_p3;
wire   [0:0] sel_tmp5_fu_2930_p2;
wire   [0:0] and_ln879_1_fu_2936_p2;
wire   [5:0] zext_ln143_fu_2926_p1;
wire   [8:0] shl_ln1_fu_2960_p3;
wire   [9:0] zext_ln214_1_fu_2968_p1;
wire   [9:0] zext_ln214_fu_2956_p1;
wire   [9:0] index_p_V_fu_2972_p2;
wire   [11:0] ret_V_29_fu_2988_p2;
wire   [29:0] zext_ln27_fu_3000_p1;
wire   [6:0] ret_V_28_fu_3016_p2;
wire   [12:0] ret_V_31_fu_3030_p2;
wire   [12:0] ret_V_33_fu_3042_p2;
wire  signed [25:0] sext_ln203_fu_3012_p1;
wire   [12:0] ret_V_30_fu_3062_p2;
wire   [29:0] grp_fu_3079_p1;
wire   [52:0] tmp_31_fu_3088_p3;
wire   [71:0] grp_fu_3100_p0;
wire   [52:0] grp_fu_3100_p1;
(* use_dsp48 = "no" *) wire   [21:0] phimod_V_fu_3106_p2;
wire  signed [24:0] sext_ln728_fu_3126_p1;
wire   [24:0] trunc_ln728_fu_3129_p1;
wire   [24:0] empty_40_fu_3132_p3;
wire   [27:0] zext_ln703_6_cast_fu_3117_p4;
wire   [27:0] rhs_V_fu_3140_p3;
wire   [27:0] ret_V_48_fu_3148_p2;
wire   [7:0] ret_V_34_fu_3171_p2;
wire  signed [24:0] ret_V_49_fu_3189_p0;
wire  signed [45:0] sext_ln1352_fu_3186_p1;
wire  signed [20:0] ret_V_49_fu_3189_p1;
wire  signed [24:0] ret_V_50_fu_3198_p0;
wire  signed [20:0] ret_V_50_fu_3198_p1;
wire  signed [24:0] ret_V_51_fu_3207_p0;
wire  signed [20:0] ret_V_51_fu_3207_p1;
wire   [45:0] ret_V_49_fu_3189_p2;
wire  signed [21:0] grp_fu_3226_p0;
wire  signed [21:0] grp_fu_3226_p1;
wire   [12:0] ret_V_32_fu_3232_p2;
wire   [20:0] p_Val2_39_fu_3247_p3;
wire  signed [27:0] p_Val2_51_cast_fu_3253_p1;
wire   [27:0] p_Result_112_fu_3257_p4;
wire   [43:0] grp_fu_3226_p2;
wire  signed [22:0] sext_ln203_2_fu_3243_p1;
wire   [140:0] grp_fu_3100_p2;
wire   [20:0] p_Val2_41_fu_3300_p3;
wire  signed [27:0] p_Val2_53_cast_fu_3308_p1;
wire   [27:0] p_Result_113_fu_3312_p4;
wire   [7:0] ret_V_36_fu_3348_p2;
wire   [48:0] grp_fu_3333_p2;
wire   [56:0] grp_fu_3375_p2;
wire  signed [24:0] sext_ln703_1_fu_3385_p1;
wire   [24:0] add_ln703_4_fu_3399_p2;
wire   [24:0] sub_ln703_2_fu_3404_p2;
wire   [24:0] corr_V_fu_3409_p2;
wire   [24:0] p_Result_115_fu_3389_p4;
wire  signed [22:0] sext_ln203_4_fu_3381_p1;
wire   [7:0] ret_V_35_fu_3447_p2;
wire  signed [24:0] ret_V_55_fu_3464_p0;
wire  signed [47:0] sext_ln1352_4_fu_3461_p1;
wire  signed [22:0] ret_V_55_fu_3464_p1;
wire  signed [24:0] ret_V_56_fu_3473_p0;
wire  signed [22:0] ret_V_56_fu_3473_p1;
wire  signed [22:0] sext_ln203_3_fu_3493_p1;
wire   [22:0] p_Val2_55_fu_3497_p3;
wire  signed [27:0] p_Val2_70_cast_fu_3505_p1;
wire   [27:0] p_Result_116_fu_3509_p4;
wire  signed [22:0] sext_ln203_1_fu_3537_p1;
wire   [22:0] p_Val2_54_fu_3541_p3;
wire   [24:0] tmp_13_fu_3553_p4;
wire  signed [24:0] sext_ln703_2_fu_3549_p1;
wire   [24:0] corr_V_1_fu_3583_p2;
wire   [24:0] p_Result_117_fu_3574_p4;
wire   [24:0] p_Val2_63_fu_3587_p2;
wire   [12:0] trunc_ln718_fu_3614_p1;
wire   [0:0] r_fu_3618_p2;
wire   [0:0] tmp_34_fu_3606_p3;
wire   [0:0] tmp_35_fu_3630_p3;
wire   [0:0] or_ln412_fu_3624_p2;
wire   [0:0] and_ln415_fu_3638_p2;
wire   [7:0] ptcalc_pt_V_fu_3596_p4;
wire   [7:0] zext_ln415_fu_3644_p1;
wire   [13:0] ptcalc_eta_V_fu_3593_p1;
wire   [7:0] p_Val2_77_fu_3648_p2;
wire   [15:0] ret_V_46_fu_3674_p0;
wire   [14:0] mul_ln703_fu_3680_p1;
wire   [16:0] ret_V_57_fu_3686_p0;
reg    grp_fu_1317_ce;
reg    grp_fu_1429_ce;
reg    grp_fu_3079_ce;
reg    grp_fu_3100_ce;
reg    grp_fu_3226_ce;
reg    grp_fu_3333_ce;
reg    grp_fu_3375_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to6;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire   [54:0] grp_fu_3079_p10;
wire   [140:0] grp_fu_3100_p10;
wire   [45:0] mul_ln1352_1_fu_1493_p10;
wire   [45:0] mul_ln1352_2_fu_1474_p10;
wire   [45:0] mul_ln1352_6_fu_1454_p10;
wire   [45:0] mul_ln1352_fu_1512_p10;
wire   [40:0] ret_V_46_fu_3674_p00;
wire   [44:0] ret_V_57_fu_3686_p00;
reg    ap_condition_564;
reg    ap_condition_573;
reg    ap_condition_582;
reg    ap_condition_887;
reg    ap_condition_554;
reg    ap_condition_876;
reg    ap_condition_2996;
reg    ap_condition_3001;
reg    ap_condition_3007;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 pl2ptcalc_V_0_data_reg = 63'd0;
#0 pl2ptcalc_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_inn_V_0_data_reg = 60'd0;
#0 sf2ptcalc_inn_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_mid_V_0_data_reg = 60'd0;
#0 sf2ptcalc_mid_V_0_vld_reg = 1'b0;
#0 sf2ptcalc_out_V_0_data_reg = 60'd0;
#0 sf2ptcalc_out_V_0_vld_reg = 1'b0;
#0 ptcalc2mtc_V_1_data_reg = 54'd0;
#0 ptcalc2mtc_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

ptcalc_top_rsp_table_V #(
    .DataWidth( 16 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
rsp_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rsp_table_V_address0),
    .ce0(rsp_table_V_ce0),
    .q0(rsp_table_V_q0)
);

ptcalc_top_eta_table_V #(
    .DataWidth( 17 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
eta_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(eta_table_V_address0),
    .ce0(eta_table_V_ce0),
    .q0(eta_table_V_q0)
);

ptcalc_top_params_a_2s_table_V #(
    .DataWidth( 18 ),
    .AddressRange( 86 ),
    .AddressWidth( 7 ))
params_a_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_2s_table_V_address0),
    .ce0(params_a_2s_table_V_ce0),
    .q0(params_a_2s_table_V_q0)
);

ptcalc_top_params_p_2s_table_V #(
    .DataWidth( 21 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
params_p_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_2s_table_V_address0),
    .ce0(params_p_2s_table_V_ce0),
    .q0(params_p_2s_table_V_q0),
    .address1(params_p_2s_table_V_address1),
    .ce1(params_p_2s_table_V_ce1),
    .q1(params_p_2s_table_V_q1)
);

ptcalc_top_params_e_2s_table_V #(
    .DataWidth( 23 ),
    .AddressRange( 172 ),
    .AddressWidth( 8 ))
params_e_2s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_2s_table_V_address0),
    .ce0(params_e_2s_table_V_ce0),
    .q0(params_e_2s_table_V_q0)
);

ptcalc_top_params_a_3s_table_V #(
    .DataWidth( 26 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
params_a_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_a_3s_table_V_address0),
    .ce0(params_a_3s_table_V_ce0),
    .q0(params_a_3s_table_V_q0)
);

ptcalc_top_params_p_3s_table_V #(
    .DataWidth( 21 ),
    .AddressRange( 180 ),
    .AddressWidth( 8 ))
params_p_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_p_3s_table_V_address0),
    .ce0(params_p_3s_table_V_ce0),
    .q0(params_p_3s_table_V_q0),
    .address1(params_p_3s_table_V_address1),
    .ce1(params_p_3s_table_V_ce1),
    .q1(params_p_3s_table_V_q1)
);

ptcalc_top_params_e_3s_table_V #(
    .DataWidth( 21 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
params_e_3s_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(params_e_3s_table_V_address0),
    .ce0(params_e_3s_table_V_ce0),
    .q0(params_e_3s_table_V_q0)
);

ptcalc_top_inv_table_2_V #(
    .DataWidth( 30 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_2_V_address0),
    .ce0(inv_table_2_V_ce0),
    .q0(inv_table_2_V_q0)
);

ptcalc_top_inv_table_V #(
    .DataWidth( 23 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
inv_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inv_table_V_address0),
    .ce0(inv_table_V_ce0),
    .q0(inv_table_V_q0)
);

ptcalc_top_mul_21ns_28s_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 49 ))
ptcalc_top_mul_21ns_28s_49_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1317_p0),
    .din1(p_Val2_69_fu_1306_p3),
    .ce(grp_fu_1317_ce),
    .dout(grp_fu_1317_p2)
);

ptcalc_top_mul_26ns_31s_56_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 56 ))
ptcalc_top_mul_26ns_31s_56_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1429_p0),
    .din1(p_Result_108_reg_3825),
    .ce(grp_fu_1429_ce),
    .dout(grp_fu_1429_p2)
);

ptcalc_top_mul_26s_30ns_55_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 55 ))
ptcalc_top_mul_26s_30ns_55_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Val2_73_reg_4192),
    .din1(grp_fu_3079_p1),
    .ce(grp_fu_3079_ce),
    .dout(grp_fu_3079_p2)
);

ptcalc_top_mul_72ns_53ns_141_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 72 ),
    .din1_WIDTH( 53 ),
    .dout_WIDTH( 141 ))
ptcalc_top_mul_72ns_53ns_141_5_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3100_p0),
    .din1(grp_fu_3100_p1),
    .ce(grp_fu_3100_ce),
    .dout(grp_fu_3100_p2)
);

ptcalc_top_mul_22s_22s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 44 ))
ptcalc_top_mul_22s_22s_44_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3226_p0),
    .din1(grp_fu_3226_p1),
    .ce(grp_fu_3226_ce),
    .dout(grp_fu_3226_p2)
);

ptcalc_top_mul_28s_22s_49_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 49 ))
ptcalc_top_mul_28s_22s_49_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Val2_74_reg_4328),
    .din1(phimod_V_2_reg_4268),
    .ce(grp_fu_3333_ce),
    .dout(grp_fu_3333_p2)
);

ptcalc_top_mul_28s_23s_57_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 57 ))
ptcalc_top_mul_28s_23s_57_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_Val2_75_reg_4348),
    .din1(tmp_33_reg_4333),
    .ce(grp_fu_3375_ce),
    .dout(grp_fu_3375_p2)
);

ptcalc_top_mul_mul_16ns_26s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 41 ))
ptcalc_top_mul_mul_16ns_26s_41_1_1_U8(
    .din0(ret_V_46_fu_3674_p0),
    .din1(p_Val2_24_reg_3887),
    .dout(ret_V_46_fu_3674_p2)
);

ptcalc_top_mul_mul_8s_15ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 22 ))
ptcalc_top_mul_mul_8s_15ns_22_1_1_U9(
    .din0(tmp_V_2_reg_3705_pp0_iter2_reg),
    .din1(mul_ln703_fu_3680_p1),
    .dout(mul_ln703_fu_3680_p2)
);

ptcalc_top_mul_mul_17ns_28s_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 45 ))
ptcalc_top_mul_mul_17ns_28s_45_1_1_U10(
    .din0(ret_V_57_fu_3686_p0),
    .din1(p_Val2_76_reg_4464),
    .dout(ret_V_57_fu_3686_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter2_do_2s_assign_reg_894 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_do_2s_assign_reg_894 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_do_2s_assign_reg_894 <= ap_phi_reg_pp0_iter1_do_2s_assign_reg_894;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_887)) begin
        if ((1'b1 == ap_condition_582)) begin
                        ap_phi_reg_pp0_iter2_empty_38_reg_823[5 : 0] <= p_Result_100_fu_1681_p1[5 : 0];
        end else if ((1'b1 == ap_condition_573)) begin
                        ap_phi_reg_pp0_iter2_empty_38_reg_823[5 : 0] <= p_Result_102_fu_1631_p1[5 : 0];
        end else if ((1'b1 == ap_condition_564)) begin
                        ap_phi_reg_pp0_iter2_empty_38_reg_823[5 : 0] <= p_Result_104_fu_1581_p1[5 : 0];
        end else if ((1'b1 == 1'b1)) begin
                        ap_phi_reg_pp0_iter2_empty_38_reg_823[5 : 0] <= ap_phi_reg_pp0_iter1_empty_38_reg_823[5 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_empty_reg_877 <= p_Result_101_fu_1693_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_empty_reg_877 <= p_Result_103_fu_1643_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_empty_reg_877 <= p_Result_105_fu_1593_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_empty_reg_877 <= p_Result_107_fu_1733_p4;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_empty_reg_877 <= ap_phi_reg_pp0_iter1_empty_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_887)) begin
        if ((1'b1 == ap_condition_582)) begin
            ap_phi_reg_pp0_iter2_p_Val2_25_reg_841 <= deflection_V_fu_1721_p1;
        end else if ((1'b1 == ap_condition_573)) begin
            ap_phi_reg_pp0_iter2_p_Val2_25_reg_841 <= deflection_V_1_fu_1671_p1;
        end else if ((1'b1 == ap_condition_564)) begin
            ap_phi_reg_pp0_iter2_p_Val2_25_reg_841 <= deflection_V_2_fu_1621_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_25_reg_841 <= ap_phi_reg_pp0_iter1_p_Val2_25_reg_841;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_859 <= tmp_15_reg_3877;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_859 <= tmp_16_reg_3872;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_859 <= tmp_17_reg_3867;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_859 <= tmp_18_reg_3862;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_p_Val2_26_reg_859 <= ap_phi_reg_pp0_iter1_p_Val2_26_reg_859;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter2_p_Val2_71_reg_917 <= 2'd2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_Val2_71_reg_917 <= 2'd3;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_p_Val2_71_reg_917 <= ap_phi_reg_pp0_iter1_p_Val2_71_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((1'b1 == ap_condition_554)) begin
            empty_38_reg_823 <= p_Result_106_fu_1725_p4;
        end else if ((1'b1 == 1'b1)) begin
            empty_38_reg_823 <= ap_phi_reg_pp0_iter2_empty_38_reg_823;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_876)) begin
        if ((1'b1 == ap_condition_554)) begin
            p_Val2_25_reg_841 <= {{ret_V_46_reg_3892[40:15]}};
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_25_reg_841 <= ap_phi_reg_pp0_iter2_p_Val2_25_reg_841;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b1;
    end else if (((ptcalc2mtc_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1))) begin
        ptcalc2mtc_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3743_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln703_reg_4479 <= add_ln703_fu_3568_p2;
        ret_V_57_reg_4474 <= ret_V_57_fu_3686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_Val2_25_reg_841 <= ap_phi_reg_pp0_iter0_p_Val2_25_reg_841;
        ap_phi_reg_pp0_iter1_p_Val2_26_reg_859 <= ap_phi_reg_pp0_iter0_p_Val2_26_reg_859;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_Val2_71_reg_917 <= ap_phi_reg_pp0_iter2_p_Val2_71_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_p_Val2_71_reg_917 <= ap_phi_reg_pp0_iter3_p_Val2_71_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_p_Val2_71_reg_917 <= ap_phi_reg_pp0_iter4_p_Val2_71_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if (((ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3754 <= data_valid_mid_V_fu_1242_p2;
        p_Repl2_16_reg_3760 <= p_Repl2_16_fu_1248_p2;
        p_Repl2_s_reg_3748 <= p_Repl2_s_fu_1236_p2;
        p_Result_98_reg_3766 <= p_Result_98_fu_1254_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_valid_mid_V_reg_3754_pp0_iter1_reg <= data_valid_mid_V_reg_3754;
        data_valid_mid_V_reg_3754_pp0_iter2_reg <= data_valid_mid_V_reg_3754_pp0_iter1_reg;
        data_valid_mid_V_reg_3754_pp0_iter3_reg <= data_valid_mid_V_reg_3754_pp0_iter2_reg;
        data_valid_mid_V_reg_3754_pp0_iter4_reg <= data_valid_mid_V_reg_3754_pp0_iter3_reg;
        data_valid_mid_V_reg_3754_pp0_iter5_reg <= data_valid_mid_V_reg_3754_pp0_iter4_reg;
        do_2s_assign_reg_894_pp0_iter3_reg <= do_2s_assign_reg_894;
        do_2s_assign_reg_894_pp0_iter4_reg <= do_2s_assign_reg_894_pp0_iter3_reg;
        do_2s_assign_reg_894_pp0_iter5_reg <= do_2s_assign_reg_894_pp0_iter4_reg;
        p_Repl2_16_reg_3760_pp0_iter1_reg <= p_Repl2_16_reg_3760;
        p_Repl2_16_reg_3760_pp0_iter2_reg <= p_Repl2_16_reg_3760_pp0_iter1_reg;
        p_Repl2_16_reg_3760_pp0_iter3_reg <= p_Repl2_16_reg_3760_pp0_iter2_reg;
        p_Repl2_16_reg_3760_pp0_iter4_reg <= p_Repl2_16_reg_3760_pp0_iter3_reg;
        p_Repl2_16_reg_3760_pp0_iter5_reg <= p_Repl2_16_reg_3760_pp0_iter4_reg;
        p_Repl2_s_reg_3748_pp0_iter1_reg <= p_Repl2_s_reg_3748;
        p_Repl2_s_reg_3748_pp0_iter2_reg <= p_Repl2_s_reg_3748_pp0_iter1_reg;
        p_Repl2_s_reg_3748_pp0_iter3_reg <= p_Repl2_s_reg_3748_pp0_iter2_reg;
        p_Repl2_s_reg_3748_pp0_iter4_reg <= p_Repl2_s_reg_3748_pp0_iter3_reg;
        p_Repl2_s_reg_3748_pp0_iter5_reg <= p_Repl2_s_reg_3748_pp0_iter4_reg;
        p_Result_98_reg_3766_pp0_iter1_reg <= p_Result_98_reg_3766;
        p_Result_98_reg_3766_pp0_iter2_reg <= p_Result_98_reg_3766_pp0_iter1_reg;
        p_Result_98_reg_3766_pp0_iter3_reg <= p_Result_98_reg_3766_pp0_iter2_reg;
        p_Result_98_reg_3766_pp0_iter4_reg <= p_Result_98_reg_3766_pp0_iter3_reg;
        p_Result_98_reg_3766_pp0_iter5_reg <= p_Result_98_reg_3766_pp0_iter4_reg;
        reg_986_pp0_iter1_reg <= reg_986;
        reg_990_pp0_iter1_reg <= reg_990;
        reg_994_pp0_iter1_reg <= reg_994;
        ret_V_3_reg_3743_pp0_iter1_reg <= ret_V_3_reg_3743;
        ret_V_3_reg_3743_pp0_iter2_reg <= ret_V_3_reg_3743_pp0_iter1_reg;
        ret_V_3_reg_3743_pp0_iter3_reg <= ret_V_3_reg_3743_pp0_iter2_reg;
        ret_V_3_reg_3743_pp0_iter4_reg <= ret_V_3_reg_3743_pp0_iter3_reg;
        ret_V_3_reg_3743_pp0_iter5_reg <= ret_V_3_reg_3743_pp0_iter4_reg;
        tmp_12_reg_3733_pp0_iter1_reg <= tmp_12_reg_3733;
        tmp_14_reg_3738_pp0_iter1_reg <= tmp_14_reg_3738;
        tmp_7_reg_3728_pp0_iter1_reg <= tmp_7_reg_3728;
        tmp_V_1_reg_3697 <= {{pl2ptcalc_V_0_data_reg[56:36]}};
        tmp_V_1_reg_3697_pp0_iter1_reg <= tmp_V_1_reg_3697;
        tmp_V_1_reg_3697_pp0_iter2_reg <= tmp_V_1_reg_3697_pp0_iter1_reg;
        tmp_V_1_reg_3697_pp0_iter3_reg <= tmp_V_1_reg_3697_pp0_iter2_reg;
        tmp_V_1_reg_3697_pp0_iter4_reg <= tmp_V_1_reg_3697_pp0_iter3_reg;
        tmp_V_1_reg_3697_pp0_iter5_reg <= tmp_V_1_reg_3697_pp0_iter4_reg;
        tmp_V_2_reg_3705 <= {{pl2ptcalc_V_0_data_reg[35:28]}};
        tmp_V_2_reg_3705_pp0_iter1_reg <= tmp_V_2_reg_3705;
        tmp_V_2_reg_3705_pp0_iter2_reg <= tmp_V_2_reg_3705_pp0_iter1_reg;
        tmp_V_3_reg_3710 <= pl2ptcalc_V_0_data_reg[32'd27];
        tmp_V_3_reg_3710_pp0_iter1_reg <= tmp_V_3_reg_3710;
        tmp_V_3_reg_3710_pp0_iter2_reg <= tmp_V_3_reg_3710_pp0_iter1_reg;
        tmp_V_3_reg_3710_pp0_iter3_reg <= tmp_V_3_reg_3710_pp0_iter2_reg;
        tmp_V_reg_3692 <= pl2ptcalc_V_0_data_reg[32'd62];
        tmp_V_reg_3692_pp0_iter1_reg <= tmp_V_reg_3692;
        tmp_V_reg_3692_pp0_iter2_reg <= tmp_V_reg_3692_pp0_iter1_reg;
        tmp_V_reg_3692_pp0_iter3_reg <= tmp_V_reg_3692_pp0_iter2_reg;
        tmp_V_reg_3692_pp0_iter4_reg <= tmp_V_reg_3692_pp0_iter3_reg;
        tmp_V_reg_3692_pp0_iter5_reg <= tmp_V_reg_3692_pp0_iter4_reg;
        trunc_ln647_1_reg_3815_pp0_iter1_reg <= trunc_ln647_1_reg_3815;
        trunc_ln647_2_reg_3800_pp0_iter1_reg <= trunc_ln647_2_reg_3800;
        trunc_ln647_3_reg_3805_pp0_iter1_reg <= trunc_ln647_3_reg_3805;
        trunc_ln647_4_reg_3790_pp0_iter1_reg <= trunc_ln647_4_reg_3790;
        trunc_ln647_5_reg_3795_pp0_iter1_reg <= trunc_ln647_5_reg_3795;
        trunc_ln647_6_reg_3770_pp0_iter1_reg <= trunc_ln647_6_reg_3770;
        trunc_ln647_7_reg_3775_pp0_iter1_reg <= trunc_ln647_7_reg_3775;
        trunc_ln647_8_reg_3780_pp0_iter1_reg <= trunc_ln647_8_reg_3780;
        trunc_ln647_reg_3810_pp0_iter1_reg <= trunc_ln647_reg_3810;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        do_2s_assign_reg_894 <= ap_phi_reg_pp0_iter2_do_2s_assign_reg_894;
        p_Val2_26_reg_859 <= ap_phi_reg_pp0_iter2_p_Val2_26_reg_859;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3743_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        empty_41_reg_4197 <= grp_fu_970_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ret_V_3_reg_3743_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_42_reg_4232 <= grp_fu_970_p3;
        empty_43_reg_4237 <= grp_fu_978_p3;
        params_a_2s_table_V_3_reg_4202 <= params_a_2s_table_V_q0;
        params_a_3s_table_V_3_reg_4212 <= params_a_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ret_V_3_reg_3743_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_44_reg_4338 <= empty_44_fu_3282_p3;
        p_Val2_74_reg_4328 <= p_Val2_74_fu_3266_p2;
        tmp_33_reg_4333 <= {{grp_fu_3226_p2[43:21]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3743_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        empty_45_reg_4414 <= empty_45_fu_3420_p3;
        p_Val2_60_reg_4408 <= p_Val2_60_fu_3414_p2;
        p_Val2_62_reg_4403 <= eta_table_V_q0;
        tmp_20_reg_4419 <= {{eta_table_V_q0[16:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter3_reg == 3'd0) & (ret_V_3_reg_3743_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ibin_V_1_reg_4343 <= {{grp_fu_3100_p2[121:110]}};
        p_Val2_75_reg_4348 <= p_Val2_75_fu_3321_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_98_reg_3766 == 3'd7) & (ret_V_3_reg_3743 == 1'd1) & (tmp_V_reg_3692 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ibin_V_reg_3837 <= ibin_V_fu_1418_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter1_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_11_reg_3979 <= icmp_ln879_11_fu_1783_p2;
        icmp_ln879_13_reg_3987 <= icmp_ln879_13_fu_1789_p2;
        icmp_ln879_15_reg_3992 <= icmp_ln879_15_fu_1795_p2;
        icmp_ln879_17_reg_4001 <= icmp_ln879_17_fu_1801_p2;
        icmp_ln879_19_reg_4008 <= icmp_ln879_19_fu_1807_p2;
        icmp_ln879_21_reg_4015 <= icmp_ln879_21_fu_1813_p2;
        icmp_ln879_23_reg_4020 <= icmp_ln879_23_fu_1819_p2;
        icmp_ln879_25_reg_4028 <= icmp_ln879_25_fu_1825_p2;
        icmp_ln879_26_reg_4046 <= icmp_ln879_26_fu_1991_p2;
        icmp_ln879_27_reg_4033 <= icmp_ln879_27_fu_1831_p2;
        icmp_ln879_28_reg_4051 <= icmp_ln879_28_fu_1997_p2;
        icmp_ln879_4_reg_3947 <= icmp_ln879_4_fu_1753_p2;
        icmp_ln879_5_reg_3953 <= icmp_ln879_5_fu_1759_p2;
        icmp_ln879_6_reg_3961 <= icmp_ln879_6_fu_1765_p2;
        icmp_ln879_7_reg_3966 <= icmp_ln879_7_fu_1771_p2;
        icmp_ln879_9_reg_3974 <= icmp_ln879_9_fu_1777_p2;
        p_Val2_78_reg_4057 <= ap_phi_mux_p_Val2_25_phi_fu_845_p10[32'd25];
        select_ln123_1_reg_4041 <= select_ln123_1_fu_1983_p3;
        sub_ln703_reg_4063 <= sub_ln703_fu_2011_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter1_reg == 3'd0) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln879_3_reg_4068 <= icmp_ln879_3_fu_2017_p2;
        icmp_ln879_45_reg_4078 <= icmp_ln879_45_fu_2425_p2;
        icmp_ln879_46_reg_4083 <= icmp_ln879_46_fu_2431_p2;
        icmp_ln879_47_reg_4089 <= icmp_ln879_47_fu_2437_p2;
        icmp_ln879_48_reg_4094 <= icmp_ln879_48_fu_2443_p2;
        select_ln139_1_reg_4073 <= select_ln139_1_fu_2417_p3;
        select_ln879_1_reg_4100 <= select_ln879_1_fu_2723_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3743_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        index_a_V_reg_4120[6 : 1] <= index_a_V_fu_2948_p3[6 : 1];
        p_Val2_72_reg_4151 <= p_Val2_72_fu_3004_p3;
        select_ln879_2_reg_4115 <= select_ln879_2_fu_2941_p3;
        sext_ln214_reg_4125[11 : 1] <= sext_ln214_fu_2978_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3743_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        index_e_V_reg_4280[7 : 2] <= index_e_V_fu_3164_p3[7 : 2];
        ret_V_50_reg_4297 <= ret_V_50_fu_3198_p2;
        ret_V_51_reg_4302 <= ret_V_51_fu_3207_p2;
        tmp_11_reg_4307 <= {{ret_V_49_fu_3189_p2[39:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        index_e_V_reg_4280_pp0_iter4_reg[7 : 2] <= index_e_V_reg_4280[7 : 2];
        zext_ln215_1_reg_4161_pp0_iter3_reg[11 : 1] <= zext_ln215_1_reg_4161[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_V_reg_3692_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln703_reg_4242 <= mul_ln703_fu_3680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766 == 3'd7) & (ret_V_3_reg_3743 == 1'd1) & (tmp_V_reg_3692 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Result_108_reg_3825 <= {{grp_fu_1317_p2[47:17]}};
        p_Result_50_reg_3832 <= grp_fu_1317_p2[32'd47];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3743_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Result_114_reg_4388 <= {{grp_fu_3333_p2[45:21]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_24_reg_3887 <= p_Val2_24_fu_1542_p2;
        p_Val2_70_reg_3882 <= rsp_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3743_pp0_iter3_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_50_reg_4274 <= {{ret_V_48_fu_3148_p2[27:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_50_reg_4274_pp0_iter4_reg <= p_Val2_50_reg_4274;
        select_ln879_2_reg_4115_pp0_iter3_reg <= select_ln879_2_reg_4115;
        sext_ln214_reg_4125_pp0_iter3_reg[11 : 1] <= sext_ln214_reg_4125[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3743_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_73_reg_4192 <= p_Val2_73_fu_3054_p3;
        zext_ln215_1_reg_4161[11 : 1] <= zext_ln215_1_fu_3027_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter4_reg == 3'd0) & (ret_V_3_reg_3743_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_76_reg_4464 <= p_Val2_76_fu_3518_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_78_reg_4057_pp0_iter3_reg <= p_Val2_78_reg_4057;
        p_Val2_78_reg_4057_pp0_iter4_reg <= p_Val2_78_reg_4057_pp0_iter3_reg;
        p_Val2_78_reg_4057_pp0_iter5_reg <= p_Val2_78_reg_4057_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_s_reg_3715[25 : 8] <= p_Val2_s_fu_1122_p3[25 : 8];
        ret_V_3_reg_3743 <= ret_V_3_fu_1230_p2;
        tmp_12_reg_3733 <= {{sf2ptcalc_mid_V_0_data_reg[19:9]}};
        tmp_14_reg_3738 <= {{sf2ptcalc_out_V_0_data_reg[19:9]}};
        tmp_7_reg_3728 <= {{sf2ptcalc_inn_V_0_data_reg[19:9]}};
        tmp_8_reg_3723 <= {{sf2ptcalc_mid_V_0_data_reg[37:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3743_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_p_2s_table_V_5_reg_4253 <= params_p_2s_table_V_q0;
        params_p_3s_table_V_5_reg_4258 <= params_p_3s_table_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (tmp_V_reg_3692_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        phimod_V_2_reg_4268 <= phimod_V_2_fu_3111_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (pl2ptcalc_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (pl2ptcalc_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (pl2ptcalc_V_0_vld_reg == 1'b1)))) begin
        pl2ptcalc_V_0_data_reg <= pl2ptcalc_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (ptcalc2mtc_V_1_vld_reg == 1'b0) & (ptcalc2mtc_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (ptcalc2mtc_V_1_vld_in == 1'b1) & (ptcalc2mtc_V_1_vld_reg == 1'b1)))) begin
        ptcalc2mtc_V_1_data_reg <= ptcalc2mtc_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_98_fu_1254_p4 == 3'd5) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_98_fu_1254_p4 == 3'd6) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_98_fu_1254_p4 == 3'd7) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_986 <= {{sf2ptcalc_out_V_0_data_reg[7:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_98_fu_1254_p4 == 3'd3) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_98_fu_1254_p4 == 3'd6) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_98_fu_1254_p4 == 3'd7) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_990 <= {{sf2ptcalc_mid_V_0_data_reg[7:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((p_Result_98_fu_1254_p4 == 3'd3) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_98_fu_1254_p4 == 3'd5) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((p_Result_98_fu_1254_p4 == 3'd7) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_994 <= {{sf2ptcalc_inn_V_0_data_reg[7:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_reg_3766 == 3'd7) & (ret_V_3_reg_3743 == 1'd1) & (tmp_V_reg_3692 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ret_V_45_reg_3857 <= grp_fu_1429_p2;
        sub_ln703_3_reg_3847[25 : 8] <= sub_ln703_3_fu_1442_p2[25 : 8];
        tmp_18_reg_3862 <= {{mul_ln1352_6_fu_1454_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ret_V_46_reg_3892 <= ret_V_46_fu_3674_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter2_reg == 3'd0) & (ret_V_3_reg_3743_pp0_iter2_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ret_V_47_reg_4263 <= grp_fu_3079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(p_Result_98_reg_3766_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ret_V_3_reg_3743_pp0_iter4_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_55_reg_4439 <= ret_V_55_fu_3464_p2;
        ret_V_56_reg_4444 <= ret_V_56_fu_3473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_inn_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (sf2ptcalc_inn_V_0_vld_reg == 1'b1) & (sf2ptcalc_inn_V_0_ack_out == 1'b1)))) begin
        sf2ptcalc_inn_V_0_data_reg <= sf2ptcalc_inn_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_mid_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_mid_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_mid_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_mid_V_0_data_reg <= sf2ptcalc_mid_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_out_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (sf2ptcalc_out_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (sf2ptcalc_out_V_0_vld_reg == 1'b1)))) begin
        sf2ptcalc_out_V_0_data_reg <= sf2ptcalc_out_V;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_fu_1254_p4 == 3'd7) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_ln731_reg_3785[25 : 8] <= sub_ln731_fu_1276_p2[25 : 8];
        trunc_ln647_6_reg_3770 <= trunc_ln647_6_fu_1264_p1;
        trunc_ln647_7_reg_3775 <= trunc_ln647_7_fu_1268_p1;
        trunc_ln647_8_reg_3780 <= trunc_ln647_8_fu_1272_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_reg_3766 == 3'd3) & (ret_V_3_reg_3743 == 1'd1) & (tmp_V_reg_3692 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_15_reg_3877 <= {{mul_ln1352_fu_1512_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_reg_3766 == 3'd5) & (ret_V_3_reg_3743 == 1'd1) & (tmp_V_reg_3692 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_16_reg_3872 <= {{mul_ln1352_1_fu_1493_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_reg_3766 == 3'd6) & (ret_V_3_reg_3743 == 1'd1) & (tmp_V_reg_3692 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_17_reg_3867 <= {{mul_ln1352_2_fu_1474_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_fu_1254_p4 == 3'd3) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_1_reg_3815 <= trunc_ln647_1_fu_1302_p1;
        trunc_ln647_reg_3810 <= trunc_ln647_fu_1298_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_fu_1254_p4 == 3'd5) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_2_reg_3800 <= trunc_ln647_2_fu_1290_p1;
        trunc_ln647_3_reg_3805 <= trunc_ln647_3_fu_1294_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_98_fu_1254_p4 == 3'd6) & (ret_V_3_fu_1230_p2 == 1'd1) & (tmp_V_fu_998_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln647_4_reg_3790 <= trunc_ln647_4_fu_1282_p1;
        trunc_ln647_5_reg_3795 <= trunc_ln647_5_fu_1286_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_empty_38_phi_fu_827_p10 = p_Result_106_fu_1725_p4;
    end else begin
        ap_phi_mux_empty_38_phi_fu_827_p10 = ap_phi_reg_pp0_iter2_empty_38_reg_823;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (p_Result_98_reg_3766_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_Val2_25_phi_fu_845_p10 = {{ret_V_46_reg_3892[40:15]}};
    end else begin
        ap_phi_mux_p_Val2_25_phi_fu_845_p10 = ap_phi_reg_pp0_iter2_p_Val2_25_reg_841;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        eta_table_V_ce0 = 1'b1;
    end else begin
        eta_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1317_ce = 1'b1;
    end else begin
        grp_fu_1317_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1429_ce = 1'b1;
    end else begin
        grp_fu_1429_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3079_ce = 1'b1;
    end else begin
        grp_fu_3079_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3100_ce = 1'b1;
    end else begin
        grp_fu_3100_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3226_ce = 1'b1;
    end else begin
        grp_fu_3226_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3333_ce = 1'b1;
    end else begin
        grp_fu_3333_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3375_ce = 1'b1;
    end else begin
        grp_fu_3375_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_978_p0 = do_2s_assign_reg_894_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_978_p0 = do_2s_assign_reg_894;
    end else begin
        grp_fu_978_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inv_table_2_V_ce0 = 1'b1;
    end else begin
        inv_table_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inv_table_V_ce0 = 1'b1;
    end else begin
        inv_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            params_a_2s_table_V_address0 = zext_ln544_3_fu_3021_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_2s_table_V_address0 = zext_ln544_2_fu_2982_p1;
        end else begin
            params_a_2s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        params_a_2s_table_V_ce0 = 1'b1;
    end else begin
        params_a_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            params_a_3s_table_V_address0 = zext_ln544_3_fu_3021_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            params_a_3s_table_V_address0 = zext_ln544_2_fu_2982_p1;
        end else begin
            params_a_3s_table_V_address0 = 'bx;
        end
    end else begin
        params_a_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        params_a_3s_table_V_ce0 = 1'b1;
    end else begin
        params_a_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_2s_table_V_address0 = zext_ln544_10_fu_3488_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_2s_table_V_address0 = zext_ln544_12_fu_3452_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_e_2s_table_V_address0 = zext_ln544_13_fu_3353_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        params_e_2s_table_V_address0 = zext_ln544_11_fu_3177_p1;
    end else begin
        params_e_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_2s_table_V_ce0 = 1'b1;
    end else begin
        params_e_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        params_e_3s_table_V_address0 = zext_ln544_10_fu_3488_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_e_3s_table_V_address0 = zext_ln544_12_fu_3452_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_e_3s_table_V_address0 = zext_ln544_13_fu_3353_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        params_e_3s_table_V_address0 = zext_ln544_11_fu_3177_p1;
    end else begin
        params_e_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_e_3s_table_V_ce0 = 1'b1;
    end else begin
        params_e_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_address0 = zext_ln544_6_fu_3067_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address0 = zext_ln544_7_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address0 = zext_ln544_5_fu_2994_p1;
    end else begin
        params_p_2s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_p_2s_table_V_address1 = zext_ln544_4_fu_3343_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_2s_table_V_address1 = zext_ln544_8_fu_3237_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_2s_table_V_address1 = zext_ln544_9_fu_3048_p1;
    end else begin
        params_p_2s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_2s_table_V_ce0 = 1'b1;
    end else begin
        params_p_2s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_2s_table_V_ce1 = 1'b1;
    end else begin
        params_p_2s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_3s_table_V_address0 = zext_ln544_6_fu_3067_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address0 = zext_ln544_7_fu_3036_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address0 = zext_ln544_5_fu_2994_p1;
    end else begin
        params_p_3s_table_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        params_p_3s_table_V_address1 = zext_ln544_4_fu_3343_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        params_p_3s_table_V_address1 = zext_ln544_8_fu_3237_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        params_p_3s_table_V_address1 = zext_ln544_9_fu_3048_p1;
    end else begin
        params_p_3s_table_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_3s_table_V_ce0 = 1'b1;
    end else begin
        params_p_3s_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        params_p_3s_table_V_ce1 = 1'b1;
    end else begin
        params_p_3s_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        pl2ptcalc_V_0_ack_out = 1'b1;
    end else begin
        pl2ptcalc_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if ((1'b1 == ap_condition_3007)) begin
            ptcalc2mtc_V_1_data_in = p_Result_23_fu_3654_p11;
        end else if ((1'b1 == ap_condition_3001)) begin
            ptcalc2mtc_V_1_data_in = p_Result_99_fu_3524_p7;
        end else if ((1'b1 == ap_condition_2996)) begin
            ptcalc2mtc_V_1_data_in = p_Result_97_fu_3479_p4;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ptcalc2mtc_V_1_data_in = p_Result_96_fu_3438_p4;
        end else begin
            ptcalc2mtc_V_1_data_in = 'bx;
        end
    end else begin
        ptcalc2mtc_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if (((~(p_Result_98_reg_3766_pp0_iter5_reg == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ret_V_3_reg_3743_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ret_V_3_reg_3743_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((tmp_V_reg_3692_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ptcalc2mtc_V_1_vld_in = 1'b1;
    end else begin
        ptcalc2mtc_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        rsp_table_V_ce0 = 1'b1;
    end else begin
        rsp_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_inn_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_inn_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_mid_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_mid_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        sf2ptcalc_out_V_0_ack_out = 1'b1;
    end else begin
        sf2ptcalc_out_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to6 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_4_fu_3399_p2 = ($signed(tmp_11_reg_4307) + $signed(sext_ln703_1_fu_3385_p1));

assign add_ln703_fu_3568_p2 = ($signed(tmp_13_fu_3553_p4) + $signed(sext_ln703_2_fu_3549_p1));

assign add_ln851_1_fu_2801_p2 = (12'd1 + trunc_ln851_2_fu_2791_p4);

assign add_ln851_2_fu_2862_p2 = (12'd1 + trunc_ln851_3_fu_2852_p4);

assign add_ln851_fu_1404_p2 = (12'd1 + trunc_ln_fu_1394_p4);

assign and_ln415_fu_3638_p2 = (tmp_35_fu_3630_p3 & or_ln412_fu_3624_p2);

assign and_ln879_1_fu_2936_p2 = (sel_tmp5_fu_2930_p2 & icmp_ln879_3_reg_4068);

assign and_ln879_fu_2717_p2 = (icmp_ln879_50_fu_2711_p2 & ap_phi_reg_pp0_iter2_do_2s_assign_reg_894);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0)))) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0)))) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter6 == 1'b1) & ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0)))) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp0_stage0_iter6 = ((ptcalc2mtc_V_1_state == 2'd1) | ((ptcalc2mtc_V_1_state == 2'd3) & (1'b1 == 1'b0)));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2996 = ((tmp_V_reg_3692_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001));
end

always @ (*) begin
    ap_condition_3001 = ((ret_V_3_reg_3743_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001));
end

always @ (*) begin
    ap_condition_3007 = (~(p_Result_98_reg_3766_pp0_iter5_reg == 3'd0) & (ret_V_3_reg_3743_pp0_iter5_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter5_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001));
end

always @ (*) begin
    ap_condition_554 = ((p_Result_98_reg_3766_pp0_iter1_reg == 3'd7) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_564 = ((p_Result_98_reg_3766_pp0_iter1_reg == 3'd6) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_573 = ((p_Result_98_reg_3766_pp0_iter1_reg == 3'd5) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_582 = ((p_Result_98_reg_3766_pp0_iter1_reg == 3'd3) & (ret_V_3_reg_3743_pp0_iter1_reg == 1'd1) & (tmp_V_reg_3692_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_876 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_887 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_25_reg_841 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_26_reg_859 = 'bx;

assign ap_phi_reg_pp0_iter1_do_2s_assign_reg_894 = 1'd0;

assign ap_phi_reg_pp0_iter1_empty_38_reg_823 = 9'd0;

assign ap_phi_reg_pp0_iter1_empty_reg_877 = 15'd0;

assign ap_phi_reg_pp0_iter1_p_Val2_71_reg_917 = 2'd1;

assign corr_V_1_fu_3583_p2 = ($signed(p_Val2_60_reg_4408) - $signed(add_ln703_reg_4479));

assign corr_V_fu_3409_p2 = (sub_ln703_2_fu_3404_p2 - p_Result_114_reg_4388);

assign data_valid_inn_V_1_fu_1194_p2 = (tmp_V_4_fu_1034_p3 & icmp_ln879_fu_1188_p2);

assign data_valid_mid_V_2_fu_1206_p2 = (tmp_V_5_fu_1042_p3 & icmp_ln879_1_fu_1200_p2);

assign data_valid_mid_V_fu_1242_p2 = (tmp_V_11_fu_1096_p3 & data_valid_mid_V_2_fu_1206_p2);

assign data_valid_out_V_1_fu_1218_p2 = (tmp_V_6_fu_1050_p3 & icmp_ln879_2_fu_1212_p2);

assign deflection_V_1_fu_1671_p1 = $signed(trunc_ln708_2_fu_1661_p4);

assign deflection_V_2_fu_1621_p1 = $signed(trunc_ln708_3_fu_1611_p4);

assign deflection_V_fu_1721_p1 = $signed(trunc_ln708_1_fu_1711_p4);

assign empty_40_fu_3132_p3 = ((do_2s_assign_reg_894_pp0_iter3_reg[0:0] === 1'b1) ? sext_ln728_fu_3126_p1 : trunc_ln728_fu_3129_p1);

assign empty_44_fu_3282_p3 = ((do_2s_assign_reg_894_pp0_iter3_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_2_fu_3243_p1);

assign empty_45_fu_3420_p3 = ((do_2s_assign_reg_894_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_4_fu_3381_p1);

assign eta_table_V_address0 = zext_ln544_1_fu_3339_p1;

assign grp_fu_1317_p0 = 49'd943737;

assign grp_fu_1429_p0 = 56'd17940636;

assign grp_fu_3079_p1 = grp_fu_3079_p10;

assign grp_fu_3079_p10 = p_Val2_72_reg_4151;

assign grp_fu_3100_p0 = 141'd1686603576216075929311;

assign grp_fu_3100_p1 = grp_fu_3100_p10;

assign grp_fu_3100_p10 = tmp_31_fu_3088_p3;

assign grp_fu_3226_p0 = sext_ln1352_3_fu_3223_p1;

assign grp_fu_3226_p1 = sext_ln1352_3_fu_3223_p1;

assign grp_fu_970_p3 = ((do_2s_assign_reg_894[0:0] === 1'b1) ? params_p_2s_table_V_q0 : params_p_3s_table_V_q0);

assign grp_fu_978_p3 = ((grp_fu_978_p0[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign ibin_V_2_fu_2815_p3 = ((p_Result_s_39_fu_2755_p2[0:0] === 1'b1) ? select_ln851_1_fu_2807_p3 : trunc_ln851_2_fu_2791_p4);

assign ibin_V_3_fu_2876_p3 = ((p_Result_60_fu_2761_p2[0:0] === 1'b1) ? select_ln851_2_fu_2868_p3 : trunc_ln851_3_fu_2852_p4);

assign ibin_V_fu_1418_p3 = ((p_Result_51_fu_1370_p2[0:0] === 1'b1) ? select_ln851_fu_1410_p3 : trunc_ln_fu_1394_p4);

assign icmp_ln851_1_fu_2785_p2 = ((p_Result_15_fu_2777_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_2846_p2 = ((p_Result_16_fu_2838_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1388_p2 = ((p_Result_12_fu_1380_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1847_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd82) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1783_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd27) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1853_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd137) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_1789_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd35) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_1885_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd138) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_1795_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd36) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_1891_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd145) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_1801_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd37) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_1919_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd146) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_1807_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd44) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_1200_p2 = ((tmp_V_1_fu_1006_p4 == tmp_V_8_fu_1068_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_1925_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd147) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_1813_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd45) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_1957_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd210) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_1819_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd46) ? 1'b1 : 1'b0);

assign icmp_ln879_24_fu_1963_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd211) ? 1'b1 : 1'b0);

assign icmp_ln879_25_fu_1825_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd53) ? 1'b1 : 1'b0);

assign icmp_ln879_26_fu_1991_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd218) ? 1'b1 : 1'b0);

assign icmp_ln879_27_fu_1831_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd54) ? 1'b1 : 1'b0);

assign icmp_ln879_28_fu_1997_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd219) ? 1'b1 : 1'b0);

assign icmp_ln879_29_fu_2159_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_877 == 15'd37) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_1212_p2 = ((tmp_V_1_fu_1006_p4 == tmp_V_9_fu_1078_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_30_fu_2183_p2 = ((empty_38_reg_823 == 9'd220) ? 1'b1 : 1'b0);

assign icmp_ln879_31_fu_2189_p2 = ((empty_38_reg_823 == 9'd283) ? 1'b1 : 1'b0);

assign icmp_ln879_32_fu_2217_p2 = ((empty_38_reg_823 == 9'd284) ? 1'b1 : 1'b0);

assign icmp_ln879_33_fu_2223_p2 = ((empty_38_reg_823 == 9'd292) ? 1'b1 : 1'b0);

assign icmp_ln879_34_fu_2255_p2 = ((empty_38_reg_823 == 9'd293) ? 1'b1 : 1'b0);

assign icmp_ln879_35_fu_2261_p2 = ((empty_38_reg_823 == 9'd301) ? 1'b1 : 1'b0);

assign icmp_ln879_36_fu_2289_p2 = ((empty_38_reg_823 == 9'd356) ? 1'b1 : 1'b0);

assign icmp_ln879_37_fu_2295_p2 = ((empty_38_reg_823 == 9'd357) ? 1'b1 : 1'b0);

assign icmp_ln879_38_fu_2449_p2 = ((empty_38_reg_823 == 9'd9) ? 1'b1 : 1'b0);

assign icmp_ln879_39_fu_2323_p2 = ((empty_38_reg_823 == 9'd364) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_2017_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_877 == 15'd1125) ? 1'b1 : 1'b0);

assign icmp_ln879_40_fu_2329_p2 = ((empty_38_reg_823 == 9'd365) ? 1'b1 : 1'b0);

assign icmp_ln879_41_fu_2357_p2 = ((empty_38_reg_823 == 9'd366) ? 1'b1 : 1'b0);

assign icmp_ln879_42_fu_2363_p2 = ((empty_38_reg_823 == 9'd373) ? 1'b1 : 1'b0);

assign icmp_ln879_43_fu_2391_p2 = ((empty_38_reg_823 == 9'd374) ? 1'b1 : 1'b0);

assign icmp_ln879_44_fu_2397_p2 = ((empty_38_reg_823 == 9'd421) ? 1'b1 : 1'b0);

assign icmp_ln879_45_fu_2425_p2 = ((empty_38_reg_823 == 9'd429) ? 1'b1 : 1'b0);

assign icmp_ln879_46_fu_2431_p2 = ((empty_38_reg_823 == 9'd430) ? 1'b1 : 1'b0);

assign icmp_ln879_47_fu_2437_p2 = ((empty_38_reg_823 == 9'd437) ? 1'b1 : 1'b0);

assign icmp_ln879_48_fu_2443_p2 = ((empty_38_reg_823 == 9'd438) ? 1'b1 : 1'b0);

assign icmp_ln879_49_fu_2516_p2 = ((empty_38_reg_823 == 9'd28) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_1753_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd10) ? 1'b1 : 1'b0);

assign icmp_ln879_50_fu_2711_p2 = ((ap_phi_reg_pp0_iter2_empty_reg_877 != 15'd101) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_1759_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd17) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1765_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd18) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1771_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd19) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1837_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd74) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1777_p2 = ((ap_phi_mux_empty_38_phi_fu_827_p10 == 9'd26) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1188_p2 = ((tmp_V_1_fu_1006_p4 == tmp_V_7_fu_1058_p4) ? 1'b1 : 1'b0);

assign index_a_V_fu_2948_p3 = {{select_ln879_2_fu_2941_p3}, {1'd0}};

assign index_e_V_fu_3164_p3 = {{select_ln879_2_reg_4115_pp0_iter3_reg}, {2'd0}};

assign index_p_V_fu_2972_p2 = (zext_ln214_1_fu_2968_p1 - zext_ln214_fu_2956_p1);

assign inv_table_2_V_address0 = zext_ln544_14_fu_2823_p1;

assign inv_table_V_address0 = zext_ln544_15_fu_2884_p1;

assign mul_ln1352_1_fu_1493_p1 = mul_ln1352_1_fu_1493_p10;

assign mul_ln1352_1_fu_1493_p10 = p_Val2_s_reg_3715;

assign mul_ln1352_1_fu_1493_p2 = (46'd867849 * mul_ln1352_1_fu_1493_p1);

assign mul_ln1352_2_fu_1474_p1 = mul_ln1352_2_fu_1474_p10;

assign mul_ln1352_2_fu_1474_p10 = p_Val2_15_fu_1435_p3;

assign mul_ln1352_2_fu_1474_p2 = (46'd601620 * mul_ln1352_2_fu_1474_p1);

assign mul_ln1352_6_fu_1454_p1 = mul_ln1352_6_fu_1454_p10;

assign mul_ln1352_6_fu_1454_p10 = p_Val2_s_reg_3715;

assign mul_ln1352_6_fu_1454_p2 = (46'd867849 * mul_ln1352_6_fu_1454_p1);

assign mul_ln1352_fu_1512_p1 = mul_ln1352_fu_1512_p10;

assign mul_ln1352_fu_1512_p10 = p_Val2_s_reg_3715;

assign mul_ln1352_fu_1512_p2 = (46'd867849 * mul_ln1352_fu_1512_p1);

assign mul_ln703_fu_3680_p1 = 22'd8388;

assign or_ln117_fu_1867_p2 = (icmp_ln879_12_fu_1853_p2 | icmp_ln879_10_fu_1847_p2);

assign or_ln119_fu_1905_p2 = (icmp_ln879_16_fu_1891_p2 | icmp_ln879_14_fu_1885_p2);

assign or_ln121_fu_1939_p2 = (icmp_ln879_20_fu_1925_p2 | icmp_ln879_18_fu_1919_p2);

assign or_ln123_fu_1977_p2 = (icmp_ln879_24_fu_1963_p2 | icmp_ln879_22_fu_1957_p2);

assign or_ln125_fu_2172_p2 = (icmp_ln879_28_reg_4051 | icmp_ln879_26_reg_4046);

assign or_ln127_fu_2203_p2 = (icmp_ln879_31_fu_2189_p2 | icmp_ln879_30_fu_2183_p2);

assign or_ln129_fu_2237_p2 = (icmp_ln879_33_fu_2223_p2 | icmp_ln879_32_fu_2217_p2);

assign or_ln131_fu_2275_p2 = (icmp_ln879_35_fu_2261_p2 | icmp_ln879_34_fu_2255_p2);

assign or_ln133_fu_2309_p2 = (icmp_ln879_37_fu_2295_p2 | icmp_ln879_36_fu_2289_p2);

assign or_ln135_fu_2343_p2 = (icmp_ln879_40_fu_2329_p2 | icmp_ln879_39_fu_2323_p2);

assign or_ln137_fu_2377_p2 = (icmp_ln879_42_fu_2363_p2 | icmp_ln879_41_fu_2357_p2);

assign or_ln139_fu_2411_p2 = (icmp_ln879_44_fu_2397_p2 | icmp_ln879_43_fu_2391_p2);

assign or_ln141_fu_2896_p2 = (icmp_ln879_46_reg_4083 | icmp_ln879_45_reg_4078);

assign or_ln143_fu_2914_p2 = (icmp_ln879_48_reg_4094 | icmp_ln879_47_reg_4089);

assign or_ln144_fu_1224_p2 = (data_valid_out_V_1_fu_1218_p2 | data_valid_inn_V_1_fu_1194_p2);

assign or_ln412_fu_3624_p2 = (tmp_34_fu_3606_p3 | r_fu_3618_p2);

assign or_ln59_fu_2044_p2 = (icmp_ln879_7_reg_3966 | icmp_ln879_6_reg_3961);

assign or_ln61_fu_2063_p2 = (icmp_ln879_9_reg_3974 | icmp_ln879_11_reg_3979);

assign or_ln63_fu_2086_p2 = (icmp_ln879_15_reg_3992 | icmp_ln879_13_reg_3987);

assign or_ln65_fu_2105_p2 = (icmp_ln879_19_reg_4008 | icmp_ln879_17_reg_4001);

assign or_ln67_fu_2124_p2 = (icmp_ln879_23_reg_4020 | icmp_ln879_21_reg_4015);

assign or_ln69_fu_2143_p2 = (icmp_ln879_27_reg_4033 | icmp_ln879_25_reg_4028);

assign or_ln74_fu_2474_p2 = (icmp_ln879_5_reg_3953 | icmp_ln879_4_reg_3947);

assign or_ln80_fu_2529_p2 = (icmp_ln879_49_fu_2516_p2 | icmp_ln879_15_reg_3992);

assign or_ln95_fu_2649_p2 = (icmp_ln879_49_fu_2516_p2 | icmp_ln879_11_reg_3979);

assign or_ln97_fu_2669_p2 = (icmp_ln879_17_reg_4001 | icmp_ln879_15_reg_3992);

assign p_Repl2_16_fu_1248_p2 = (tmp_V_12_fu_1104_p3 & data_valid_out_V_1_fu_1218_p2);

assign p_Repl2_s_fu_1236_p2 = (tmp_V_10_fu_1088_p3 & data_valid_inn_V_1_fu_1194_p2);

assign p_Result_100_fu_1681_p1 = tmp_fu_1675_p3;

assign p_Result_101_fu_1693_p1 = tmp_1_fu_1685_p3;

assign p_Result_102_fu_1631_p1 = tmp_2_fu_1625_p3;

assign p_Result_103_fu_1643_p1 = tmp_3_fu_1635_p3;

assign p_Result_104_fu_1581_p1 = tmp_4_fu_1575_p3;

assign p_Result_105_fu_1593_p1 = tmp_5_fu_1585_p3;

assign p_Result_106_fu_1725_p4 = {{{trunc_ln647_8_reg_3780_pp0_iter1_reg}, {trunc_ln647_7_reg_3775_pp0_iter1_reg}}, {trunc_ln647_6_reg_3770_pp0_iter1_reg}};

assign p_Result_107_fu_1733_p4 = {{{reg_994_pp0_iter1_reg}, {reg_990_pp0_iter1_reg}}, {reg_986_pp0_iter1_reg}};

always @ (*) begin
    p_Result_109_fu_1346_p4 = xs_V_1_fu_1341_p2;
    p_Result_109_fu_1346_p4[32'd30] = |(1'd0);
end

assign p_Result_110_fu_1528_p4 = {{ret_V_45_reg_3857[50:25]}};

assign p_Result_112_fu_3257_p4 = {{ret_V_50_reg_4297[42:15]}};

assign p_Result_113_fu_3312_p4 = {{ret_V_51_reg_4302[42:15]}};

assign p_Result_115_fu_3389_p4 = {{grp_fu_3375_p2[45:21]}};

assign p_Result_116_fu_3509_p4 = {{ret_V_56_reg_4444[42:15]}};

assign p_Result_117_fu_3574_p4 = {{ret_V_57_reg_4474[40:16]}};

assign p_Result_12_fu_1380_p3 = {{trunc_ln851_fu_1376_p1}, {11'd0}};

assign p_Result_15_fu_2777_p3 = {{tmp_s_fu_2767_p4}, {11'd0}};

assign p_Result_16_fu_2838_p3 = {{tmp_10_fu_2828_p4}, {4'd0}};

assign p_Result_23_fu_3654_p11 = {{{{{{{{{{{{{{{{{{1'd1}, {tmp_V_1_reg_3697_pp0_iter5_reg}}}, {ptcalc_eta_V_fu_3593_p1}}}, {p_Val2_77_fu_3648_p2}}}, {4'd0}}}, {p_Val2_78_reg_4057_pp0_iter5_reg}}}, {ap_phi_reg_pp0_iter5_p_Val2_71_reg_917}}}, {p_Repl2_16_reg_3760_pp0_iter5_reg}}}, {data_valid_mid_V_reg_3754_pp0_iter5_reg}}}, {p_Repl2_s_reg_3748_pp0_iter5_reg}};

assign p_Result_51_fu_1370_p2 = (($signed(t_V_fu_1362_p3) < $signed(59'd576460752303292417)) ? 1'b1 : 1'b0);

assign p_Result_60_fu_2761_p2 = (($signed(tmp_19_fu_2747_p3) < $signed(38'd274877905921)) ? 1'b1 : 1'b0);

assign p_Result_96_fu_3438_p4 = {{{tmp_V_reg_3692_pp0_iter4_reg}, {tmp_V_1_reg_3697_pp0_iter4_reg}}, {32'd0}};

assign p_Result_97_fu_3479_p4 = {{{ret_V_3_reg_3743_pp0_iter4_reg}, {tmp_V_1_reg_3697_pp0_iter4_reg}}, {32'd0}};

assign p_Result_98_fu_1254_p4 = {{{p_Repl2_16_fu_1248_p2}, {data_valid_mid_V_fu_1242_p2}}, {p_Repl2_s_fu_1236_p2}};

assign p_Result_99_fu_3524_p7 = {{{{{{{{{{1'd1}, {tmp_V_1_reg_3697_pp0_iter5_reg}}}, {29'd0}}}, {p_Repl2_16_reg_3760_pp0_iter5_reg}}}, {data_valid_mid_V_reg_3754_pp0_iter5_reg}}}, {p_Repl2_s_reg_3748_pp0_iter5_reg}};

assign p_Result_s_39_fu_2755_p2 = (($signed(tmp_19_fu_2747_p3) < $signed(38'd274877906937)) ? 1'b1 : 1'b0);

assign p_Val2_15_fu_1435_p3 = {{tmp_8_reg_3723}, {8'd0}};

assign p_Val2_20_fu_1356_p3 = ((p_Result_50_reg_3832[0:0] === 1'b1) ? p_Result_109_fu_1346_p4 : p_Result_108_reg_3825);

assign p_Val2_24_fu_1542_p2 = (p_Result_110_fu_1528_p4 + shl_ln703_fu_1537_p2);

assign p_Val2_29_fu_2731_p3 = ((p_Val2_78_reg_4057[0:0] === 1'b1) ? sub_ln703_reg_4063 : p_Val2_25_reg_841);

assign p_Val2_39_fu_3247_p3 = ((do_2s_assign_reg_894_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_5_reg_4253 : params_p_3s_table_V_5_reg_4258);

assign p_Val2_41_fu_3300_p3 = ((do_2s_assign_reg_894_pp0_iter3_reg[0:0] === 1'b1) ? params_p_2s_table_V_q1 : params_p_3s_table_V_q1);

assign p_Val2_51_cast_fu_3253_p1 = $signed(p_Val2_39_fu_3247_p3);

assign p_Val2_53_cast_fu_3308_p1 = $signed(p_Val2_41_fu_3300_p3);

assign p_Val2_54_fu_3541_p3 = ((do_2s_assign_reg_894_pp0_iter5_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_1_fu_3537_p1);

assign p_Val2_55_fu_3497_p3 = ((do_2s_assign_reg_894_pp0_iter4_reg[0:0] === 1'b1) ? params_e_2s_table_V_q0 : sext_ln203_3_fu_3493_p1);

assign p_Val2_60_fu_3414_p2 = (corr_V_fu_3409_p2 - p_Result_115_fu_3389_p4);

assign p_Val2_63_fu_3587_p2 = (corr_V_1_fu_3583_p2 - p_Result_117_fu_3574_p4);

assign p_Val2_69_fu_1306_p3 = {{sub_ln731_reg_3785}, {2'd0}};

assign p_Val2_70_cast_fu_3505_p1 = $signed(p_Val2_55_fu_3497_p3);

assign p_Val2_72_fu_3004_p3 = ((do_2s_assign_reg_894[0:0] === 1'b1) ? inv_table_2_V_q0 : zext_ln27_fu_3000_p1);

assign p_Val2_73_fu_3054_p3 = ((do_2s_assign_reg_894[0:0] === 1'b1) ? sext_ln203_fu_3012_p1 : params_a_3s_table_V_q0);

assign p_Val2_74_fu_3266_p2 = ($signed(p_Val2_51_cast_fu_3253_p1) + $signed(p_Result_112_fu_3257_p4));

assign p_Val2_75_fu_3321_p2 = ($signed(p_Val2_53_cast_fu_3308_p1) + $signed(p_Result_113_fu_3312_p4));

assign p_Val2_76_fu_3518_p2 = ($signed(p_Val2_70_cast_fu_3505_p1) + $signed(p_Result_116_fu_3509_p4));

assign p_Val2_77_fu_3648_p2 = (ptcalc_pt_V_fu_3596_p4 + zext_ln415_fu_3644_p1);

assign p_Val2_s_fu_1122_p3 = {{tmp_6_fu_1112_p4}, {8'd0}};

assign phimod_V_2_fu_3111_p3 = ((tmp_V_3_reg_3710_pp0_iter3_reg[0:0] === 1'b1) ? phimod_V_fu_3106_p2 : mul_ln703_reg_4242);

assign phimod_V_fu_3106_p2 = ($signed(22'd0) - $signed(mul_ln703_reg_4242));

assign ptcalc2mtc_V = ptcalc2mtc_V_1_data_reg;

assign ptcalc2mtc_V_ap_vld = ptcalc2mtc_V_1_vld_reg;

assign ptcalc_eta_V_fu_3593_p1 = tmp_20_reg_4419;

assign ptcalc_pt_V_fu_3596_p4 = {{p_Val2_63_fu_3587_p2[21:14]}};

assign r_fu_3618_p2 = ((trunc_ln718_fu_3614_p1 != 13'd0) ? 1'b1 : 1'b0);

assign ret_V_28_fu_3016_p2 = (index_a_V_reg_4120 | 7'd1);

assign ret_V_29_fu_2988_p2 = (sext_ln214_fu_2978_p1 | 12'd1);

assign ret_V_30_fu_3062_p2 = (13'd2 + zext_ln215_1_reg_4161);

assign ret_V_31_fu_3030_p2 = (13'd3 + zext_ln215_1_fu_3027_p1);

assign ret_V_32_fu_3232_p2 = (13'd4 + zext_ln215_1_reg_4161_pp0_iter3_reg);

assign ret_V_33_fu_3042_p2 = (13'd5 + zext_ln215_1_fu_3027_p1);

assign ret_V_34_fu_3171_p2 = (index_e_V_fu_3164_p3 | 8'd1);

assign ret_V_35_fu_3447_p2 = (index_e_V_reg_4280_pp0_iter4_reg | 8'd2);

assign ret_V_36_fu_3348_p2 = (index_e_V_reg_4280 | 8'd3);

assign ret_V_3_fu_1230_p2 = (or_ln144_fu_1224_p2 | data_valid_mid_V_2_fu_1206_p2);

assign ret_V_41_fu_1705_p2 = (zext_ln700_fu_1697_p1 - zext_ln1193_fu_1701_p1);

assign ret_V_42_fu_1655_p2 = (zext_ln700_1_fu_1647_p1 - zext_ln1193_1_fu_1651_p1);

assign ret_V_43_fu_1605_p2 = (zext_ln700_2_fu_1597_p1 - zext_ln1193_2_fu_1601_p1);

assign ret_V_46_fu_3674_p0 = ret_V_46_fu_3674_p00;

assign ret_V_46_fu_3674_p00 = p_Val2_70_reg_3882;

assign ret_V_48_fu_3148_p2 = (zext_ln703_6_cast_fu_3117_p4 - rhs_V_fu_3140_p3);

assign ret_V_49_fu_3189_p0 = sext_ln1352_fu_3186_p1;

assign ret_V_49_fu_3189_p1 = empty_41_reg_4197;

assign ret_V_49_fu_3189_p2 = ($signed(ret_V_49_fu_3189_p0) * $signed(ret_V_49_fu_3189_p1));

assign ret_V_50_fu_3198_p0 = sext_ln1352_fu_3186_p1;

assign ret_V_50_fu_3198_p1 = empty_42_reg_4232;

assign ret_V_50_fu_3198_p2 = ($signed(ret_V_50_fu_3198_p0) * $signed(ret_V_50_fu_3198_p1));

assign ret_V_51_fu_3207_p0 = sext_ln1352_fu_3186_p1;

assign ret_V_51_fu_3207_p1 = empty_43_reg_4237;

assign ret_V_51_fu_3207_p2 = ($signed(ret_V_51_fu_3207_p0) * $signed(ret_V_51_fu_3207_p1));

assign ret_V_55_fu_3464_p0 = sext_ln1352_4_fu_3461_p1;

assign ret_V_55_fu_3464_p1 = empty_44_reg_4338;

assign ret_V_55_fu_3464_p2 = ($signed(ret_V_55_fu_3464_p0) * $signed(ret_V_55_fu_3464_p1));

assign ret_V_56_fu_3473_p0 = sext_ln1352_4_fu_3461_p1;

assign ret_V_56_fu_3473_p1 = empty_45_reg_4414;

assign ret_V_56_fu_3473_p2 = ($signed(ret_V_56_fu_3473_p0) * $signed(ret_V_56_fu_3473_p1));

assign ret_V_57_fu_3686_p0 = ret_V_57_fu_3686_p00;

assign ret_V_57_fu_3686_p00 = p_Val2_62_reg_4403;

assign rhs_V_fu_3140_p3 = {{empty_40_fu_3132_p3}, {3'd0}};

assign rsp_table_V_address0 = zext_ln544_fu_1447_p1;

assign sel_tmp5_fu_2930_p2 = (do_2s_assign_reg_894 ^ 1'd1);

assign select_ln101_1_fu_2703_p3 = ((or_ln69_fu_2143_p2[0:0] === 1'b1) ? select_ln101_fu_2696_p3 : select_ln99_1_fu_2688_p3);

assign select_ln101_fu_2696_p3 = ((icmp_ln879_27_reg_4033[0:0] === 1'b1) ? 6'd42 : 6'd41);

assign select_ln117_1_fu_1873_p3 = ((or_ln117_fu_1867_p2[0:0] === 1'b1) ? select_ln117_fu_1859_p3 : zext_ln879_1_fu_1843_p1);

assign select_ln117_fu_1859_p3 = ((icmp_ln879_12_fu_1853_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign select_ln119_1_fu_1911_p3 = ((or_ln119_fu_1905_p2[0:0] === 1'b1) ? select_ln119_fu_1897_p3 : zext_ln117_fu_1881_p1);

assign select_ln119_fu_1897_p3 = ((icmp_ln879_16_fu_1891_p2[0:0] === 1'b1) ? 3'd5 : 3'd4);

assign select_ln121_1_fu_1945_p3 = ((or_ln121_fu_1939_p2[0:0] === 1'b1) ? select_ln121_fu_1931_p3 : select_ln119_1_fu_1911_p3);

assign select_ln121_fu_1931_p3 = ((icmp_ln879_20_fu_1925_p2[0:0] === 1'b1) ? 3'd7 : 3'd6);

assign select_ln123_1_fu_1983_p3 = ((or_ln123_fu_1977_p2[0:0] === 1'b1) ? select_ln123_fu_1969_p3 : zext_ln121_fu_1953_p1);

assign select_ln123_fu_1969_p3 = ((icmp_ln879_24_fu_1963_p2[0:0] === 1'b1) ? 4'd9 : 4'd8);

assign select_ln125_1_fu_2176_p3 = ((or_ln125_fu_2172_p2[0:0] === 1'b1) ? select_ln125_fu_2165_p3 : select_ln123_1_reg_4041);

assign select_ln125_fu_2165_p3 = ((icmp_ln879_28_reg_4051[0:0] === 1'b1) ? 4'd11 : 4'd10);

assign select_ln127_1_fu_2209_p3 = ((or_ln127_fu_2203_p2[0:0] === 1'b1) ? select_ln127_fu_2195_p3 : select_ln125_1_fu_2176_p3);

assign select_ln127_fu_2195_p3 = ((icmp_ln879_31_fu_2189_p2[0:0] === 1'b1) ? 4'd13 : 4'd12);

assign select_ln129_1_fu_2243_p3 = ((or_ln129_fu_2237_p2[0:0] === 1'b1) ? select_ln129_fu_2229_p3 : select_ln127_1_fu_2209_p3);

assign select_ln129_fu_2229_p3 = ((icmp_ln879_33_fu_2223_p2[0:0] === 1'b1) ? 4'd15 : 4'd14);

assign select_ln131_1_fu_2281_p3 = ((or_ln131_fu_2275_p2[0:0] === 1'b1) ? select_ln131_fu_2267_p3 : zext_ln129_fu_2251_p1);

assign select_ln131_fu_2267_p3 = ((icmp_ln879_35_fu_2261_p2[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln133_1_fu_2315_p3 = ((or_ln133_fu_2309_p2[0:0] === 1'b1) ? select_ln133_fu_2301_p3 : select_ln131_1_fu_2281_p3);

assign select_ln133_fu_2301_p3 = ((icmp_ln879_37_fu_2295_p2[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln135_1_fu_2349_p3 = ((or_ln135_fu_2343_p2[0:0] === 1'b1) ? select_ln135_fu_2335_p3 : select_ln133_1_fu_2315_p3);

assign select_ln135_fu_2335_p3 = ((icmp_ln879_40_fu_2329_p2[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln137_1_fu_2383_p3 = ((or_ln137_fu_2377_p2[0:0] === 1'b1) ? select_ln137_fu_2369_p3 : select_ln135_1_fu_2349_p3);

assign select_ln137_fu_2369_p3 = ((icmp_ln879_42_fu_2363_p2[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln139_1_fu_2417_p3 = ((or_ln139_fu_2411_p2[0:0] === 1'b1) ? select_ln139_fu_2403_p3 : select_ln137_1_fu_2383_p3);

assign select_ln139_fu_2403_p3 = ((icmp_ln879_44_fu_2397_p2[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln141_1_fu_2900_p3 = ((or_ln141_fu_2896_p2[0:0] === 1'b1) ? select_ln141_fu_2889_p3 : select_ln139_1_reg_4073);

assign select_ln141_fu_2889_p3 = ((icmp_ln879_46_reg_4083[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln143_1_fu_2918_p3 = ((or_ln143_fu_2914_p2[0:0] === 1'b1) ? select_ln143_fu_2907_p3 : select_ln141_1_fu_2900_p3);

assign select_ln143_fu_2907_p3 = ((icmp_ln879_48_reg_4094[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln57_fu_2026_p3 = ((icmp_ln879_5_reg_3953[0:0] === 1'b1) ? 2'd2 : zext_ln879_fu_2023_p1);

assign select_ln59_1_fu_2048_p3 = ((or_ln59_fu_2044_p2[0:0] === 1'b1) ? select_ln59_fu_2037_p3 : zext_ln57_fu_2033_p1);

assign select_ln59_fu_2037_p3 = ((icmp_ln879_7_reg_3966[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign select_ln61_1_fu_2067_p3 = ((or_ln61_fu_2063_p2[0:0] === 1'b1) ? select_ln61_fu_2056_p3 : select_ln59_1_fu_2048_p3);

assign select_ln61_fu_2056_p3 = ((icmp_ln879_11_reg_3979[0:0] === 1'b1) ? 3'd6 : 3'd5);

assign select_ln63_1_fu_2090_p3 = ((or_ln63_fu_2086_p2[0:0] === 1'b1) ? select_ln63_fu_2079_p3 : zext_ln61_fu_2075_p1);

assign select_ln63_fu_2079_p3 = ((icmp_ln879_15_reg_3992[0:0] === 1'b1) ? 4'd8 : 4'd7);

assign select_ln65_1_fu_2109_p3 = ((or_ln65_fu_2105_p2[0:0] === 1'b1) ? select_ln65_fu_2098_p3 : select_ln63_1_fu_2090_p3);

assign select_ln65_fu_2098_p3 = ((icmp_ln879_19_reg_4008[0:0] === 1'b1) ? 4'd10 : 4'd9);

assign select_ln67_1_fu_2128_p3 = ((or_ln67_fu_2124_p2[0:0] === 1'b1) ? select_ln67_fu_2117_p3 : select_ln65_1_fu_2109_p3);

assign select_ln67_fu_2117_p3 = ((icmp_ln879_23_reg_4020[0:0] === 1'b1) ? 4'd12 : 4'd11);

assign select_ln69_1_fu_2147_p3 = ((or_ln69_fu_2143_p2[0:0] === 1'b1) ? select_ln69_fu_2136_p3 : select_ln67_1_fu_2128_p3);

assign select_ln69_fu_2136_p3 = ((icmp_ln879_27_reg_4033[0:0] === 1'b1) ? 4'd14 : 4'd13);

assign select_ln72_fu_2455_p3 = ((icmp_ln879_38_fu_2449_p2[0:0] === 1'b1) ? 4'd15 : select_ln69_1_fu_2147_p3);

assign select_ln74_1_fu_2478_p3 = ((or_ln74_fu_2474_p2[0:0] === 1'b1) ? select_ln74_fu_2467_p3 : zext_ln72_fu_2463_p1);

assign select_ln74_fu_2467_p3 = ((icmp_ln879_5_reg_3953[0:0] === 1'b1) ? 5'd17 : 5'd16);

assign select_ln76_1_fu_2493_p3 = ((or_ln59_fu_2044_p2[0:0] === 1'b1) ? select_ln76_fu_2486_p3 : select_ln74_1_fu_2478_p3);

assign select_ln76_fu_2486_p3 = ((icmp_ln879_7_reg_3966[0:0] === 1'b1) ? 5'd19 : 5'd18);

assign select_ln78_1_fu_2508_p3 = ((or_ln61_fu_2063_p2[0:0] === 1'b1) ? select_ln78_fu_2501_p3 : select_ln76_1_fu_2493_p3);

assign select_ln78_fu_2501_p3 = ((icmp_ln879_11_reg_3979[0:0] === 1'b1) ? 5'd21 : 5'd20);

assign select_ln80_1_fu_2534_p3 = ((or_ln80_fu_2529_p2[0:0] === 1'b1) ? select_ln80_fu_2522_p3 : select_ln78_1_fu_2508_p3);

assign select_ln80_fu_2522_p3 = ((icmp_ln879_15_reg_3992[0:0] === 1'b1) ? 5'd23 : 5'd22);

assign select_ln82_1_fu_2549_p3 = ((or_ln65_fu_2105_p2[0:0] === 1'b1) ? select_ln82_fu_2542_p3 : select_ln80_1_fu_2534_p3);

assign select_ln82_fu_2542_p3 = ((icmp_ln879_19_reg_4008[0:0] === 1'b1) ? 5'd25 : 5'd24);

assign select_ln84_1_fu_2564_p3 = ((or_ln67_fu_2124_p2[0:0] === 1'b1) ? select_ln84_fu_2557_p3 : select_ln82_1_fu_2549_p3);

assign select_ln84_fu_2557_p3 = ((icmp_ln879_23_reg_4020[0:0] === 1'b1) ? 5'd27 : 5'd26);

assign select_ln851_1_fu_2807_p3 = ((icmp_ln851_1_fu_2785_p2[0:0] === 1'b1) ? trunc_ln851_2_fu_2791_p4 : add_ln851_1_fu_2801_p2);

assign select_ln851_2_fu_2868_p3 = ((icmp_ln851_2_fu_2846_p2[0:0] === 1'b1) ? trunc_ln851_3_fu_2852_p4 : add_ln851_2_fu_2862_p2);

assign select_ln851_fu_1410_p3 = ((icmp_ln851_fu_1388_p2[0:0] === 1'b1) ? trunc_ln_fu_1394_p4 : add_ln851_fu_1404_p2);

assign select_ln86_1_fu_2579_p3 = ((or_ln69_fu_2143_p2[0:0] === 1'b1) ? select_ln86_fu_2572_p3 : select_ln84_1_fu_2564_p3);

assign select_ln86_fu_2572_p3 = ((icmp_ln879_27_reg_4033[0:0] === 1'b1) ? 5'd29 : 5'd28);

assign select_ln879_1_fu_2723_p3 = ((and_ln879_fu_2717_p2[0:0] === 1'b1) ? zext_ln879_2_fu_2595_p1 : select_ln101_1_fu_2703_p3);

assign select_ln879_2_fu_2941_p3 = ((and_ln879_1_fu_2936_p2[0:0] === 1'b1) ? zext_ln143_fu_2926_p1 : select_ln879_1_reg_4100);

assign select_ln879_fu_2587_p3 = ((icmp_ln879_29_fu_2159_p2[0:0] === 1'b1) ? select_ln86_1_fu_2579_p3 : zext_ln69_fu_2155_p1);

assign select_ln89_fu_2599_p3 = ((icmp_ln879_38_fu_2449_p2[0:0] === 1'b1) ? 5'd30 : select_ln879_fu_2587_p3);

assign select_ln91_1_fu_2618_p3 = ((or_ln74_fu_2474_p2[0:0] === 1'b1) ? select_ln91_fu_2611_p3 : zext_ln89_fu_2607_p1);

assign select_ln91_fu_2611_p3 = ((icmp_ln879_5_reg_3953[0:0] === 1'b1) ? 6'd32 : 6'd31);

assign select_ln93_1_fu_2633_p3 = ((or_ln59_fu_2044_p2[0:0] === 1'b1) ? select_ln93_fu_2626_p3 : select_ln91_1_fu_2618_p3);

assign select_ln93_fu_2626_p3 = ((icmp_ln879_7_reg_3966[0:0] === 1'b1) ? 6'd34 : 6'd33);

assign select_ln95_1_fu_2654_p3 = ((or_ln95_fu_2649_p2[0:0] === 1'b1) ? select_ln95_fu_2641_p3 : select_ln93_1_fu_2633_p3);

assign select_ln95_fu_2641_p3 = ((icmp_ln879_49_fu_2516_p2[0:0] === 1'b1) ? 6'd36 : 6'd35);

assign select_ln97_1_fu_2673_p3 = ((or_ln97_fu_2669_p2[0:0] === 1'b1) ? select_ln97_fu_2662_p3 : select_ln95_1_fu_2654_p3);

assign select_ln97_fu_2662_p3 = ((icmp_ln879_17_reg_4001[0:0] === 1'b1) ? 6'd38 : 6'd37);

assign select_ln99_1_fu_2688_p3 = ((or_ln67_fu_2124_p2[0:0] === 1'b1) ? select_ln99_fu_2681_p3 : select_ln97_1_fu_2673_p3);

assign select_ln99_fu_2681_p3 = ((icmp_ln879_23_reg_4020[0:0] === 1'b1) ? 6'd40 : 6'd39);

assign sext_ln1352_3_fu_3223_p1 = phimod_V_2_reg_4268;

assign sext_ln1352_4_fu_3461_p1 = p_Val2_60_reg_4408;

assign sext_ln1352_fu_3186_p1 = p_Val2_50_reg_4274;

assign sext_ln203_1_fu_3537_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_2_fu_3243_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_3_fu_3493_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_4_fu_3381_p1 = $signed(params_e_3s_table_V_q0);

assign sext_ln203_fu_3012_p1 = $signed(params_a_2s_table_V_q0);

assign sext_ln214_fu_2978_p1 = $signed(index_p_V_fu_2972_p2);

assign sext_ln703_1_fu_3385_p1 = $signed(grp_fu_978_p3);

assign sext_ln703_2_fu_3549_p1 = $signed(p_Val2_54_fu_3541_p3);

assign sext_ln728_fu_3126_p1 = $signed(params_a_2s_table_V_3_reg_4202);

assign shl_ln1_fu_2960_p3 = {{select_ln879_2_fu_2941_p3}, {3'd0}};

assign shl_ln703_fu_1537_p2 = sub_ln703_3_reg_3847 << 26'd5;

assign sub_ln703_2_fu_3404_p2 = ($signed(p_Val2_50_reg_4274_pp0_iter4_reg) - $signed(add_ln703_4_fu_3399_p2));

assign sub_ln703_3_fu_1442_p2 = (p_Val2_s_reg_3715 - p_Val2_15_fu_1435_p3);

assign sub_ln703_fu_2011_p2 = (26'd0 - ap_phi_mux_p_Val2_25_phi_fu_845_p10);

assign sub_ln731_fu_1276_p2 = (z_out_V_fu_1150_p3 - p_Val2_s_fu_1122_p3);

assign t_V_fu_1362_p3 = {{p_Val2_20_fu_1356_p3}, {28'd0}};

assign theta_inn_V_fu_1548_p3 = {{tmp_7_reg_3728_pp0_iter1_reg}, {7'd0}};

assign theta_mid_V_fu_1555_p3 = {{tmp_12_reg_3733_pp0_iter1_reg}, {7'd0}};

assign theta_out_V_fu_1562_p3 = {{tmp_14_reg_3738_pp0_iter1_reg}, {7'd0}};

assign tmp_10_fu_2828_p4 = {{p_Val2_29_fu_2731_p3[11:2]}};

assign tmp_13_fu_3553_p4 = {{ret_V_55_reg_4439[39:15]}};

assign tmp_19_fu_2747_p3 = {{trunc_ln1_fu_2737_p4}, {14'd0}};

assign tmp_1_fu_1685_p3 = {{reg_994_pp0_iter1_reg}, {reg_990_pp0_iter1_reg}};

assign tmp_2_fu_1625_p3 = {{trunc_ln647_3_reg_3805_pp0_iter1_reg}, {trunc_ln647_2_reg_3800_pp0_iter1_reg}};

assign tmp_31_fu_3088_p3 = {{p_Val2_26_reg_859}, {25'd0}};

assign tmp_34_fu_3606_p3 = p_Val2_63_fu_3587_p2[32'd14];

assign tmp_35_fu_3630_p3 = p_Val2_63_fu_3587_p2[32'd13];

assign tmp_3_fu_1635_p3 = {{reg_994_pp0_iter1_reg}, {reg_986_pp0_iter1_reg}};

assign tmp_4_fu_1575_p3 = {{trunc_ln647_5_reg_3795_pp0_iter1_reg}, {trunc_ln647_4_reg_3790_pp0_iter1_reg}};

assign tmp_5_fu_1585_p3 = {{reg_990_pp0_iter1_reg}, {reg_986_pp0_iter1_reg}};

assign tmp_6_fu_1112_p4 = {{sf2ptcalc_inn_V_0_data_reg[37:20]}};

assign tmp_9_fu_1140_p4 = {{sf2ptcalc_out_V_0_data_reg[37:20]}};

assign tmp_V_10_fu_1088_p3 = sf2ptcalc_inn_V_0_data_reg[32'd8];

assign tmp_V_11_fu_1096_p3 = sf2ptcalc_mid_V_0_data_reg[32'd8];

assign tmp_V_12_fu_1104_p3 = sf2ptcalc_out_V_0_data_reg[32'd8];

assign tmp_V_1_fu_1006_p4 = {{pl2ptcalc_V_0_data_reg[56:36]}};

assign tmp_V_4_fu_1034_p3 = sf2ptcalc_inn_V_0_data_reg[32'd59];

assign tmp_V_5_fu_1042_p3 = sf2ptcalc_mid_V_0_data_reg[32'd59];

assign tmp_V_6_fu_1050_p3 = sf2ptcalc_out_V_0_data_reg[32'd59];

assign tmp_V_7_fu_1058_p4 = {{sf2ptcalc_inn_V_0_data_reg[58:38]}};

assign tmp_V_8_fu_1068_p4 = {{sf2ptcalc_mid_V_0_data_reg[58:38]}};

assign tmp_V_9_fu_1078_p4 = {{sf2ptcalc_out_V_0_data_reg[58:38]}};

assign tmp_V_fu_998_p3 = pl2ptcalc_V_0_data_reg[32'd62];

assign tmp_fu_1675_p3 = {{trunc_ln647_1_reg_3815_pp0_iter1_reg}, {trunc_ln647_reg_3810_pp0_iter1_reg}};

assign tmp_s_fu_2767_p4 = {{p_Val2_29_fu_2731_p3[4:2]}};

assign trunc_ln1_fu_2737_p4 = {{p_Val2_29_fu_2731_p3[25:2]}};

assign trunc_ln647_1_fu_1302_p1 = sf2ptcalc_inn_V_0_data_reg[2:0];

assign trunc_ln647_2_fu_1290_p1 = sf2ptcalc_out_V_0_data_reg[2:0];

assign trunc_ln647_3_fu_1294_p1 = sf2ptcalc_inn_V_0_data_reg[2:0];

assign trunc_ln647_4_fu_1282_p1 = sf2ptcalc_out_V_0_data_reg[2:0];

assign trunc_ln647_5_fu_1286_p1 = sf2ptcalc_mid_V_0_data_reg[2:0];

assign trunc_ln647_6_fu_1264_p1 = sf2ptcalc_out_V_0_data_reg[2:0];

assign trunc_ln647_7_fu_1268_p1 = sf2ptcalc_mid_V_0_data_reg[2:0];

assign trunc_ln647_8_fu_1272_p1 = sf2ptcalc_inn_V_0_data_reg[2:0];

assign trunc_ln647_fu_1298_p1 = sf2ptcalc_mid_V_0_data_reg[2:0];

assign trunc_ln708_1_fu_1711_p4 = {{ret_V_41_fu_1705_p2[18:1]}};

assign trunc_ln708_2_fu_1661_p4 = {{ret_V_42_fu_1655_p2[18:1]}};

assign trunc_ln708_3_fu_1611_p4 = {{ret_V_43_fu_1605_p2[18:1]}};

assign trunc_ln718_fu_3614_p1 = p_Val2_63_fu_3587_p2[12:0];

assign trunc_ln728_fu_3129_p1 = params_a_3s_table_V_3_reg_4212[24:0];

assign trunc_ln851_2_fu_2791_p4 = {{p_Val2_29_fu_2731_p3[16:5]}};

assign trunc_ln851_3_fu_2852_p4 = {{p_Val2_29_fu_2731_p3[23:12]}};

assign trunc_ln851_fu_1376_p1 = p_Val2_20_fu_1356_p3[16:0];

assign trunc_ln_fu_1394_p4 = {{p_Val2_20_fu_1356_p3[28:17]}};

assign xs_V_1_fu_1341_p2 = ($signed(31'd0) - $signed(p_Result_108_reg_3825));

assign z_out_V_fu_1150_p3 = {{tmp_9_fu_1140_p4}, {8'd0}};

assign zext_ln117_fu_1881_p1 = select_ln117_1_fu_1873_p3;

assign zext_ln1193_1_fu_1651_p1 = theta_inn_V_fu_1548_p3;

assign zext_ln1193_2_fu_1601_p1 = theta_mid_V_fu_1555_p3;

assign zext_ln1193_fu_1701_p1 = theta_inn_V_fu_1548_p3;

assign zext_ln121_fu_1953_p1 = select_ln121_1_fu_1945_p3;

assign zext_ln129_fu_2251_p1 = select_ln129_1_fu_2243_p3;

assign zext_ln143_fu_2926_p1 = select_ln143_1_fu_2918_p3;

assign zext_ln214_1_fu_2968_p1 = shl_ln1_fu_2960_p3;

assign zext_ln214_fu_2956_p1 = index_a_V_fu_2948_p3;

assign zext_ln215_1_fu_3027_p1 = $unsigned(sext_ln214_reg_4125);

assign zext_ln27_fu_3000_p1 = inv_table_V_q0;

assign zext_ln415_fu_3644_p1 = and_ln415_fu_3638_p2;

assign zext_ln544_10_fu_3488_p1 = index_e_V_reg_4280_pp0_iter4_reg;

assign zext_ln544_11_fu_3177_p1 = ret_V_34_fu_3171_p2;

assign zext_ln544_12_fu_3452_p1 = ret_V_35_fu_3447_p2;

assign zext_ln544_13_fu_3353_p1 = ret_V_36_fu_3348_p2;

assign zext_ln544_14_fu_2823_p1 = ibin_V_2_fu_2815_p3;

assign zext_ln544_15_fu_2884_p1 = ibin_V_3_fu_2876_p3;

assign zext_ln544_1_fu_3339_p1 = ibin_V_1_reg_4343;

assign zext_ln544_2_fu_2982_p1 = index_a_V_fu_2948_p3;

assign zext_ln544_3_fu_3021_p1 = ret_V_28_fu_3016_p2;

assign zext_ln544_4_fu_3343_p1 = $unsigned(sext_ln214_reg_4125_pp0_iter3_reg);

assign zext_ln544_5_fu_2994_p1 = ret_V_29_fu_2988_p2;

assign zext_ln544_6_fu_3067_p1 = ret_V_30_fu_3062_p2;

assign zext_ln544_7_fu_3036_p1 = ret_V_31_fu_3030_p2;

assign zext_ln544_8_fu_3237_p1 = ret_V_32_fu_3232_p2;

assign zext_ln544_9_fu_3048_p1 = ret_V_33_fu_3042_p2;

assign zext_ln544_fu_1447_p1 = ibin_V_reg_3837;

assign zext_ln57_fu_2033_p1 = select_ln57_fu_2026_p3;

assign zext_ln61_fu_2075_p1 = select_ln61_1_fu_2067_p3;

assign zext_ln69_fu_2155_p1 = select_ln69_1_fu_2147_p3;

assign zext_ln700_1_fu_1647_p1 = theta_out_V_fu_1562_p3;

assign zext_ln700_2_fu_1597_p1 = theta_out_V_fu_1562_p3;

assign zext_ln700_fu_1697_p1 = theta_mid_V_fu_1555_p3;

assign zext_ln703_6_cast_fu_3117_p4 = {{ret_V_47_reg_4263[42:15]}};

assign zext_ln72_fu_2463_p1 = select_ln72_fu_2455_p3;

assign zext_ln879_1_fu_1843_p1 = icmp_ln879_8_fu_1837_p2;

assign zext_ln879_2_fu_2595_p1 = select_ln879_fu_2587_p3;

assign zext_ln879_fu_2023_p1 = icmp_ln879_4_reg_3947;

assign zext_ln89_fu_2607_p1 = select_ln89_fu_2599_p3;

always @ (posedge ap_clk) begin
    p_Val2_s_reg_3715[7:0] <= 8'b00000000;
    sub_ln731_reg_3785[7:0] <= 8'b00000000;
    ptcalc2mtc_V_1_state[1:0] <= 2'b00;
    sub_ln703_3_reg_3847[7:0] <= 8'b00000000;
    index_a_V_reg_4120[0] <= 1'b0;
    sext_ln214_reg_4125[0] <= 1'b0;
    sext_ln214_reg_4125_pp0_iter3_reg[0] <= 1'b0;
    zext_ln215_1_reg_4161[0] <= 1'b0;
    zext_ln215_1_reg_4161[12] <= 1'b0;
    zext_ln215_1_reg_4161_pp0_iter3_reg[0] <= 1'b0;
    zext_ln215_1_reg_4161_pp0_iter3_reg[12] <= 1'b0;
    index_e_V_reg_4280[1:0] <= 2'b00;
    index_e_V_reg_4280_pp0_iter4_reg[1:0] <= 2'b00;
    ap_phi_reg_pp0_iter2_empty_38_reg_823[8:6] <= 3'b000;
end

endmodule //ptcalc_top
