// Seed: 1209980343
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    input  wand id_2,
    output tri0 id_3,
    output wand id_4,
    output tri1 id_5,
    input  wand id_6
);
  uwire id_8;
  assign module_1.type_11 = 0;
  if (1) wor id_9;
  else if (1'b0) assign id_3 = 1;
  else begin : LABEL_0
    assign id_5 = id_9;
  end
  wire  id_10;
  wire  id_11;
  uwire id_12 = id_9;
  tri0  id_13;
  assign id_8 = 1 == 1;
  assign id_3 = id_13;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1,
    input wire  id_2,
    input wire  id_3,
    input wire  id_4
);
  assign id_6 = id_0;
  supply1 id_7 = 1'b0;
  assign id_7 = 1 && id_0 ? id_3 : id_1;
  tri0 id_8;
  supply1 id_9;
  assign id_6 = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_6,
      id_6,
      id_6,
      id_7
  );
  wor id_10;
  assign id_10 = {id_8{id_10}};
  assign id_9  = 1;
endmodule
