Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/user/Documents/Columbia/EmbeddedSystems/EmbeddedFinalProject/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
