// Seed: 745917870
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input wand id_5
);
  wire id_7;
  tri0 id_8;
  wire id_9;
  assign id_8 = id_5;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wire  id_3,
    output wand  id_4,
    output uwire id_5
);
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_1), .id_2(id_2 + id_0), .id_3(1), .id_4(id_0 - id_5)
  ); module_0(
      id_2, id_0, id_5, id_0, id_3, id_1
  );
endmodule
