
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:996.13-996.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:997.13-997.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:998.16-998.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:994.1-1000.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d6_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1122.13-1122.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1123.13-1123.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1124.13-1124.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1125.13-1125.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1126.13-1126.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1127.13-1127.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1128.16-1128.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1120.1-1130.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d6_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1253.13-1253.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1254.13-1254.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1255.13-1255.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1256.13-1256.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1257.13-1257.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1258.13-1258.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1259.16-1259.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1251.1-1261.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1379.13-1379.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1380.13-1380.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1381.16-1381.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1377.1-1383.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1923.1-1932.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1936.1-1945.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1949.1-1958.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1962.1-1971.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc505'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_2'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf3_dot_product'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readFilters30'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf3_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Generating RTLIL representation for module `\dpram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
root of   0 design levels: dpram               
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
root of   0 design levels: td_fused_top_tdf3_get_next_ijk
root of   0 design levels: td_fused_top_tdf3_readInputs
root of   0 design levels: td_fused_top_tdf3_readFilters30
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_0_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
root of   4 design levels: td_fused_top_tdf3_dot_product
root of   4 design levels: td_fused_top_tdf3_accum_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_0_full_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
root of   4 design levels: td_fused_top_tdf3_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc505
root of   0 design levels: td_fused_top_tdf3_writeOutputs_unaligned
root of   0 design levels: td_fused_top_fifo_w4_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d2_S_x
root of   0 design levels: td_fused_top_fifo_w6_d6_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d6_S
root of   0 design levels: td_fused_top_fifo_w12_d6_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d6_S
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP49028 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP49028
Used module:     \td_fused_top_fifo_w16_d2_S_x0
Used module:         \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:     \td_fused_top_fifo_w12_d6_S
Used module:         \td_fused_top_fifo_w12_d6_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d6_S
Used module:         \td_fused_top_fifo_w6_d6_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d2_S_x
Used module:         \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf3_writeOutputs_unaligned
Used module:     \td_fused_top_Block_entry_proc_proc505
Used module:     \td_fused_top_tdf3_accum_2
Used module:         \td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
Used module:             \td_fused_top_ap_hadd_0_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:     \td_fused_top_tdf3_accum_1
Used module:     \td_fused_top_tdf3_dot_product
Used module:         \td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:             \td_fused_top_ap_hmul_0_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:     \td_fused_top_tdf3_readFilters30
Used module:     \td_fused_top_tdf3_readInputs
Used module:     \td_fused_top_tdf3_get_next_ijk
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
Used module:             \dpram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \AWIDTH = 3
Parameter \NUM_WORDS = 8
Parameter \DWIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 3
Parameter \NUM_WORDS = 8
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Parameter \AWIDTH = 6
Parameter \NUM_WORDS = 64
Parameter \DWIDTH = 16

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 6
Parameter \NUM_WORDS = 64
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16
Found cached RTLIL representation for module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.

2.12. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP49028
Used module:     \td_fused_top_fifo_w16_d2_S_x0
Used module:         \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:     \td_fused_top_fifo_w12_d6_S
Used module:         \td_fused_top_fifo_w12_d6_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d6_S
Used module:         \td_fused_top_fifo_w6_d6_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d2_S_x
Used module:         \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf3_writeOutputs_unaligned
Used module:     \td_fused_top_Block_entry_proc_proc505
Used module:     \td_fused_top_tdf3_accum_2
Used module:         $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
Used module:             \td_fused_top_ap_hadd_0_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:     \td_fused_top_tdf3_accum_1
Used module:     \td_fused_top_tdf3_dot_product
Used module:         $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:             \td_fused_top_ap_hmul_0_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:     \td_fused_top_tdf3_readFilters30
Used module:     \td_fused_top_tdf3_readInputs
Used module:     \td_fused_top_tdf3_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
Used module:             $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
Used module:             $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
Used module:             $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore

2.13. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP49028
Used module:     \td_fused_top_fifo_w16_d2_S_x0
Used module:         \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:     \td_fused_top_fifo_w12_d6_S
Used module:         \td_fused_top_fifo_w12_d6_S_shiftReg
Used module:     \td_fused_top_fifo_w6_d6_S
Used module:         \td_fused_top_fifo_w6_d6_S_shiftReg
Used module:     \td_fused_top_fifo_w4_d2_S_x
Used module:         \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf3_writeOutputs_unaligned
Used module:     \td_fused_top_Block_entry_proc_proc505
Used module:     \td_fused_top_tdf3_accum_2
Used module:         $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
Used module:             \td_fused_top_ap_hadd_0_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:     \td_fused_top_tdf3_accum_1
Used module:     \td_fused_top_tdf3_dot_product
Used module:         $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:             \td_fused_top_ap_hmul_0_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:     \td_fused_top_tdf3_readFilters30
Used module:     \td_fused_top_tdf3_readInputs
Used module:     \td_fused_top_tdf3_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
Used module:             $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
Used module:             $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
Used module:             $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram
Used module:     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Removing unused module `\dpram'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Removed 7 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4074$1027'.
Found and cleaned up 256 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1962$443'.
Found and cleaned up 256 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1949$442'.
Found and cleaned up 256 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1936$441'.
Found and cleaned up 256 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1923$440'.
Cleaned up 1025 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6405$2555 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6395$2547 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6385$2539 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6372$2532 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6359$2525 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6350$2523 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6341$2521 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6329$2517 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6317$2513 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5996$2428 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5986$2420 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5976$2412 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5963$2405 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5954$2403 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5945$2401 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5933$2397 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5921$2393 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2805 in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2797 in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2787 in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2779 in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2769 in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2761 in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5747$1841 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5739$1830 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5731$1823 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5723$1812 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5715$1805 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5707$1794 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5697$1779 in module td_fused_top_tdf3_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5683$1773 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5673$1758 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5665$1754 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5657$1743 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5627$1691 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5619$1689 in module td_fused_top_tdf3_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5395$1621 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5387$1606 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5379$1591 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5371$1584 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5363$1577 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5355$1562 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5347$1547 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5339$1540 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5331$1533 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5323$1527 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5315$1511 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5307$1495 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5297$1484 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5287$1473 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5279$1461 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5271$1449 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5261$1438 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5251$1427 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5243$1425 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5235$1417 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5227$1413 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5219$1409 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5211$1407 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5203$1405 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5168$1363 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5156$1338 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5144$1317 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5132$1313 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5124$1311 in module td_fused_top_tdf3_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4879$1282 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4871$1274 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4863$1268 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4855$1262 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4847$1260 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4839$1252 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4831$1248 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4823$1244 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4815$1242 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4807$1240 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4781$1214 in module td_fused_top_tdf3_readFilters30.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4767$1201 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4755$1188 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4743$1184 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4735$1182 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4416$1151 in module FPMult_16.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6889$2729 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6879$2721 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6869$2713 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6856$2708 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6847$2706 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6838$2704 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6826$2700 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6814$2696 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4194$1103 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4186$1097 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4178$1091 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4170$1087 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4162$1081 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4154$1079 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4146$1073 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4138$1069 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4130$1067 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4122$1065 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4100$1041 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4088$1032 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4074$1027 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4062$1014 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4050$1010 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4042$1008 in module td_fused_top_tdf3_dot_product.
Marked 8 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3749$945 in module td_fused_top_tdf3_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3735$924 in module td_fused_top_tdf3_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3721$903 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3713$901 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3705$893 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3687$885 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3679$881 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3671$877 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3663$875 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3655$873 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3647$869 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3639$865 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3631$863 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3623$861 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3615$837 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3607$813 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3589$799 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3571$785 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3515$729 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3507$724 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3495$707 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3483$694 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3471$690 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3463$688 in module td_fused_top_tdf3_accum_1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3145$657 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3145$657 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3100$654 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3100$654 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2971$630 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2971$630 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2952$629 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2952$629 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6596$2606 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6586$2598 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6576$2590 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6564$2586 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6552$2582 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2364$560 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2356$556 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2348$552 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2340$548 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2332$546 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2324$542 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2316$538 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2302$528 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2294$520 in module td_fused_top_tdf3_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2282$514 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2274$512 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2264$507 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2166$501 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2158$494 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2150$487 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2142$483 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2134$476 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2124$468 in module td_fused_top_Block_entry_proc_proc505.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2112$459 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2104$457 in module td_fused_top_Block_entry_proc_proc505.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1751$336 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1743$332 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1735$330 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1727$319 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1719$308 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1711$301 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1703$290 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1695$283 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1687$281 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1679$277 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1671$273 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1663$271 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1612$195 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1600$191 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1592$189 in module td_fused_top_tdf3_writeOutputs_unaligned.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1377$188 in module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1377$188 in module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1304$156 in module td_fused_top_fifo_w4_d2_S_x.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1251$155 in module td_fused_top_fifo_w6_d6_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1173$123 in module td_fused_top_fifo_w6_d6_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1120$122 in module td_fused_top_fifo_w12_d6_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1043$90 in module td_fused_top_fifo_w12_d6_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:994$89 in module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:994$89 in module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:922$57 in module td_fused_top_fifo_w16_d2_S_x0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:701$18 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:689$14 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:677$10 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Removed a total of 6 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 2292 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6239$2576'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6238$2575'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6237$2574'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6236$2573'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6235$2572'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6234$2571'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6233$2570'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6232$2569'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6231$2568'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6230$2567'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6229$2566'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5836$2449'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5835$2448'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5834$2447'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5831$2444'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5830$2443'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5829$2442'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5828$2441'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5827$2440'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5826$2439'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1861'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \i_2 = 16'0000000000000000
  Set init value: \j_2 = 16'0000000000000000
  Set init value: \k_2 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1688'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1310'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6724$2750'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6723$2749'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6722$2748'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6719$2745'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6718$2744'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6717$2743'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6716$2742'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6715$2741'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6714$2740'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1146'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1007'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 8'00000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6513$2621'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6512$2620'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6511$2619'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6510$2618'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6509$2617'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$577'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \accum_in_14_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$506'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$456'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount_4 = 16'0000000000000000
  Set init value: \outputChanIdx_4 = 16'0000000000000000
  Set init value: \outputRow_8_0 = 16'0000000000000000
  Set init value: \outputRow_8_1 = 16'0000000000000000
  Set init value: \outputRow_8_2 = 16'0000000000000000
  Set init value: \outputRow_8_3 = 16'0000000000000000
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1297$186'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1296$185'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1295$184'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1166$153'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1165$152'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1164$151'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1036$120'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1035$119'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1034$118'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:915$87'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:914$86'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:913$85'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$56'.
  Set init value: \ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf3_readInputs_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf3_writeOutputs_unaligned_U0_ap_ready = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6239$2576'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6238$2575'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6237$2574'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6236$2573'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6235$2572'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6234$2571'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6233$2570'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6232$2569'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6231$2568'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6230$2567'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6229$2566'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6405$2555'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6395$2547'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6385$2539'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6372$2532'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6359$2525'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6350$2523'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6341$2521'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6329$2517'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6317$2513'.
     1/1: $0\iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5836$2449'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5835$2448'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5834$2447'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5833$2446'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5832$2445'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5831$2444'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5830$2443'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5829$2442'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5828$2441'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5827$2440'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5826$2439'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5996$2428'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5986$2420'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5976$2412'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5963$2405'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5954$2403'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5945$2401'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5933$2397'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5921$2393'.
     1/1: $0\iptr[0:0]
Creating decoders for process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2805'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2796_EN[15:0]$2811
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2796_DATA[15:0]$2810
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2796_ADDR[5:0]$2809
     4/4: $0\out_b[15:0]
Creating decoders for process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2797'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2795_EN[15:0]$2803
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2795_DATA[15:0]$2802
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2795_ADDR[5:0]$2801
     4/4: $0\out_a[15:0]
Creating decoders for process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2787'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2778_EN[15:0]$2793
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2778_DATA[15:0]$2792
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2778_ADDR[4:0]$2791
     4/4: $0\out_b[15:0]
Creating decoders for process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2779'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2777_EN[15:0]$2785
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2777_DATA[15:0]$2784
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2777_ADDR[4:0]$2783
     4/4: $0\out_a[15:0]
Creating decoders for process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2769'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2760_EN[15:0]$2775
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2760_DATA[15:0]$2774
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2760_ADDR[2:0]$2773
     4/4: $0\out_b[15:0]
Creating decoders for process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2761'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2759_EN[15:0]$2767
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2759_DATA[15:0]$2766
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2759_ADDR[2:0]$2765
     4/4: $0\out_a[15:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2467$2757'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2463$2756'.
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2456$2755'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4318$2753'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4314$2752'.
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4307$2751'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1861'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5766$1845'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5747$1841'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5739$1830'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5731$1823'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5723$1812'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5715$1805'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5707$1794'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5697$1779'.
     1/2: $2\ap_phi_mux_k_14_new_0_i_phi_fu_82_p6[15:0]
     2/2: $1\ap_phi_mux_k_14_new_0_i_phi_fu_82_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5683$1773'.
     1/3: $3\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6[15:0]
     2/3: $2\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6[15:0]
     3/3: $1\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5673$1758'.
     1/2: $2\ap_phi_mux_j_14_flag_0_i_phi_fu_55_p6[0:0]
     2/2: $1\ap_phi_mux_j_14_flag_0_i_phi_fu_55_p6[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5665$1754'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5657$1743'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5651$1732'.
     1/1: $0\k_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5645$1719'.
     1/1: $0\j_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5639$1704'.
     1/1: $0\i_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5627$1691'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5619$1689'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1688'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5453$1652'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5395$1621'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5387$1606'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5379$1591'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5371$1584'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5363$1577'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5355$1562'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5347$1547'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5339$1540'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5331$1533'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5323$1527'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5315$1511'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5307$1495'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5297$1484'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5287$1473'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5279$1461'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5271$1449'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5261$1438'.
     1/2: $2\ifmap_vec_0_0_address1[4:0]
     2/2: $1\ifmap_vec_0_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5251$1427'.
     1/2: $2\ifmap_vec_0_0_address0[4:0]
     2/2: $1\ifmap_vec_0_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5243$1425'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5235$1417'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_182_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5227$1413'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5219$1409'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5211$1407'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5203$1405'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5197$1401'.
     1/1: $0\icmp_ln24_reg_449[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5189$1395'.
     1/3: $0\select_ln32_41_reg_474[15:0]
     2/3: $0\select_ln32_40_reg_469[15:0]
     3/3: $0\empty_142_reg_463[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5182$1393'.
     1/2: $0\add_ln31_reg_444[13:0]
     2/2: $0\is_padding_reg_436[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5176$1385'.
     1/1: $0\add_ln24_reg_458[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5168$1363'.
     1/1: $0\kk_0_i_i_reg_178[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5156$1338'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5144$1317'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5132$1313'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5124$1311'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1310'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4948$1309'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4922$1302'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4879$1282'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4871$1274'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4863$1268'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4855$1262'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4847$1260'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4839$1252'.
     1/1: $1\ap_phi_mux_kk_0_0_i_phi_fu_85_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4831$1248'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4823$1244'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4815$1242'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4807$1240'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4801$1238'.
     1/1: $0\tmp_reg_132[8:5]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4795$1234'.
     1/1: $0\icmp_ln48_reg_142[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4789$1228'.
     1/1: $0\add_ln48_reg_137[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4781$1214'.
     1/1: $0\kk_0_0_i_reg_81[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4767$1201'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4755$1188'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4743$1184'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4735$1182'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4416$1151'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6724$2750'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6723$2749'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6722$2748'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6721$2747'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6720$2746'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6719$2745'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6718$2744'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6717$2743'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6716$2742'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6715$2741'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6714$2740'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6889$2729'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6879$2721'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6869$2713'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6856$2708'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6847$2706'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6838$2704'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6826$2700'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6814$2696'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1146'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4235$1139'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4194$1103'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4186$1097'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4178$1091'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4170$1087'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4162$1081'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4154$1079'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4146$1073'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4138$1069'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4130$1067'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4122$1065'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4116$1059'.
     1/1: $0\trunc_ln149_reg_122[4:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4108$1055'.
     1/3: $0\trunc_ln149_reg_122_pp0_iter1_reg[4:0]
     2/3: $0\icmp_ln148_reg_118_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln148_reg_118[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4100$1041'.
     1/1: $0\ic_0_0_reg_69[5:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4088$1032'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4074$1027'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4062$1014'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4050$1010'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4042$1008'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1007'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3875$979'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3859$975'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3749$945'.
     1/8: $8\ap_NS_fsm[7:0]
     2/8: $7\ap_NS_fsm[7:0]
     3/8: $6\ap_NS_fsm[7:0]
     4/8: $5\ap_NS_fsm[7:0]
     5/8: $4\ap_NS_fsm[7:0]
     6/8: $3\ap_NS_fsm[7:0]
     7/8: $2\ap_NS_fsm[7:0]
     8/8: $1\ap_NS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3735$924'.
     1/4: $4\grp_fu_311_p0[15:0]
     2/4: $3\grp_fu_311_p0[15:0]
     3/4: $2\grp_fu_311_p0[15:0]
     4/4: $1\grp_fu_311_p0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3721$903'.
     1/4: $4\grp_fu_305_p0[15:0]
     2/4: $3\grp_fu_305_p0[15:0]
     3/4: $2\grp_fu_305_p0[15:0]
     4/4: $1\grp_fu_305_p0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3713$901'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3705$893'.
     1/1: $1\ap_phi_mux_x_phi_fu_172_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3687$885'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3679$881'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3671$877'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3663$875'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3655$873'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3647$869'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3639$865'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3631$863'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3623$861'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3615$837'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3607$813'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3589$799'.
     1/5: $5\accum_in_0_address1[4:0]
     2/5: $4\accum_in_0_address1[4:0]
     3/5: $3\accum_in_0_address1[4:0]
     4/5: $2\accum_in_0_address1[4:0]
     5/5: $1\accum_in_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3571$785'.
     1/5: $5\accum_in_0_address0[4:0]
     2/5: $4\accum_in_0_address0[4:0]
     3/5: $3\accum_in_0_address0[4:0]
     4/5: $2\accum_in_0_address0[4:0]
     5/5: $1\accum_in_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3565$779'.
     1/1: $0\trunc_ln25_reg_508[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3558$775'.
     1/2: $0\tmp_reg_504_pp0_iter1_reg[0:0]
     2/2: $0\tmp_reg_504[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3551$767'.
     1/2: $0\psum_5_reg_588[15:0]
     2/2: $0\psum_4_reg_583[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3544$759'.
     1/2: $0\psum_1_reg_543[15:0]
     2/2: $0\psum_0_reg_538[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
     1/8: $0\psum_0_01_reg_264[15:0]
     2/8: $0\psum_1_02_reg_252[15:0]
     3/8: $0\psum_2_03_reg_240[15:0]
     4/8: $0\psum_3_04_reg_228[15:0]
     5/8: $0\psum_4_05_reg_216[15:0]
     6/8: $0\psum_5_06_reg_204[15:0]
     7/8: $0\psum_6_07_reg_192[15:0]
     8/8: $0\psum_7_08_reg_180[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3523$743'.
     1/3: $0\psum_3_reg_568[15:0]
     2/3: $0\psum_2_reg_563[15:0]
     3/3: $0\add_ln25_reg_558[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3515$729'.
     1/1: $0\x_reg_168[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3507$724'.
     1/1: $0\q_reg_276[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3495$707'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3483$694'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3471$690'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3463$688'.
     1/1: $0\ap_CS_fsm[7:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3145$657'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3136$655'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3100$654'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3037$644'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2971$630'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2952$629'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6513$2621'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6512$2620'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6511$2619'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6510$2618'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6509$2617'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6596$2606'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6586$2598'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6576$2590'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6564$2586'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6552$2582'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$577'.
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2404$571'.
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2364$560'.
     1/3: $3\ap_NS_fsm[3:0]
     2/3: $2\ap_NS_fsm[3:0]
     3/3: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2356$556'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2348$552'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2340$548'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2332$546'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2324$542'.
     1/1: $1\accum_in_14_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2316$538'.
     1/1: $1\accum_in_14[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2310$536'.
     1/1: $0\add_ln57_reg_91[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2302$528'.
     1/1: $0\sum_01_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2294$520'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2282$514'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2274$512'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2264$507'.
     1/1: $0\accum_in_14_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$506'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2179$502'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2166$501'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2158$494'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2150$487'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2142$483'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2134$476'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2124$468'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2112$459'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2104$457'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$456'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1962$443'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1949$442'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1936$441'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1923$440'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1803$362'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1751$336'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1743$332'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1735$330'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1727$319'.
     1/1: $1\out_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1719$308'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1711$301'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1703$290'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1695$283'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1687$281'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1679$277'.
     1/1: $1\ap_phi_mux_empty_139_phi_fu_132_p4[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1671$273'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1663$271'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1657$258'.
     1/1: $0\outputRow_8_3[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1651$245'.
     1/1: $0\outputRow_8_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1645$232'.
     1/1: $0\outputRow_8_1[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1639$219'.
     1/1: $0\outputRow_8_0[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1633$217'.
     1/1: $0\outputCount_4[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1627$213'.
     1/1: $0\outputChanIdx_4[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1620$211'.
     1/2: $0\icmp_ln87_reg_917[0:0]
     2/2: $0\out_data_addr_reg_903[11:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1612$195'.
     1/1: $0\empty_139_reg_129[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1600$191'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1592$189'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1377$188'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1368$187'.
     1/2: $0\sr_1[3:0]
     2/2: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1297$186'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1296$185'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1295$184'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1304$156'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1251$155'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1237$154'.
     1/6: $0\sr_5[5:0]
     2/6: $0\sr_4[5:0]
     3/6: $0\sr_3[5:0]
     4/6: $0\sr_2[5:0]
     5/6: $0\sr_1[5:0]
     6/6: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1166$153'.
Creating decoders for process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1165$152'.
Creating decoders for process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1164$151'.
Creating decoders for process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1173$123'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1120$122'.
     1/1: $1\q[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1106$121'.
     1/6: $0\sr_5[11:0]
     2/6: $0\sr_4[11:0]
     3/6: $0\sr_3[11:0]
     4/6: $0\sr_2[11:0]
     5/6: $0\sr_1[11:0]
     6/6: $0\sr_0[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1036$120'.
Creating decoders for process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1035$119'.
Creating decoders for process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1034$118'.
Creating decoders for process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1043$90'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:994$89'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:985$88'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:915$87'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:914$86'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:913$85'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:922$57'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$56'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:701$18'.
     1/1: $0\ap_sync_reg_tdf3_writeOutputs_unaligned_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:689$14'.
     1/1: $0\ap_sync_reg_tdf3_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:677$10'.
     1/1: $0\ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5833$2446'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5832$2445'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5766$1845'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5747$1841'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5739$1830'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5731$1823'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5723$1812'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5715$1805'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_ready' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5707$1794'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_k_14_new_0_i_phi_fu_82_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5697$1779'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5683$1773'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_flag_0_i_phi_fu_55_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5673$1758'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5665$1754'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5657$1743'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_block_state1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5453$1652'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5395$1621'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5387$1606'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5379$1591'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5371$1584'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5363$1577'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5355$1562'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5347$1547'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5339$1540'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5331$1533'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\in_data_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5323$1527'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5315$1511'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5307$1495'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5297$1484'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5287$1473'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5279$1461'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5271$1449'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5261$1438'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5251$1427'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_ready' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5243$1425'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_182_p4' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5235$1417'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5227$1413'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5219$1409'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_done' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5211$1407'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5203$1405'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_block_state1' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4922$1302'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_NS_fsm' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4879$1282'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4871$1274'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4863$1268'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\filter_data_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4855$1262'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_ready' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4847$1260'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_phi_mux_kk_0_0_i_phi_fu_85_p4' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4839$1252'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle_pp0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4831$1248'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4823$1244'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_done' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4815$1242'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4807$1240'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4416$1151'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4416$1151'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4416$1151'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4416$1151'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4416$1151'.
No latch inferred for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_valid1' from process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6721$2747'.
No latch inferred for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_q1' from process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6720$2746'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_block_state1' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4235$1139'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4194$1103'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4186$1097'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_we0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4178$1091'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4170$1087'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4162$1081'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_ready' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4154$1079'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4146$1073'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4138$1069'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_done' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4130$1067'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4122$1065'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_condition_467' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3875$979'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_block_state1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3859$975'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3749$945'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_311_p0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3735$924'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_305_p0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3721$903'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_ready' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3713$901'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_phi_mux_x_phi_fu_172_p4' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3705$893'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_phi_mux_phi_ln45_phi_fu_290_p8' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3687$885'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3679$881'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_idle' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3671$877'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_done' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3663$875'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3655$873'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_we1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3647$869'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_we0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3639$865'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3631$863'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3623$861'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3615$837'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3607$813'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3589$799'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3571$785'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3145$657'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3145$657': $auto$proc_dlatch.cc:427:proc_dlatch$4555
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3136$655'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3100$654'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3100$654': $auto$proc_dlatch.cc:427:proc_dlatch$4564
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3037$644'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2971$630'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2952$629'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_block_state1' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2404$571'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2364$560'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_ready' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2356$556'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_idle' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2348$552'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_done' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2340$548'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2332$546'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_14_ap_vld' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2324$542'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_14' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2316$538'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2179$502'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2166$501'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_return' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2158$494'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2150$487'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2142$483'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_done' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2134$476'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\tmp_78_fu_810_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1962$443'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_tvar_int_3' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1962$443'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\tmp_77_fu_650_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1949$442'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_tvar_int_2' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1949$442'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\tmp_76_fu_490_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1936$441'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_tvar_int_1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1936$441'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\tmp_75_fu_330_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1923$440'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_tvar_int_0' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1923$440'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1803$362'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1751$336'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1743$332'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1735$330'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_ce0' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1727$319'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1719$308'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1711$301'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1703$290'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1695$283'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1687$281'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_phi_mux_empty_139_phi_fu_132_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1679$277'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1671$273'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1663$271'.
No latch inferred for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1377$188'.
No latch inferred for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\q' from process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1251$155'.
No latch inferred for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\q' from process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1120$122'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:994$89'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6405$2555'.
  created $dff cell `$procdff$4565' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6395$2547'.
  created $dff cell `$procdff$4566' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6385$2539'.
  created $dff cell `$procdff$4567' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\reg_q1' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6372$2532'.
  created $dff cell `$procdff$4568' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\reg_valid1' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6372$2532'.
  created $dff cell `$procdff$4569' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\reg_q0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6359$2525'.
  created $dff cell `$procdff$4570' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\reg_valid0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6359$2525'.
  created $dff cell `$procdff$4571' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\prev_tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6350$2523'.
  created $dff cell `$procdff$4572' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\prev_iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6341$2521'.
  created $dff cell `$procdff$4573' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6329$2517'.
  created $dff cell `$procdff$4574' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6317$2513'.
  created $dff cell `$procdff$4575' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5996$2428'.
  created $dff cell `$procdff$4576' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5986$2420'.
  created $dff cell `$procdff$4577' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5976$2412'.
  created $dff cell `$procdff$4578' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5963$2405'.
  created $dff cell `$procdff$4579' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5963$2405'.
  created $dff cell `$procdff$4580' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5954$2403'.
  created $dff cell `$procdff$4581' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5945$2401'.
  created $dff cell `$procdff$4582' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5933$2397'.
  created $dff cell `$procdff$4583' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5921$2393'.
  created $dff cell `$procdff$4584' with positive edge clock.
Creating register for signal `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.\out_b' using process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2805'.
  created $dff cell `$procdff$4585' with positive edge clock.
Creating register for signal `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2796_ADDR' using process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2805'.
  created $dff cell `$procdff$4586' with positive edge clock.
Creating register for signal `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2796_DATA' using process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2805'.
  created $dff cell `$procdff$4587' with positive edge clock.
Creating register for signal `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2796_EN' using process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2805'.
  created $dff cell `$procdff$4588' with positive edge clock.
Creating register for signal `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.\out_a' using process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2797'.
  created $dff cell `$procdff$4589' with positive edge clock.
Creating register for signal `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2795_ADDR' using process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2797'.
  created $dff cell `$procdff$4590' with positive edge clock.
Creating register for signal `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2795_DATA' using process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2797'.
  created $dff cell `$procdff$4591' with positive edge clock.
Creating register for signal `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2795_EN' using process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2797'.
  created $dff cell `$procdff$4592' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.\out_b' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2787'.
  created $dff cell `$procdff$4593' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2778_ADDR' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2787'.
  created $dff cell `$procdff$4594' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2778_DATA' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2787'.
  created $dff cell `$procdff$4595' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2778_EN' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2787'.
  created $dff cell `$procdff$4596' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.\out_a' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2779'.
  created $dff cell `$procdff$4597' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2777_ADDR' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2779'.
  created $dff cell `$procdff$4598' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2777_DATA' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2779'.
  created $dff cell `$procdff$4599' with positive edge clock.
Creating register for signal `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2777_EN' using process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2779'.
  created $dff cell `$procdff$4600' with positive edge clock.
Creating register for signal `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.\out_b' using process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2769'.
  created $dff cell `$procdff$4601' with positive edge clock.
Creating register for signal `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2760_ADDR' using process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2769'.
  created $dff cell `$procdff$4602' with positive edge clock.
Creating register for signal `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2760_DATA' using process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2769'.
  created $dff cell `$procdff$4603' with positive edge clock.
Creating register for signal `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6147$2760_EN' using process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2769'.
  created $dff cell `$procdff$4604' with positive edge clock.
Creating register for signal `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.\out_a' using process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2761'.
  created $dff cell `$procdff$4605' with positive edge clock.
Creating register for signal `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2759_ADDR' using process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2761'.
  created $dff cell `$procdff$4606' with positive edge clock.
Creating register for signal `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2759_DATA' using process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2761'.
  created $dff cell `$procdff$4607' with positive edge clock.
Creating register for signal `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6129$2759_EN' using process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2761'.
  created $dff cell `$procdff$4608' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.\dout_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2467$2757'.
  created $dff cell `$procdff$4609' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.\ce_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2463$2756'.
  created $dff cell `$procdff$4610' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.\din0_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2456$2755'.
  created $dff cell `$procdff$4611' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.\din1_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2456$2755'.
  created $dff cell `$procdff$4612' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\dout_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4318$2753'.
  created $dff cell `$procdff$4613' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\ce_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4314$2752'.
  created $dff cell `$procdff$4614' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\din0_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4307$2751'.
  created $dff cell `$procdff$4615' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\din1_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4307$2751'.
  created $dff cell `$procdff$4616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\k_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5651$1732'.
  created $dff cell `$procdff$4617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\j_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5645$1719'.
  created $dff cell `$procdff$4618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\i_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5639$1704'.
  created $dff cell `$procdff$4619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5627$1691'.
  created $dff cell `$procdff$4620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5619$1689'.
  created $dff cell `$procdff$4621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\icmp_ln24_reg_449' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5197$1401'.
  created $dff cell `$procdff$4622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\empty_142_reg_463' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5189$1395'.
  created $dff cell `$procdff$4623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln32_40_reg_469' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5189$1395'.
  created $dff cell `$procdff$4624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln32_41_reg_474' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5189$1395'.
  created $dff cell `$procdff$4625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\is_padding_reg_436' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5182$1393'.
  created $dff cell `$procdff$4626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln31_reg_444' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5182$1393'.
  created $dff cell `$procdff$4627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln24_reg_458' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5176$1385'.
  created $dff cell `$procdff$4628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\kk_0_i_i_reg_178' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5168$1363'.
  created $dff cell `$procdff$4629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5156$1338'.
  created $dff cell `$procdff$4630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5144$1317'.
  created $dff cell `$procdff$4631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_done_reg' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5132$1313'.
  created $dff cell `$procdff$4632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5124$1311'.
  created $dff cell `$procdff$4633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_132 [4:0]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4948$1309'.
  created $dff cell `$procdff$4634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_132 [8:5]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4801$1238'.
  created $dff cell `$procdff$4635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\icmp_ln48_reg_142' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4795$1234'.
  created $dff cell `$procdff$4636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\add_ln48_reg_137' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4789$1228'.
  created $dff cell `$procdff$4637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\kk_0_0_i_reg_81' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4781$1214'.
  created $dff cell `$procdff$4638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4767$1201'.
  created $dff cell `$procdff$4639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4755$1188'.
  created $dff cell `$procdff$4640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_done_reg' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4743$1184'.
  created $dff cell `$procdff$4641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_CS_fsm' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4735$1182'.
  created $dff cell `$procdff$4642' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6889$2729'.
  created $dff cell `$procdff$4643' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6879$2721'.
  created $dff cell `$procdff$4644' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6869$2713'.
  created $dff cell `$procdff$4645' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_q0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6856$2708'.
  created $dff cell `$procdff$4646' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_valid0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6856$2708'.
  created $dff cell `$procdff$4647' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\prev_tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6847$2706'.
  created $dff cell `$procdff$4648' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\prev_iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6838$2704'.
  created $dff cell `$procdff$4649' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6826$2700'.
  created $dff cell `$procdff$4650' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6814$2696'.
  created $dff cell `$procdff$4651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln149_reg_122' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4116$1059'.
  created $dff cell `$procdff$4652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln148_reg_118' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4108$1055'.
  created $dff cell `$procdff$4653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln148_reg_118_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4108$1055'.
  created $dff cell `$procdff$4654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln149_reg_122_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4108$1055'.
  created $dff cell `$procdff$4655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4100$1041'.
  created $dff cell `$procdff$4656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4088$1032'.
  created $dff cell `$procdff$4657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4074$1027'.
  created $dff cell `$procdff$4658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4062$1014'.
  created $dff cell `$procdff$4659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_done_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4050$1010'.
  created $dff cell `$procdff$4660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4042$1008'.
  created $dff cell `$procdff$4661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\trunc_ln25_reg_508' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3565$779'.
  created $dff cell `$procdff$4662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\tmp_reg_504' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3558$775'.
  created $dff cell `$procdff$4663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\tmp_reg_504_pp0_iter1_reg' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3558$775'.
  created $dff cell `$procdff$4664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_4_reg_583' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3551$767'.
  created $dff cell `$procdff$4665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_5_reg_588' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3551$767'.
  created $dff cell `$procdff$4666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_0_reg_538' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3544$759'.
  created $dff cell `$procdff$4667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_1_reg_543' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3544$759'.
  created $dff cell `$procdff$4668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_7_08_reg_180' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
  created $dff cell `$procdff$4669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_6_07_reg_192' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
  created $dff cell `$procdff$4670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_5_06_reg_204' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
  created $dff cell `$procdff$4671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_4_05_reg_216' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
  created $dff cell `$procdff$4672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_3_04_reg_228' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
  created $dff cell `$procdff$4673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_2_03_reg_240' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
  created $dff cell `$procdff$4674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_1_02_reg_252' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
  created $dff cell `$procdff$4675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_0_01_reg_264' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
  created $dff cell `$procdff$4676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\add_ln25_reg_558' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3523$743'.
  created $dff cell `$procdff$4677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_2_reg_563' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3523$743'.
  created $dff cell `$procdff$4678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_3_reg_568' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3523$743'.
  created $dff cell `$procdff$4679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\x_reg_168' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3515$729'.
  created $dff cell `$procdff$4680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\q_reg_276' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3507$724'.
  created $dff cell `$procdff$4681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3495$707'.
  created $dff cell `$procdff$4682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3483$694'.
  created $dff cell `$procdff$4683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_done_reg' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3471$690'.
  created $dff cell `$procdff$4684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3463$688'.
  created $dff cell `$procdff$4685' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6596$2606'.
  created $dff cell `$procdff$4686' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6586$2598'.
  created $dff cell `$procdff$4687' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6576$2590'.
  created $dff cell `$procdff$4688' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6564$2586'.
  created $dff cell `$procdff$4689' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6552$2582'.
  created $dff cell `$procdff$4690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\add_ln57_reg_91' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2310$536'.
  created $dff cell `$procdff$4691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\sum_01_reg_55' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2302$528'.
  created $dff cell `$procdff$4692' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2294$520'.
  created $dff cell `$procdff$4693' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_done_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2282$514'.
  created $dff cell `$procdff$4694' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2274$512'.
  created $dff cell `$procdff$4695' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_in_14_preg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2264$507'.
  created $dff cell `$procdff$4696' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc505.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2124$468'.
  created $dff cell `$procdff$4697' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc505.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2112$459'.
  created $dff cell `$procdff$4698' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc505.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2104$457'.
  created $dff cell `$procdff$4699' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_8_3' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1657$258'.
  created $dff cell `$procdff$4700' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_8_2' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1651$245'.
  created $dff cell `$procdff$4701' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_8_1' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1645$232'.
  created $dff cell `$procdff$4702' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_8_0' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1639$219'.
  created $dff cell `$procdff$4703' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputCount_4' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1633$217'.
  created $dff cell `$procdff$4704' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputChanIdx_4' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1627$213'.
  created $dff cell `$procdff$4705' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_addr_reg_903' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1620$211'.
  created $dff cell `$procdff$4706' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\icmp_ln87_reg_917' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1620$211'.
  created $dff cell `$procdff$4707' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\empty_139_reg_129' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1612$195'.
  created $dff cell `$procdff$4708' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1600$191'.
  created $dff cell `$procdff$4709' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1592$189'.
  created $dff cell `$procdff$4710' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1368$187'.
  created $dff cell `$procdff$4711' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1368$187'.
  created $dff cell `$procdff$4712' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\mOutPtr' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1304$156'.
  created $dff cell `$procdff$4713' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1304$156'.
  created $dff cell `$procdff$4714' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\internal_full_n' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1304$156'.
  created $dff cell `$procdff$4715' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1237$154'.
  created $dff cell `$procdff$4716' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1237$154'.
  created $dff cell `$procdff$4717' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1237$154'.
  created $dff cell `$procdff$4718' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1237$154'.
  created $dff cell `$procdff$4719' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1237$154'.
  created $dff cell `$procdff$4720' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1237$154'.
  created $dff cell `$procdff$4721' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S.\mOutPtr' using process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1173$123'.
  created $dff cell `$procdff$4722' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S.\internal_empty_n' using process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1173$123'.
  created $dff cell `$procdff$4723' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S.\internal_full_n' using process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1173$123'.
  created $dff cell `$procdff$4724' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1106$121'.
  created $dff cell `$procdff$4725' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1106$121'.
  created $dff cell `$procdff$4726' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1106$121'.
  created $dff cell `$procdff$4727' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1106$121'.
  created $dff cell `$procdff$4728' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1106$121'.
  created $dff cell `$procdff$4729' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1106$121'.
  created $dff cell `$procdff$4730' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S.\mOutPtr' using process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1043$90'.
  created $dff cell `$procdff$4731' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S.\internal_empty_n' using process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1043$90'.
  created $dff cell `$procdff$4732' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S.\internal_full_n' using process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1043$90'.
  created $dff cell `$procdff$4733' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:985$88'.
  created $dff cell `$procdff$4734' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:985$88'.
  created $dff cell `$procdff$4735' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:922$57'.
  created $dff cell `$procdff$4736' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:922$57'.
  created $dff cell `$procdff$4737' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:922$57'.
  created $dff cell `$procdff$4738' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.\ap_sync_reg_tdf3_writeOutputs_unaligned_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:701$18'.
  created $dff cell `$procdff$4739' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.\ap_sync_reg_tdf3_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:689$14'.
  created $dff cell `$procdff$4740' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.\ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:677$10'.
  created $dff cell `$procdff$4741' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6239$2576'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6238$2575'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6237$2574'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6236$2573'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6235$2572'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6234$2571'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6233$2570'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6232$2569'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6231$2568'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6230$2567'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6229$2566'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6405$2555'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6405$2555'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6395$2547'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6395$2547'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6385$2539'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6385$2539'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6372$2532'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6372$2532'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6359$2525'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6359$2525'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6350$2523'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6350$2523'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6341$2521'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6341$2521'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6329$2517'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6329$2517'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6317$2513'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6317$2513'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5836$2449'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5835$2448'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5834$2447'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5833$2446'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5832$2445'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5831$2444'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5830$2443'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5829$2442'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5828$2441'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5827$2440'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5826$2439'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5996$2428'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5996$2428'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5986$2420'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5986$2420'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5976$2412'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5976$2412'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5963$2405'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5963$2405'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5954$2403'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5954$2403'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5945$2401'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5945$2401'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5933$2397'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5933$2397'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5921$2393'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5921$2393'.
Found and cleaned up 1 empty switch in `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2805'.
Removing empty process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2805'.
Found and cleaned up 1 empty switch in `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2797'.
Removing empty process `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2797'.
Found and cleaned up 1 empty switch in `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2787'.
Removing empty process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2787'.
Found and cleaned up 1 empty switch in `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2779'.
Removing empty process `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2779'.
Found and cleaned up 1 empty switch in `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2769'.
Removing empty process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6143$2769'.
Found and cleaned up 1 empty switch in `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2761'.
Removing empty process `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6125$2761'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2467$2757'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2467$2757'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2463$2756'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2456$2755'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2456$2755'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4318$2753'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4318$2753'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4314$2752'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4307$2751'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4307$2751'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1861'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5766$1845'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5747$1841'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5747$1841'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5739$1830'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5739$1830'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5731$1823'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5731$1823'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5723$1812'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5723$1812'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5715$1805'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5715$1805'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5707$1794'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5707$1794'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5697$1779'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5697$1779'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5683$1773'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5683$1773'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5673$1758'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5673$1758'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5665$1754'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5665$1754'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5657$1743'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5657$1743'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5651$1732'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5651$1732'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5645$1719'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5645$1719'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5639$1704'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5639$1704'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5627$1691'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5627$1691'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5619$1689'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5619$1689'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1688'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5453$1652'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5395$1621'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5395$1621'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5387$1606'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5387$1606'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5379$1591'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5379$1591'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5371$1584'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5371$1584'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5363$1577'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5363$1577'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5355$1562'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5355$1562'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5347$1547'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5347$1547'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5339$1540'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5339$1540'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5331$1533'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5331$1533'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5323$1527'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5323$1527'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5315$1511'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5315$1511'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5307$1495'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5307$1495'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5297$1484'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5297$1484'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5287$1473'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5287$1473'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5279$1461'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5279$1461'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5271$1449'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5271$1449'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5261$1438'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5261$1438'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5251$1427'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5251$1427'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5243$1425'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5243$1425'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5235$1417'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5235$1417'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5227$1413'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5227$1413'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5219$1409'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5219$1409'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5211$1407'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5211$1407'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5203$1405'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5203$1405'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5197$1401'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5197$1401'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5189$1395'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5189$1395'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5182$1393'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5182$1393'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5176$1385'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5176$1385'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5168$1363'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5168$1363'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5156$1338'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5156$1338'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5144$1317'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5144$1317'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5132$1313'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5132$1313'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5124$1311'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5124$1311'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1310'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4948$1309'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4922$1302'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4879$1282'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4879$1282'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4871$1274'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4871$1274'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4863$1268'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4863$1268'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4855$1262'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4855$1262'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4847$1260'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4847$1260'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4839$1252'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4839$1252'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4831$1248'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4831$1248'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4823$1244'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4823$1244'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4815$1242'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4815$1242'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4807$1240'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4807$1240'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4801$1238'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4801$1238'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4795$1234'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4795$1234'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4789$1228'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4789$1228'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4781$1214'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4781$1214'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4767$1201'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4767$1201'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4755$1188'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4755$1188'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4743$1184'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4743$1184'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4735$1182'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4735$1182'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4416$1151'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4416$1151'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6724$2750'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6723$2749'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6722$2748'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6721$2747'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6720$2746'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6719$2745'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6718$2744'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6717$2743'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6716$2742'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6715$2741'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6714$2740'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6889$2729'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6889$2729'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6879$2721'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6879$2721'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6869$2713'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6869$2713'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6856$2708'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6856$2708'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6847$2706'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6847$2706'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6838$2704'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6838$2704'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6826$2700'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6826$2700'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6814$2696'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6814$2696'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1146'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4235$1139'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4194$1103'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4194$1103'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4186$1097'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4186$1097'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4178$1091'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4178$1091'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4170$1087'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4170$1087'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4162$1081'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4162$1081'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4154$1079'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4154$1079'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4146$1073'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4146$1073'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4138$1069'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4138$1069'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4130$1067'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4130$1067'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4122$1065'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4122$1065'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4116$1059'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4116$1059'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4108$1055'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4108$1055'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4100$1041'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4100$1041'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4088$1032'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4088$1032'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4074$1027'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4074$1027'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4062$1014'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4062$1014'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4050$1010'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4050$1010'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4042$1008'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4042$1008'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$1007'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3875$979'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3859$975'.
Found and cleaned up 8 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3749$945'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3749$945'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3735$924'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3735$924'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3721$903'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3721$903'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3713$901'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3713$901'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3705$893'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3705$893'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3687$885'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3687$885'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3679$881'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3679$881'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3671$877'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3671$877'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3663$875'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3663$875'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3655$873'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3655$873'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3647$869'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3647$869'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3639$865'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3639$865'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3631$863'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3631$863'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3623$861'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3623$861'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3615$837'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3615$837'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3607$813'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3607$813'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3589$799'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3589$799'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3571$785'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3571$785'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3565$779'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3565$779'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3558$775'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3558$775'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3551$767'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3551$767'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3544$759'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3544$759'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3531$751'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3523$743'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3523$743'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3515$729'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3515$729'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3507$724'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3507$724'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3495$707'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3495$707'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3483$694'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3483$694'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3471$690'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3471$690'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3463$688'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3463$688'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3145$657'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3145$657'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3136$655'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3100$654'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3100$654'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3037$644'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2971$630'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2971$630'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2952$629'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2952$629'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2649$582'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6513$2621'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6512$2620'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6511$2619'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6510$2618'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6509$2617'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6596$2606'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6596$2606'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6586$2598'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6586$2598'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6576$2590'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6576$2590'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6564$2586'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6564$2586'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6552$2582'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6552$2582'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$577'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2404$571'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2364$560'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2364$560'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2356$556'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2356$556'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2348$552'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2348$552'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2340$548'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2340$548'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2332$546'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2332$546'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2324$542'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2324$542'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2316$538'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2316$538'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2310$536'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2310$536'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2302$528'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2302$528'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2294$520'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2294$520'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2282$514'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2282$514'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2274$512'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2274$512'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2264$507'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2264$507'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$506'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2179$502'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2166$501'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2166$501'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2158$494'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2158$494'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2150$487'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2150$487'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2142$483'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2142$483'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2134$476'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2134$476'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2124$468'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2124$468'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2112$459'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2112$459'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2104$457'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2104$457'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$456'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1962$443'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1949$442'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1936$441'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1923$440'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1803$362'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1751$336'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1751$336'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1743$332'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1743$332'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1735$330'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1735$330'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1727$319'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1727$319'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1719$308'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1719$308'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1711$301'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1711$301'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1703$290'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1703$290'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1695$283'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1695$283'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1687$281'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1687$281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1679$277'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1679$277'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1671$273'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1671$273'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1663$271'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1663$271'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1657$258'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1657$258'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1651$245'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1651$245'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1645$232'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1645$232'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1639$219'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1639$219'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1633$217'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1633$217'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1627$213'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1627$213'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1620$211'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1620$211'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1612$195'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1612$195'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1600$191'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1600$191'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1592$189'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1592$189'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1377$188'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1377$188'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1368$187'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1368$187'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1297$186'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1296$185'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1295$184'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1304$156'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1304$156'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1251$155'.
Removing empty process `td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1251$155'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1237$154'.
Removing empty process `td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1237$154'.
Removing empty process `td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1166$153'.
Removing empty process `td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1165$152'.
Removing empty process `td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1164$151'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1173$123'.
Removing empty process `td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1173$123'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1120$122'.
Removing empty process `td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1120$122'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1106$121'.
Removing empty process `td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1106$121'.
Removing empty process `td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1036$120'.
Removing empty process `td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1035$119'.
Removing empty process `td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1034$118'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1043$90'.
Removing empty process `td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1043$90'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:994$89'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:994$89'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:985$88'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:985$88'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:915$87'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:914$86'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:913$85'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:922$57'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:922$57'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:0$56'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:701$18'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:701$18'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:689$14'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:689$14'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:677$10'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:677$10'.
Cleaned up 377 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
<suppressed ~40 debug messages>
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~81 debug messages>
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~243 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~91 debug messages>
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
<suppressed ~42 debug messages>
Optimizing module td_fused_top_tdf3_dot_product.
<suppressed ~99 debug messages>
Optimizing module td_fused_top_tdf3_accum_1.
<suppressed ~244 debug messages>
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_tdf3_accum_2.
<suppressed ~35 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc505.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
<suppressed ~93 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d6_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w12_d6_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
<suppressed ~16 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc505.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d6_S.
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w12_d6_S.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~225 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~429 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~78 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~81 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
<suppressed ~174 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
<suppressed ~225 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
<suppressed ~6 debug messages>
Removed a total of 670 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3053.
    dead port 2/2 on $mux $procmux$3060.
    dead port 1/2 on $mux $procmux$3080.
    dead port 2/2 on $mux $procmux$3063.
    dead port 2/2 on $mux $procmux$3065.
    dead port 1/2 on $mux $procmux$3038.
    dead port 2/2 on $mux $procmux$3038.
    dead port 2/2 on $mux $procmux$3071.
    dead port 1/2 on $mux $procmux$3044.
    dead port 2/2 on $mux $procmux$3044.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3132.
    dead port 1/2 on $mux $procmux$3219.
    dead port 2/2 on $mux $procmux$3119.
    dead port 1/2 on $mux $procmux$3210.
    dead port 2/2 on $mux $procmux$3141.
    dead port 2/2 on $mux $procmux$3122.
    dead port 1/2 on $mux $procmux$3195.
    dead port 1/2 on $mux $procmux$3186.
    dead port 2/2 on $mux $procmux$3124.
    dead port 1/2 on $mux $procmux$3159.
    dead port 2/2 on $mux $procmux$3159.
    dead port 2/2 on $mux $procmux$3113.
    dead port 1/2 on $mux $procmux$3168.
    dead port 2/2 on $mux $procmux$3168.
    dead port 1/2 on $mux $procmux$3156.
    dead port 2/2 on $mux $procmux$3156.
    dead port 1/2 on $mux $procmux$3171.
    dead port 2/2 on $mux $procmux$3171.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3303.
    dead port 1/2 on $mux $procmux$3356.
    dead port 2/2 on $mux $procmux$3356.
    dead port 2/2 on $mux $procmux$3291.
    dead port 2/2 on $mux $procmux$3294.
    dead port 2/2 on $mux $procmux$3296.
    dead port 2/2 on $mux $procmux$3311.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4501$1153: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4501$1153: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3467.
    dead port 1/2 on $mux $procmux$3531.
    dead port 2/2 on $mux $procmux$3531.
    dead port 2/2 on $mux $procmux$3469.
    dead port 2/2 on $mux $procmux$3476.
    dead port 2/2 on $mux $procmux$3484.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3816.
    dead port 2/2 on $mux $procmux$3818.
    dead port 2/2 on $mux $procmux$3580.
    dead port 1/2 on $mux $procmux$3825.
    dead port 2/2 on $mux $procmux$3827.
    dead port 2/2 on $mux $procmux$3590.
    dead port 2/2 on $mux $procmux$3599.
    dead port 2/2 on $mux $procmux$3833.
    dead port 2/2 on $mux $procmux$3602.
    dead port 2/2 on $mux $procmux$3604.
    dead port 1/2 on $mux $procmux$3843.
    dead port 1/2 on $mux $procmux$3846.
    dead port 1/2 on $mux $procmux$3849.
    dead port 1/2 on $mux $procmux$3701.
    dead port 2/2 on $mux $procmux$3851.
    dead port 1/2 on $mux $procmux$3858.
    dead port 1/2 on $mux $procmux$3861.
    dead port 2/2 on $mux $procmux$3863.
    dead port 1/2 on $mux $procmux$3870.
    dead port 2/2 on $mux $procmux$3872.
    dead port 2/2 on $mux $procmux$3615.
    dead port 2/2 on $mux $procmux$3878.
    dead port 2/2 on $mux $procmux$3627.
    dead port 2/2 on $mux $procmux$3640.
    dead port 1/2 on $mux $procmux$3656.
    dead port 1/2 on $mux $procmux$3659.
    dead port 1/2 on $mux $procmux$3662.
    dead port 1/2 on $mux $procmux$3668.
    dead port 1/2 on $mux $procmux$3671.
    dead port 1/2 on $mux $procmux$3677.
    dead port 1/2 on $mux $procmux$3686.
    dead port 1/2 on $mux $procmux$3689.
    dead port 1/2 on $mux $procmux$3692.
    dead port 1/2 on $mux $procmux$3698.
    dead port 1/2 on $mux $procmux$3707.
    dead port 1/2 on $mux $procmux$3804.
    dead port 1/2 on $mux $procmux$3723.
    dead port 1/2 on $mux $procmux$3726.
    dead port 1/2 on $mux $procmux$3729.
    dead port 2/2 on $mux $procmux$3731.
    dead port 1/2 on $mux $procmux$3738.
    dead port 1/2 on $mux $procmux$3741.
    dead port 2/2 on $mux $procmux$3571.
    dead port 2/2 on $mux $procmux$3743.
    dead port 1/2 on $mux $procmux$3798.
    dead port 2/2 on $mux $procmux$3806.
    dead port 1/2 on $mux $procmux$3750.
    dead port 2/2 on $mux $procmux$3752.
    dead port 2/2 on $mux $procmux$3758.
    dead port 1/2 on $mux $procmux$3813.
    dead port 1/2 on $mux $procmux$3801.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_0_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4189.
    dead port 2/2 on $mux $procmux$4198.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc505..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4288.
    dead port 1/2 on $mux $procmux$4307.
    dead port 2/2 on $mux $procmux$4307.
    dead port 1/2 on $mux $procmux$4313.
    dead port 2/2 on $mux $procmux$4313.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 99 multiplexer ports.
<suppressed ~414 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
    Consolidated identical input bits for $mux cell $procmux$2960:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$2960_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2960_Y [0]
      New connections: $procmux$2960_Y [15:1] = { $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] $procmux$2960_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2948:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$2948_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2948_Y [0]
      New connections: $procmux$2948_Y [15:1] = { $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] $procmux$2948_Y [0] }
  Optimizing cells in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
    Consolidated identical input bits for $mux cell $procmux$2984:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$2984_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2984_Y [0]
      New connections: $procmux$2984_Y [15:1] = { $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] $procmux$2984_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2972:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$2972_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2972_Y [0]
      New connections: $procmux$2972_Y [15:1] = { $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] $procmux$2972_Y [0] }
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
  Optimizing cells in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
    Consolidated identical input bits for $mux cell $procmux$3008:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3008_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3008_Y [0]
      New connections: $procmux$3008_Y [15:1] = { $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] $procmux$3008_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2996:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$2996_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2996_Y [0]
      New connections: $procmux$2996_Y [15:1] = { $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] $procmux$2996_Y [0] }
  Optimizing cells in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3971: { $procmux$4015_CMP $procmux$4014_CMP $auto$opt_reduce.cc:134:opt_mux$4781 }
    New ctrl vector for $pmux cell $procmux$3986: { $procmux$4015_CMP $procmux$4014_CMP $auto$opt_reduce.cc:134:opt_mux$4783 }
    New ctrl vector for $pmux cell $procmux$3966: { $procmux$4015_CMP $auto$opt_reduce.cc:134:opt_mux$4785 }
    New ctrl vector for $pmux cell $procmux$4006: { $procmux$4015_CMP $auto$opt_reduce.cc:134:opt_mux$4787 }
    New ctrl vector for $pmux cell $procmux$3981: { $procmux$4015_CMP $procmux$4014_CMP $auto$opt_reduce.cc:134:opt_mux$4789 }
    New ctrl vector for $pmux cell $procmux$3961: { $procmux$4015_CMP $auto$opt_reduce.cc:134:opt_mux$4791 }
    New ctrl vector for $pmux cell $procmux$3976: { $procmux$4015_CMP $procmux$4014_CMP $auto$opt_reduce.cc:134:opt_mux$4793 }
    New ctrl vector for $pmux cell $procmux$4011: { }
    New ctrl vector for $pmux cell $procmux$3956: { $procmux$4015_CMP $auto$opt_reduce.cc:134:opt_mux$4795 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$4071: { }
    New ctrl vector for $pmux cell $procmux$4021: { $procmux$4075_CMP $procmux$4074_CMP $auto$opt_reduce.cc:134:opt_mux$4797 }
    New ctrl vector for $pmux cell $procmux$4016: { $procmux$4075_CMP $auto$opt_reduce.cc:134:opt_mux$4799 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$4106: { $procmux$4115_CMP $procmux$4113_CMP $auto$opt_reduce.cc:134:opt_mux$4801 }
    New ctrl vector for $pmux cell $procmux$4111: { $procmux$4115_CMP $auto$opt_reduce.cc:134:opt_mux$4803 $procmux$4112_CMP }
    New ctrl vector for $pmux cell $procmux$4096: { $procmux$4115_CMP $procmux$4114_CMP $auto$opt_reduce.cc:134:opt_mux$4805 }
    New ctrl vector for $pmux cell $procmux$4091: { $procmux$4095_CMP $auto$opt_reduce.cc:134:opt_mux$4807 $procmux$4092_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_0_full_dsp_16.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc505.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Performed a total of 22 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
Removed a total of 36 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4574 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2874_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4808 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2872_Y, Q = \tptr).
Adding SRST signal on $procdff$4572 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$4573 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$4570 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2860_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4812 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6364$2531_Y, Q = \reg_q0).
Adding SRST signal on $procdff$4571 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2854_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4814 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2854_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$4569 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2840_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4818 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2840_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$4568 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2846_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4822 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6377$2538_Y, Q = \reg_q1).
Adding SRST signal on $procdff$4566 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2824_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4824 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2824_Y, Q = \full_n).
Adding SRST signal on $procdff$4567 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2832_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$4828 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2832_Y, Q = \count).
Adding SRST signal on $procdff$4565 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2813_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4832 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$4575 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2882_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4836 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$2880_Y, Q = \iptr).
Adding SRST signal on $procdff$4581 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$4579 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2920_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4839 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5968$2411_Y, Q = \reg_q0).
Adding SRST signal on $procdff$4577 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2898_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4841 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2898_Y, Q = \full_n).
Adding SRST signal on $procdff$4578 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2906_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$4845 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2906_Y, Q = \count).
Adding SRST signal on $procdff$4576 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2887_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4849 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$4584 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2942_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4853 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2940_Y, Q = \iptr).
Adding SRST signal on $procdff$4583 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2934_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4855 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2932_Y, Q = \tptr).
Adding SRST signal on $procdff$4582 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$4580 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2914_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4858 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$2914_Y, Q = \reg_valid0).
Adding EN signal on $procdff$4585 ($dff) from module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6153$2812_DATA, Q = \out_b).
Adding EN signal on $procdff$4589 ($dff) from module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6135$2804_DATA, Q = \out_a).
Adding EN signal on $procdff$4593 ($dff) from module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6153$2794_DATA, Q = \out_b).
Adding EN signal on $procdff$4597 ($dff) from module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6135$2786_DATA, Q = \out_a).
Adding EN signal on $procdff$4601 ($dff) from module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6153$2776_DATA, Q = \out_b).
Adding EN signal on $procdff$4605 ($dff) from module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6135$2768_DATA, Q = \out_a).
Adding EN signal on $procdff$4612 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$4611 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$4616 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$4615 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$4619 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5782$1860_Y, Q = \i_2).
Adding SRST signal on $auto$ff.cc:262:slice$4872 ($dffe) from module td_fused_top_tdf3_get_next_ijk (D = \add_ln83_fu_136_p2, Q = \i_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$4618 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$3074_Y, Q = \j_2).
Adding EN signal on $procdff$4617 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$3056_Y, Q = \k_2).
Adding SRST signal on $procdff$4621 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$4620 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$3097_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4633 ($dff) from module td_fused_top_tdf3_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$4632 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$3277_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4631 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$3269_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4884 ($sdff) from module td_fused_top_tdf3_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$4630 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$3264_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4888 ($sdff) from module td_fused_top_tdf3_readInputs (D = $procmux$3264_Y, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$4629 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$3259_Y, Q = \kk_0_i_i_reg_178).
Adding EN signal on $procdff$4628 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5429$1650_Y, Q = \add_ln24_reg_458).
Adding EN signal on $procdff$4624 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5507$1682_Y, Q = \select_ln32_40_reg_469).
Adding SRST signal on $auto$ff.cc:262:slice$4896 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln31_23_fu_384_p1, Q = \select_ln32_40_reg_469, rval = 16'0000000000000000).
Adding EN signal on $procdff$4623 ($dff) from module td_fused_top_tdf3_readInputs (D = \kk_0_i_i_reg_178 [4:0], Q = \empty_142_reg_463).
Adding EN signal on $procdff$4622 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5483$1672_Y, Q = \icmp_ln24_reg_449).
Adding EN signal on $procdff$4625 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5509$1684_Y, Q = \select_ln32_41_reg_474).
Adding SRST signal on $auto$ff.cc:262:slice$4900 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln31_24_fu_405_p1, Q = \select_ln32_41_reg_474, rval = 16'0000000000000000).
Adding EN signal on $procdff$4627 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5431$1651_Y, Q = \add_ln31_reg_444).
Adding EN signal on $procdff$4626 ($dff) from module td_fused_top_tdf3_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:5491$1673_Y, Q = \is_padding_reg_436).
Adding EN signal on $procdff$4635 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \k_21, Q = \tmp_reg_132 [8:5]).
Setting constant 0-bit at position 0 on $procdff$4634 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 1 on $procdff$4634 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 2 on $procdff$4634 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 3 on $procdff$4634 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 4 on $procdff$4634 ($dff) from module td_fused_top_tdf3_readFilters30.
Adding SRST signal on $procdff$4639 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$3362_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$4638 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$3354_Y, Q = \kk_0_0_i_reg_81).
Adding EN signal on $procdff$4637 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4906$1300_Y, Q = \add_ln48_reg_137).
Adding EN signal on $procdff$4636 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4934$1308_Y, Q = \icmp_ln48_reg_142).
Adding SRST signal on $procdff$4641 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$3375_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4640 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$3367_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4914 ($sdff) from module td_fused_top_tdf3_readFilters30 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$4642 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$4643 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3401_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4919 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$4645 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3420_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$4923 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3420_Y, Q = \count).
Adding SRST signal on $procdff$4650 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3448_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4927 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3446_Y, Q = \tptr).
Adding SRST signal on $procdff$4651 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3456_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4929 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3454_Y, Q = \iptr).
Adding SRST signal on $procdff$4648 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$4649 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$4647 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3428_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4933 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3428_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$4646 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3434_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4937 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:6800$2689_Y, Q = \reg_q0).
Adding SRST signal on $procdff$4644 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3412_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4939 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$3412_Y, Q = \full_n).
Adding SRST signal on $procdff$4661 ($dff) from module td_fused_top_tdf3_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$4660 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3555_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4659 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3547_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4947 ($sdff) from module td_fused_top_tdf3_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$4658 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3542_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$4657 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3534_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$4655 ($dff) from module td_fused_top_tdf3_dot_product (D = \trunc_ln149_reg_122, Q = \trunc_ln149_reg_122_pp0_iter1_reg).
Adding EN signal on $procdff$4654 ($dff) from module td_fused_top_tdf3_dot_product (D = \icmp_ln148_reg_118, Q = \icmp_ln148_reg_118_pp0_iter1_reg).
Adding EN signal on $procdff$4653 ($dff) from module td_fused_top_tdf3_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4247$1145_Y, Q = \icmp_ln148_reg_118).
Adding EN signal on $procdff$4652 ($dff) from module td_fused_top_tdf3_dot_product (D = \ic_0_0_reg_69 [4:0], Q = \trunc_ln149_reg_122).
Adding SRST signal on $procdff$4656 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3526_Y, Q = \ic_0_0_reg_69, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$4957 ($sdff) from module td_fused_top_tdf3_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:4221$1138_Y, Q = \ic_0_0_reg_69).
Adding SRST signal on $procdff$4685 ($dff) from module td_fused_top_tdf3_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 8'00000001).
Adding SRST signal on $procdff$4684 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3945_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4683 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3937_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4963 ($sdff) from module td_fused_top_tdf3_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$4682 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3932_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4967 ($sdff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3932_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$4681 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3924_Y, Q = \q_reg_276, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4971 ($sdff) from module td_fused_top_tdf3_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3817$974_Y, Q = \q_reg_276).
Adding EN signal on $procdff$4680 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3922_Y, Q = \x_reg_168).
Adding EN signal on $procdff$4678 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_2_reg_563).
Adding EN signal on $procdff$4677 ($dff) from module td_fused_top_tdf3_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:3815$973_Y, Q = \add_ln25_reg_558).
Adding EN signal on $procdff$4679 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_311_p2, Q = \psum_3_reg_568).
Adding EN signal on $procdff$4676 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_0_reg_538, Q = \psum_0_01_reg_264).
Adding EN signal on $procdff$4675 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_1_reg_543, Q = \psum_1_02_reg_252).
Adding EN signal on $procdff$4674 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_2_reg_563, Q = \psum_2_03_reg_240).
Adding EN signal on $procdff$4673 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_3_reg_568, Q = \psum_3_04_reg_228).
Adding EN signal on $procdff$4672 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_4_reg_583, Q = \psum_4_05_reg_216).
Adding EN signal on $procdff$4671 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_5_reg_588, Q = \psum_5_06_reg_204).
Adding EN signal on $procdff$4670 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_6_07_reg_192).
Adding EN signal on $procdff$4669 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_311_p2, Q = \psum_7_08_reg_180).
Adding EN signal on $procdff$4668 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_311_p2, Q = \psum_1_reg_543).
Adding EN signal on $procdff$4667 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_0_reg_538).
Adding EN signal on $procdff$4666 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_311_p2, Q = \psum_5_reg_588).
Adding EN signal on $procdff$4665 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_4_reg_583).
Adding EN signal on $procdff$4664 ($dff) from module td_fused_top_tdf3_accum_1 (D = \tmp_reg_504, Q = \tmp_reg_504_pp0_iter1_reg).
Adding EN signal on $procdff$4663 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3716_Y [5], Q = \tmp_reg_504).
Adding EN signal on $procdff$4662 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3716_Y [4:0], Q = \trunc_ln25_reg_508).
Adding SRST signal on $procdff$4690 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4178_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4994 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4176_Y, Q = \iptr).
Adding SRST signal on $procdff$4689 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4170_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4996 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4168_Y, Q = \tptr).
Adding SRST signal on $procdff$4688 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4162_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$4998 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4162_Y, Q = \count).
Adding SRST signal on $procdff$4687 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4154_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5002 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4154_Y, Q = \full_n).
Adding SRST signal on $procdff$4686 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4143_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5006 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$4696 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$4247_Y, Q = \accum_in_14_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4695 ($dff) from module td_fused_top_tdf3_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$4694 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$4236_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4693 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$4231_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5015 ($sdff) from module td_fused_top_tdf3_accum_2 (D = \add_ln57_reg_91, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$4692 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$4226_Y, Q = \sum_01_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5017 ($sdff) from module td_fused_top_tdf3_accum_2 (D = \grp_fu_68_p2, Q = \sum_01_reg_55).
Adding EN signal on $procdff$4691 ($dff) from module td_fused_top_tdf3_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:2394$570_Y, Q = \add_ln57_reg_91).
Adding SRST signal on $procdff$4699 ($dff) from module td_fused_top_Block_entry_proc_proc505 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$4698 ($dff) from module td_fused_top_Block_entry_proc_proc505 (D = $procmux$4272_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4697 ($dff) from module td_fused_top_Block_entry_proc_proc505 (D = $procmux$4267_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4710 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$4709 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$4348_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4708 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$4343_Y, Q = \empty_139_reg_129, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5029 ($sdff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1769$347_Y, Q = \empty_139_reg_129).
Adding EN signal on $procdff$4707 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1823$375_Y, Q = \icmp_ln87_reg_917).
Adding EN signal on $procdff$4706 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1771$348_Y, Q = \out_data_addr_reg_903).
Adding EN signal on $procdff$4705 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:1893$430_Y, Q = \outputChanIdx_4).
Adding SRST signal on $auto$ff.cc:262:slice$5033 ($dffe) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \add_ln95_fu_871_p2, Q = \outputChanIdx_4, rval = 16'0000000000000000).
Adding EN signal on $procdff$4704 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$4319_Y, Q = \outputCount_4).
Adding SRST signal on $auto$ff.cc:262:slice$5035 ($dffe) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \empty_139_reg_129, Q = \outputCount_4, rval = 16'0000000000000000).
Adding EN signal on $procdff$4703 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_8_0).
Adding EN signal on $procdff$4702 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_8_1).
Adding EN signal on $procdff$4701 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_8_2).
Adding EN signal on $procdff$4700 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_8_3).
Adding EN signal on $procdff$4711 ($dff) from module td_fused_top_fifo_w4_d2_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$4712 ($dff) from module td_fused_top_fifo_w4_d2_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$4715 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$4368_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5043 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$4714 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$4381_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5049 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$4381_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$4713 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$4389_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$5057 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$4389_Y, Q = \mOutPtr).
Adding EN signal on $procdff$4716 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$4717 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$4718 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$4719 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$4720 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$4721 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding SRST signal on $procdff$4724 ($dff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$4416_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5067 ($sdff) from module td_fused_top_fifo_w6_d6_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$4723 ($dff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$4429_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5073 ($sdff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$4429_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$4722 ($dff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$4437_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$5081 ($sdff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$4437_Y, Q = \mOutPtr).
Adding EN signal on $procdff$4725 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$4726 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$4727 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$4728 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$4729 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$4730 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding SRST signal on $procdff$4733 ($dff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4464_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5091 ($sdff) from module td_fused_top_fifo_w12_d6_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$4732 ($dff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4477_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5097 ($sdff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4477_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$4731 ($dff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4485_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$5105 ($sdff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4485_Y, Q = \mOutPtr).
Adding EN signal on $procdff$4734 ($dff) from module td_fused_top_fifo_w16_d2_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$4735 ($dff) from module td_fused_top_fifo_w16_d2_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$4738 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4499_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5111 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$4737 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4512_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5117 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4512_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$4736 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4520_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$5125 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4520_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$4741 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:747$45_Y, Q = \ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$4740 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:749$46_Y, Q = \ap_sync_reg_tdf3_readInputs_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$4739 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v:751$47_Y, Q = \ap_sync_reg_tdf3_writeOutputs_unaligned_U0_ap_ready, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
Finding unused cells or wires in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_0_full_dsp_16..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc505..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
Removed 273 unused cells and 4345 unused wires.
<suppressed ~360 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc505.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_fifo_w12_d6_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d6_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc505..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_0_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~285 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc505.
  Optimizing cells in module \td_fused_top_ap_hadd_0_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Removed a total of 6 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$5020 ($sdff) from module td_fused_top_Block_entry_proc_proc505 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$5138 ($sdff) from module td_fused_top_Block_entry_proc_proc505.
Adding SRST signal on $auto$ff.cc:262:slice$4876 ($sdff) from module td_fused_top_tdf3_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$5141 ($sdff) from module td_fused_top_tdf3_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc505..
Finding unused cells or wires in module \td_fused_top_ap_hadd_0_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Removed 4 unused cells and 10 unused wires.
<suppressed ~13 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc505.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_fifo_w12_d6_S.
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d6_S.
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~14 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc505..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_0_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc505.
  Optimizing cells in module \td_fused_top_ap_hadd_0_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc505..
Finding unused cells or wires in module \td_fused_top_ap_hadd_0_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Removed 2 unused cells and 12 unused wires.
<suppressed ~4 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc505.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_fifo_w12_d6_S.
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d6_S.
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc505..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_0_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc505.
  Optimizing cells in module \td_fused_top_ap_hadd_0_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc505..
Finding unused cells or wires in module \td_fused_top_ap_hadd_0_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc505.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_fifo_w12_d6_S.
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d6_S.
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram ===

   Number of wires:                 17
   Number of wire bits:            175
   Number of public wires:           9
   Number of public wire bits:      73
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe                          32
     $mux                           40

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram ===

   Number of wires:                 17
   Number of wire bits:            183
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 12
     $dffe                          32
     $mux                           44

=== $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 ===

   Number of wires:                 17
   Number of wire bits:            167
   Number of public wires:          17
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 ===

   Number of wires:                 17
   Number of wire bits:            167
   Number of public wires:          17
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            365
   Number of public wires:          55
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          158
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 ===

   Number of wires:                101
   Number of wire bits:            381
   Number of public wires:          51
   Number of public wire bits:     297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          172
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            138
   Number of public wires:          28
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram ===

   Number of wires:                 17
   Number of wire bits:            187
   Number of public wires:           9
   Number of public wire bits:      79
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 12
     $dffe                          32
     $mux                           46

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc505 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_0_full_dsp_16 ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_ap_hmul_0_max_dsp_16 ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028 ===

   Number of wires:                249
   Number of wire bits:           2397
   Number of public wires:         222
   Number of public wire bits:    2370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $and                           22
     $not                           10
     $or                             3
     $reduce_or                      2
     $sdff                           3

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore ===

   Number of wires:                 14
   Number of wire bits:             78
   Number of public wires:          14
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                            2

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore ===

   Number of wires:                 14
   Number of wire bits:             82
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                            2

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore ===

   Number of wires:                 13
   Number of wire bits:             81
   Number of public wires:          13
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and                            1

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore ===

   Number of wires:                 14
   Number of wire bits:             84
   Number of public wires:          14
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                            2

=== td_fused_top_fifo_w12_d6_S ===

   Number of wires:                 46
   Number of wire bits:            169
   Number of public wires:          17
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w12_d6_S_shiftReg ===

   Number of wires:                 16
   Number of wire bits:            106
   Number of public wires:          11
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dffe                          72
     $eq                            12
     $logic_not                      3
     $pmux                          12

=== td_fused_top_fifo_w16_d2_S_x0 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w4_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            124
   Number of public wires:          17
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w4_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             20
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           8
     $not                            1
     $pmux                           4

=== td_fused_top_fifo_w6_d6_S ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w6_d6_S_shiftReg ===

   Number of wires:                 16
   Number of wire bits:             58
   Number of public wires:          11
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dffe                          36
     $eq                            12
     $logic_not                      3
     $pmux                           6

=== td_fused_top_tdf3_accum_1 ===

   Number of wires:                187
   Number of wire bits:           1497
   Number of public wires:         110
   Number of public wire bits:    1207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $add                           10
     $and                           21
     $dffe                         243
     $eq                            79
     $logic_not                      3
     $mux                          360
     $not                           10
     $or                            43
     $pmux                           8
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffe                          6

=== td_fused_top_tdf3_accum_2 ===

   Number of wires:                 41
   Number of wire bits:            202
   Number of public wires:          28
   Number of public wire bits:     183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add                            4
     $and                            3
     $dffe                           4
     $eq                            20
     $mux                           29
     $not                            2
     $or                             1
     $pmux                           4
     $reduce_or                      2
     $sdff                          21
     $sdffe                         20

=== td_fused_top_tdf3_dot_product ===

   Number of wires:                 76
   Number of wire bits:            306
   Number of public wires:          45
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $add                            6
     $and                           12
     $dffe                          12
     $eq                            15
     $mux                           18
     $not                            8
     $or                             2
     $pmux                           3
     $reduce_or                      4
     $sdff                           6
     $sdffe                          7

=== td_fused_top_tdf3_get_next_ijk ===

   Number of wires:                 50
   Number of wire bits:            233
   Number of public wires:          30
   Number of public wire bits:     183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                           48
     $and                            5
     $dffe                          32
     $eq                            48
     $mux                           72
     $not                            5
     $or                             4
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16

=== td_fused_top_tdf3_readFilters30 ===

   Number of wires:                 66
   Number of wire bits:            307
   Number of public wires:          42
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           15
     $and                            8
     $dffe                          17
     $eq                            15
     $mux                           33
     $not                            4
     $or                             1
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf3_readInputs ===

   Number of wires:                146
   Number of wire bits:           1047
   Number of public wires:          97
   Number of public wire bits:     944
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 90
     $add                           20
     $and                           13
     $dffe                          33
     $eq                            22
     $gt                            32
     $mux                          167
     $not                            8
     $or                            24
     $pmux                           4
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           5
     $sdffce                        32
     $sdffe                          2
     $sub                           13

=== td_fused_top_tdf3_writeOutputs_unaligned ===

   Number of wires:                189
   Number of wire bits:          15519
   Number of public wires:         155
   Number of public wire bits:   15484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                125
     $add                           44
     $and                         3085
     $dffe                          77
     $eq                            42
     $gt                            32
     $logic_not                      2
     $mux                         1145
     $not                            5
     $or                          1071
     $pmux                           2
     $reduce_or                      2
     $sdff                           3
     $sdffce                        32
     $sdffe                         16
     $shl                         2048
     $shr                         1024
     $sub                           12
     $xor                         1096

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP49028      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore      0
         $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram      0
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore      0
         $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram      0
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore      0
         $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram      0
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore      0
         $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram      0
     td_fused_top_Block_entry_proc_proc505      0
     td_fused_top_fifo_w12_d6_S      0
       td_fused_top_fifo_w12_d6_S_shiftReg      0
     td_fused_top_fifo_w16_d2_S_x0      0
       td_fused_top_fifo_w16_d2_S_x0_shiftReg      0
     td_fused_top_fifo_w4_d2_S_x      0
       td_fused_top_fifo_w4_d2_S_x_shiftReg      0
     td_fused_top_fifo_w6_d6_S       0
       td_fused_top_fifo_w6_d6_S_shiftReg      0
     td_fused_top_tdf3_accum_1       0
       $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1      0
         td_fused_top_ap_hadd_0_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf3_accum_2       0
       $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1      0
         td_fused_top_ap_hadd_0_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf3_dot_product      0
       $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1      0
         td_fused_top_ap_hmul_0_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf3_get_next_ijk      0
     td_fused_top_tdf3_readFilters30      0
     td_fused_top_tdf3_readInputs      0
     td_fused_top_tdf3_writeOutputs_unaligned      0

   Number of wires:                249
   Number of wire bits:           2397
   Number of public wires:         222
   Number of public wire bits:    2370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $and                           22
     $not                           10
     $or                             3
     $reduce_or                      2
     $sdff                           3

Warnings: 20 unique messages, 20 total
End of script. Logfile hash: 719ff8dc3b, CPU: user 2.40s system 0.02s, MEM: 63.80 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 21% 6x opt_expr (0 sec), 21% 2x read_verilog (0 sec), ...
