============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Wed May 24 10:57:57 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  6.274251s wall, 5.796875s user + 0.234375s system = 6.031250s CPU (96.1%)

RUN-1004 : used memory is 610 MB, reserved memory is 585 MB, peak memory is 610 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.803879s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (89.2%)

RUN-1004 : used memory is 765 MB, reserved memory is 742 MB, peak memory is 765 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.886883s wall, 0.328125s user + 0.140625s system = 0.468750s CPU (6.8%)

RUN-1004 : used memory is 792 MB, reserved memory is 770 MB, peak memory is 792 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.198834s wall, 2.109375s user + 0.171875s system = 2.281250s CPU (24.8%)

RUN-1004 : used memory is 655 MB, reserved memory is 629 MB, peak memory is 792 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.589457s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (102.2%)

RUN-1004 : used memory is 770 MB, reserved memory is 749 MB, peak memory is 792 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.879236s wall, 0.312500s user + 0.156250s system = 0.468750s CPU (6.8%)

RUN-1004 : used memory is 798 MB, reserved memory is 778 MB, peak memory is 798 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.973147s wall, 2.015625s user + 0.250000s system = 2.265625s CPU (25.2%)

RUN-1004 : used memory is 658 MB, reserved memory is 642 MB, peak memory is 798 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.566336s wall, 2.531250s user + 0.062500s system = 2.593750s CPU (101.1%)

RUN-1004 : used memory is 780 MB, reserved memory is 760 MB, peak memory is 798 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.948934s wall, 0.562500s user + 0.093750s system = 0.656250s CPU (9.4%)

RUN-1004 : used memory is 807 MB, reserved memory is 789 MB, peak memory is 807 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  10.074609s wall, 3.265625s user + 0.265625s system = 3.531250s CPU (35.1%)

RUN-1004 : used memory is 667 MB, reserved memory is 643 MB, peak memory is 807 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.158570s wall, 2.125000s user + 0.031250s system = 2.156250s CPU (99.9%)

RUN-1004 : used memory is 471 MB, reserved memory is 761 MB, peak memory is 807 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.932631s wall, 0.625000s user + 0.187500s system = 0.812500s CPU (11.7%)

RUN-1004 : used memory is 505 MB, reserved memory is 795 MB, peak memory is 807 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.606057s wall, 2.906250s user + 0.281250s system = 3.187500s CPU (33.2%)

RUN-1004 : used memory is 366 MB, reserved memory is 654 MB, peak memory is 807 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.948245s wall, 4.062500s user + 0.343750s system = 4.406250s CPU (89.0%)

RUN-1004 : used memory is 317 MB, reserved memory is 350 MB, peak memory is 807 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24559/1942 useful/useless nets, 23174/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3429 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24309/57 useful/useless nets, 22970/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24305/1 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  9.079415s wall, 8.531250s user + 0.437500s system = 8.968750s CPU (98.8%)

RUN-1004 : used memory is 415 MB, reserved memory is 448 MB, peak memory is 807 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20806
  #and                   9883
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1618
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19188  |1618   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  4.547385s wall, 3.984375s user + 0.296875s system = 4.281250s CPU (94.1%)

RUN-1004 : used memory is 549 MB, reserved memory is 580 MB, peak memory is 807 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23108/34 useful/useless nets, 22184/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23567/176 useful/useless nets, 22643/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73068, tnet num: 23584, tinst num: 22645, tnode num: 100618, tedge num: 111975.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.868447s wall, 1.515625s user + 0.093750s system = 1.609375s CPU (86.1%)

RUN-1004 : used memory is 717 MB, reserved memory is 739 MB, peak memory is 807 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 579 (3.21), #lev = 13 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 581 (3.25), #lev = 12 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.22 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1435 instances into 593 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 1933.89 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.89 sec, map = 1934.26 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6269
  #lut4                  4093
  #lut5                  1818
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6269   out of  19600   31.98%
#reg                     1606   out of  19600    8.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5911   |358    |1617   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8909/0 useful/useless nets, 7997/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  29.016058s wall, 26.828125s user + 0.531250s system = 27.359375s CPU (94.3%)

RUN-1004 : used memory is 626 MB, reserved memory is 646 MB, peak memory is 932 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  4.210765s wall, 4.000000s user + 0.125000s system = 4.125000s CPU (98.0%)

RUN-1004 : used memory is 645 MB, reserved memory is 672 MB, peak memory is 932 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7777 instances
RUN-1001 : 5908 luts, 1606 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8251 nets
RUN-1001 : 4219 nets have 2 pins
RUN-1001 : 2928 nets have [3 - 5] pins
RUN-1001 : 691 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7775 instances, 5908 luts, 1606 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37723, tnet num: 8205, tinst num: 7775, tnode num: 42963, tedge num: 61211.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.236261s wall, 1.187500s user + 0.078125s system = 1.265625s CPU (102.4%)

RUN-1004 : used memory is 727 MB, reserved memory is 753 MB, peak memory is 932 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.716489s wall, 1.625000s user + 0.109375s system = 1.734375s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86896e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7775.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.6016e+06, overlap = 90
PHY-3002 : Step(2): len = 1.43115e+06, overlap = 90.0625
PHY-3002 : Step(3): len = 1.33244e+06, overlap = 94
PHY-3002 : Step(4): len = 1.24096e+06, overlap = 89.75
PHY-3002 : Step(5): len = 1.22696e+06, overlap = 92.75
PHY-3002 : Step(6): len = 1.21207e+06, overlap = 94.0313
PHY-3002 : Step(7): len = 1.19811e+06, overlap = 99.1875
PHY-3002 : Step(8): len = 1.09881e+06, overlap = 122.938
PHY-3002 : Step(9): len = 986175, overlap = 148.156
PHY-3002 : Step(10): len = 958638, overlap = 152.313
PHY-3002 : Step(11): len = 939913, overlap = 155.75
PHY-3002 : Step(12): len = 924359, overlap = 159.688
PHY-3002 : Step(13): len = 908177, overlap = 162.625
PHY-3002 : Step(14): len = 898298, overlap = 165.188
PHY-3002 : Step(15): len = 888645, overlap = 167.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36706e-05
PHY-3002 : Step(16): len = 904066, overlap = 157.75
PHY-3002 : Step(17): len = 899559, overlap = 157.594
PHY-3002 : Step(18): len = 897102, overlap = 144.125
PHY-3002 : Step(19): len = 892605, overlap = 132.719
PHY-3002 : Step(20): len = 885073, overlap = 138.625
PHY-3002 : Step(21): len = 875459, overlap = 133.5
PHY-3002 : Step(22): len = 869867, overlap = 133.375
PHY-3002 : Step(23): len = 864383, overlap = 128.438
PHY-3002 : Step(24): len = 858041, overlap = 135.656
PHY-3002 : Step(25): len = 852688, overlap = 140.344
PHY-3002 : Step(26): len = 846951, overlap = 143.219
PHY-3002 : Step(27): len = 840182, overlap = 140.656
PHY-3002 : Step(28): len = 834659, overlap = 141.5
PHY-3002 : Step(29): len = 829414, overlap = 141.125
PHY-3002 : Step(30): len = 821966, overlap = 140.844
PHY-3002 : Step(31): len = 815485, overlap = 135.031
PHY-3002 : Step(32): len = 811230, overlap = 132.969
PHY-3002 : Step(33): len = 805654, overlap = 130.563
PHY-3002 : Step(34): len = 792926, overlap = 128.219
PHY-3002 : Step(35): len = 786610, overlap = 130.188
PHY-3002 : Step(36): len = 784044, overlap = 129.406
PHY-3002 : Step(37): len = 770426, overlap = 123.219
PHY-3002 : Step(38): len = 751869, overlap = 120.906
PHY-3002 : Step(39): len = 747853, overlap = 120.469
PHY-3002 : Step(40): len = 744598, overlap = 120.344
PHY-3002 : Step(41): len = 707704, overlap = 141.031
PHY-3002 : Step(42): len = 699460, overlap = 143.969
PHY-3002 : Step(43): len = 696117, overlap = 137.594
PHY-3002 : Step(44): len = 690515, overlap = 126.656
PHY-3002 : Step(45): len = 686741, overlap = 128.031
PHY-3002 : Step(46): len = 683250, overlap = 132.375
PHY-3002 : Step(47): len = 677755, overlap = 133.625
PHY-3002 : Step(48): len = 674238, overlap = 136.969
PHY-3002 : Step(49): len = 668521, overlap = 136.125
PHY-3002 : Step(50): len = 663532, overlap = 130.531
PHY-3002 : Step(51): len = 660117, overlap = 132.781
PHY-3002 : Step(52): len = 657553, overlap = 135.219
PHY-3002 : Step(53): len = 649599, overlap = 136.281
PHY-3002 : Step(54): len = 643017, overlap = 134.563
PHY-3002 : Step(55): len = 640574, overlap = 130.594
PHY-3002 : Step(56): len = 636580, overlap = 133.094
PHY-3002 : Step(57): len = 629899, overlap = 135.281
PHY-3002 : Step(58): len = 626998, overlap = 137.625
PHY-3002 : Step(59): len = 624545, overlap = 139.219
PHY-3002 : Step(60): len = 621519, overlap = 142.281
PHY-3002 : Step(61): len = 617439, overlap = 139.625
PHY-3002 : Step(62): len = 614198, overlap = 134.656
PHY-3002 : Step(63): len = 610446, overlap = 130.281
PHY-3002 : Step(64): len = 604065, overlap = 131.844
PHY-3002 : Step(65): len = 600640, overlap = 130.344
PHY-3002 : Step(66): len = 598544, overlap = 131.125
PHY-3002 : Step(67): len = 592550, overlap = 134.969
PHY-3002 : Step(68): len = 587687, overlap = 142.625
PHY-3002 : Step(69): len = 584933, overlap = 143.063
PHY-3002 : Step(70): len = 582860, overlap = 139
PHY-3002 : Step(71): len = 578525, overlap = 144.75
PHY-3002 : Step(72): len = 576102, overlap = 143.156
PHY-3002 : Step(73): len = 571716, overlap = 148.844
PHY-3002 : Step(74): len = 568859, overlap = 152.688
PHY-3002 : Step(75): len = 565495, overlap = 156.625
PHY-3002 : Step(76): len = 561945, overlap = 153.344
PHY-3002 : Step(77): len = 557831, overlap = 153.531
PHY-3002 : Step(78): len = 555823, overlap = 151.469
PHY-3002 : Step(79): len = 548280, overlap = 153.969
PHY-3002 : Step(80): len = 545487, overlap = 149.656
PHY-3002 : Step(81): len = 543714, overlap = 150.5
PHY-3002 : Step(82): len = 542215, overlap = 153.125
PHY-3002 : Step(83): len = 540210, overlap = 150.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107341
PHY-3002 : Step(84): len = 541505, overlap = 158.781
PHY-3002 : Step(85): len = 544197, overlap = 154.375
PHY-3002 : Step(86): len = 552140, overlap = 138.625
PHY-3002 : Step(87): len = 554661, overlap = 134.469
PHY-3002 : Step(88): len = 555932, overlap = 137.75
PHY-3002 : Step(89): len = 557594, overlap = 135.688
PHY-3002 : Step(90): len = 563773, overlap = 132.875
PHY-3002 : Step(91): len = 564980, overlap = 130.156
PHY-3002 : Step(92): len = 565934, overlap = 122.563
PHY-3002 : Step(93): len = 568798, overlap = 114.719
PHY-3002 : Step(94): len = 571372, overlap = 113.875
PHY-3002 : Step(95): len = 570738, overlap = 111.781
PHY-3002 : Step(96): len = 570665, overlap = 107.406
PHY-3002 : Step(97): len = 571291, overlap = 107.406
PHY-3002 : Step(98): len = 572329, overlap = 103.656
PHY-3002 : Step(99): len = 572613, overlap = 99.4688
PHY-3002 : Step(100): len = 572492, overlap = 96.5
PHY-3002 : Step(101): len = 571722, overlap = 98.75
PHY-3002 : Step(102): len = 570843, overlap = 103.875
PHY-3002 : Step(103): len = 569821, overlap = 99.8438
PHY-3002 : Step(104): len = 568400, overlap = 104.469
PHY-3002 : Step(105): len = 567820, overlap = 104.094
PHY-3002 : Step(106): len = 566562, overlap = 108.656
PHY-3002 : Step(107): len = 565525, overlap = 103.813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000214683
PHY-3002 : Step(108): len = 566758, overlap = 105.75
PHY-3002 : Step(109): len = 571245, overlap = 94.9375
PHY-3002 : Step(110): len = 577404, overlap = 91.7188
PHY-3002 : Step(111): len = 579669, overlap = 88.1875
PHY-3002 : Step(112): len = 583073, overlap = 101.438
PHY-3002 : Step(113): len = 584751, overlap = 89.125
PHY-3002 : Step(114): len = 586987, overlap = 89.6875
PHY-3002 : Step(115): len = 588085, overlap = 84.1875
PHY-3002 : Step(116): len = 589874, overlap = 86.9688
PHY-3002 : Step(117): len = 591758, overlap = 92.3125
PHY-3002 : Step(118): len = 592848, overlap = 85.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032639s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (143.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31898e+06, over cnt = 1842(5%), over = 2818, worst = 9
PHY-1002 : len = 1.32658e+06, over cnt = 1622(4%), over = 2257, worst = 9
PHY-1002 : len = 1.33834e+06, over cnt = 1191(3%), over = 1649, worst = 9
PHY-1002 : len = 1.36798e+06, over cnt = 711(2%), over = 971, worst = 9
PHY-1002 : len = 1.38978e+06, over cnt = 505(1%), over = 725, worst = 9
PHY-1001 : End global iterations;  1.632582s wall, 4.031250s user + 0.031250s system = 4.062500s CPU (248.8%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 81.88, top10 = 74.38, top15 = 67.50.
PHY-3001 : End congestion estimation;  2.403470s wall, 5.500000s user + 0.078125s system = 5.578125s CPU (232.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.549023s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (199.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65327e-05
PHY-3002 : Step(119): len = 562840, overlap = 66.3125
PHY-3002 : Step(120): len = 527849, overlap = 91.8438
PHY-3002 : Step(121): len = 506722, overlap = 105.25
PHY-3002 : Step(122): len = 487942, overlap = 119.906
PHY-3002 : Step(123): len = 471723, overlap = 133.25
PHY-3002 : Step(124): len = 457115, overlap = 150.688
PHY-3002 : Step(125): len = 438609, overlap = 172.375
PHY-3002 : Step(126): len = 418706, overlap = 194.063
PHY-3002 : Step(127): len = 406438, overlap = 208.719
PHY-3002 : Step(128): len = 390497, overlap = 225.219
PHY-3002 : Step(129): len = 375328, overlap = 239.125
PHY-3002 : Step(130): len = 367121, overlap = 244.344
PHY-3002 : Step(131): len = 357468, overlap = 251.688
PHY-3002 : Step(132): len = 353407, overlap = 257.031
PHY-3002 : Step(133): len = 350321, overlap = 247.219
PHY-3002 : Step(134): len = 348719, overlap = 243.438
PHY-3002 : Step(135): len = 349447, overlap = 229.781
PHY-3002 : Step(136): len = 348760, overlap = 223.281
PHY-3002 : Step(137): len = 348385, overlap = 219.406
PHY-3002 : Step(138): len = 349532, overlap = 208
PHY-3002 : Step(139): len = 349533, overlap = 204.188
PHY-3002 : Step(140): len = 348405, overlap = 202.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.30654e-05
PHY-3002 : Step(141): len = 358628, overlap = 186.438
PHY-3002 : Step(142): len = 375467, overlap = 162.469
PHY-3002 : Step(143): len = 384490, overlap = 150.094
PHY-3002 : Step(144): len = 394782, overlap = 138.75
PHY-3002 : Step(145): len = 397818, overlap = 133.594
PHY-3002 : Step(146): len = 400898, overlap = 126.875
PHY-3002 : Step(147): len = 402394, overlap = 120.438
PHY-3002 : Step(148): len = 403224, overlap = 120.125
PHY-3002 : Step(149): len = 402331, overlap = 116.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106131
PHY-3002 : Step(150): len = 417801, overlap = 89.8125
PHY-3002 : Step(151): len = 429212, overlap = 61.5625
PHY-3002 : Step(152): len = 436022, overlap = 48.7813
PHY-3002 : Step(153): len = 444139, overlap = 40.9375
PHY-3002 : Step(154): len = 444727, overlap = 39.4063
PHY-3002 : Step(155): len = 446017, overlap = 40.3438
PHY-3002 : Step(156): len = 445567, overlap = 43.5938
PHY-3002 : Step(157): len = 444693, overlap = 49.5625
PHY-3002 : Step(158): len = 444073, overlap = 51.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000206358
PHY-3002 : Step(159): len = 461230, overlap = 29.8438
PHY-3002 : Step(160): len = 470933, overlap = 22.5625
PHY-3002 : Step(161): len = 481109, overlap = 24.625
PHY-3002 : Step(162): len = 489818, overlap = 22.1875
PHY-3002 : Step(163): len = 497462, overlap = 18.375
PHY-3002 : Step(164): len = 501231, overlap = 14.5
PHY-3002 : Step(165): len = 503635, overlap = 12.4375
PHY-3002 : Step(166): len = 503109, overlap = 9.25
PHY-3002 : Step(167): len = 501828, overlap = 8.34375
PHY-3002 : Step(168): len = 499967, overlap = 9.78125
PHY-3002 : Step(169): len = 498604, overlap = 9.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000412715
PHY-3002 : Step(170): len = 512538, overlap = 3.84375
PHY-3002 : Step(171): len = 521529, overlap = 2.6875
PHY-3002 : Step(172): len = 529540, overlap = 3.84375
PHY-3002 : Step(173): len = 533654, overlap = 3.9375
PHY-3002 : Step(174): len = 539078, overlap = 6.21875
PHY-3002 : Step(175): len = 544650, overlap = 6.5625
PHY-3002 : Step(176): len = 544042, overlap = 7.3125
PHY-3002 : Step(177): len = 543587, overlap = 6.78125
PHY-3002 : Step(178): len = 542573, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000825431
PHY-3002 : Step(179): len = 552367, overlap = 6.03125
PHY-3002 : Step(180): len = 561489, overlap = 3.625
PHY-3002 : Step(181): len = 570595, overlap = 2.75
PHY-3002 : Step(182): len = 579788, overlap = 3.46875
PHY-3002 : Step(183): len = 583199, overlap = 2.34375
PHY-3002 : Step(184): len = 583291, overlap = 2.34375
PHY-3002 : Step(185): len = 582474, overlap = 1.40625
PHY-3002 : Step(186): len = 581526, overlap = 1.375
PHY-3002 : Step(187): len = 581009, overlap = 1.09375
PHY-3002 : Step(188): len = 582908, overlap = 1.125
PHY-3002 : Step(189): len = 583933, overlap = 0.46875
PHY-3002 : Step(190): len = 582625, overlap = 1.1875
PHY-3002 : Step(191): len = 580193, overlap = 1.90625
PHY-3002 : Step(192): len = 578426, overlap = 1.96875
PHY-3002 : Step(193): len = 577094, overlap = 1.46875
PHY-3002 : Step(194): len = 576269, overlap = 1
PHY-3002 : Step(195): len = 575450, overlap = 1.53125
PHY-3002 : Step(196): len = 573907, overlap = 1.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00165086
PHY-3002 : Step(197): len = 580609, overlap = 0.46875
PHY-3002 : Step(198): len = 585670, overlap = 0
PHY-3002 : Step(199): len = 588221, overlap = 0
PHY-3002 : Step(200): len = 589310, overlap = 0.5
PHY-3002 : Step(201): len = 590663, overlap = 0.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37168e+06, over cnt = 545(1%), over = 718, worst = 5
PHY-1002 : len = 1.3757e+06, over cnt = 303(0%), over = 383, worst = 4
PHY-1002 : len = 1.37688e+06, over cnt = 172(0%), over = 218, worst = 4
PHY-1002 : len = 1.37378e+06, over cnt = 107(0%), over = 137, worst = 4
PHY-1002 : len = 1.3708e+06, over cnt = 82(0%), over = 104, worst = 4
PHY-1001 : End global iterations;  1.173765s wall, 3.234375s user + 0.062500s system = 3.296875s CPU (280.9%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.815281s wall, 4.546875s user + 0.062500s system = 4.609375s CPU (253.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.499483s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (200.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00082365
PHY-3002 : Step(202): len = 589124, overlap = 9.1875
PHY-3002 : Step(203): len = 576561, overlap = 10.875
PHY-3002 : Step(204): len = 566188, overlap = 8.15625
PHY-3002 : Step(205): len = 555837, overlap = 9.8125
PHY-3002 : Step(206): len = 547824, overlap = 11.1563
PHY-3002 : Step(207): len = 539529, overlap = 9.4375
PHY-3002 : Step(208): len = 533806, overlap = 11.8438
PHY-3002 : Step(209): len = 530277, overlap = 8.78125
PHY-3002 : Step(210): len = 523729, overlap = 11.4688
PHY-3002 : Step(211): len = 518426, overlap = 11.4375
PHY-3002 : Step(212): len = 515667, overlap = 9.625
PHY-3002 : Step(213): len = 512128, overlap = 11.9063
PHY-3002 : Step(214): len = 509828, overlap = 11.2188
PHY-3002 : Step(215): len = 506536, overlap = 13.0938
PHY-3002 : Step(216): len = 503661, overlap = 11.1563
PHY-3002 : Step(217): len = 501678, overlap = 9.15625
PHY-3002 : Step(218): len = 499959, overlap = 12.8125
PHY-3002 : Step(219): len = 498499, overlap = 12.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0016473
PHY-3002 : Step(220): len = 505738, overlap = 11.5938
PHY-3002 : Step(221): len = 511175, overlap = 11.9063
PHY-3002 : Step(222): len = 516651, overlap = 10.8438
PHY-3002 : Step(223): len = 521857, overlap = 8.375
PHY-3002 : Step(224): len = 525821, overlap = 7.28125
PHY-3002 : Step(225): len = 527399, overlap = 7.875
PHY-3002 : Step(226): len = 528609, overlap = 7.96875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0032946
PHY-3002 : Step(227): len = 534310, overlap = 6.34375
PHY-3002 : Step(228): len = 539780, overlap = 5.1875
PHY-3002 : Step(229): len = 545577, overlap = 4.8125
PHY-3002 : Step(230): len = 547959, overlap = 3.59375
PHY-3002 : Step(231): len = 549421, overlap = 4.3125
PHY-3002 : Step(232): len = 550917, overlap = 4.375
PHY-3002 : Step(233): len = 551577, overlap = 3.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00613329
PHY-3002 : Step(234): len = 553742, overlap = 4.09375
PHY-3002 : Step(235): len = 555800, overlap = 3.5625
PHY-3002 : Step(236): len = 559038, overlap = 2.84375
PHY-3002 : Step(237): len = 562517, overlap = 1.78125
PHY-3002 : Step(238): len = 565031, overlap = 2.0625
PHY-3002 : Step(239): len = 568286, overlap = 0.78125
PHY-3002 : Step(240): len = 570981, overlap = 1.8125
PHY-3002 : Step(241): len = 571861, overlap = 1.28125
PHY-3002 : Step(242): len = 573857, overlap = 1.90625
PHY-3002 : Step(243): len = 574649, overlap = 2.46875
PHY-3002 : Step(244): len = 574927, overlap = 2.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0122666
PHY-3002 : Step(245): len = 576295, overlap = 2.59375
PHY-3002 : Step(246): len = 578182, overlap = 2.53125
PHY-3002 : Step(247): len = 579420, overlap = 1.75
PHY-3002 : Step(248): len = 581904, overlap = 2.53125
PHY-3002 : Step(249): len = 583124, overlap = 1.5
PHY-3002 : Step(250): len = 584308, overlap = 2.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0198797
PHY-3002 : Step(251): len = 584668, overlap = 2.1875
PHY-3002 : Step(252): len = 587384, overlap = 2.0625
PHY-3002 : Step(253): len = 589427, overlap = 1.21875
PHY-3002 : Step(254): len = 590065, overlap = 2
PHY-3002 : Step(255): len = 590637, overlap = 1.125
PHY-3002 : Step(256): len = 591661, overlap = 1.71875
PHY-3002 : Step(257): len = 592703, overlap = 1.71875
PHY-3002 : Step(258): len = 593603, overlap = 1.625
PHY-3002 : Step(259): len = 594319, overlap = 1.65625
PHY-3002 : Step(260): len = 595684, overlap = 2.09375
PHY-3002 : Step(261): len = 596689, overlap = 1.5
PHY-3002 : Step(262): len = 597130, overlap = 2.78125
PHY-3002 : Step(263): len = 597483, overlap = 2.40625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0325129
PHY-3002 : Step(264): len = 597827, overlap = 2.65625
PHY-3002 : Step(265): len = 599439, overlap = 1.4375
PHY-3002 : Step(266): len = 600707, overlap = 2.4375
PHY-3002 : Step(267): len = 600980, overlap = 1.375
PHY-3002 : Step(268): len = 601524, overlap = 2.65625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 81.66 peak overflow 1.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43718e+06, over cnt = 350(0%), over = 471, worst = 8
PHY-1002 : len = 1.43848e+06, over cnt = 230(0%), over = 326, worst = 8
PHY-1002 : len = 1.43749e+06, over cnt = 150(0%), over = 234, worst = 8
PHY-1002 : len = 1.43707e+06, over cnt = 123(0%), over = 204, worst = 8
PHY-1002 : len = 1.43514e+06, over cnt = 96(0%), over = 167, worst = 8
PHY-1001 : End global iterations;  1.052528s wall, 1.843750s user + 0.046875s system = 1.890625s CPU (179.6%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.852731s wall, 2.734375s user + 0.125000s system = 2.859375s CPU (154.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.612971s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (102.0%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7682 has valid locations, 164 needs to be replaced
PHY-3001 : design contains 7918 instances, 5928 luts, 1729 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 621148
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36778e+06, over cnt = 361(1%), over = 481, worst = 9
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.884483s wall, 4.359375s user + 0.078125s system = 4.437500s CPU (235.5%)

RUN-1004 : used memory is 1002 MB, reserved memory is 1038 MB, peak memory is 1002 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
PHY-1002 : len = 1.36909e+06, over cnt = 234(0%), over = 329, worst = 8
PHY-1002 : len = 1.36904e+06, over cnt = 114(0%), over = 194, worst = 8
PHY-1002 : len = 1.36733e+06, over cnt = 69(0%), over = 144, worst = 8
PHY-1002 : len = 1.36557e+06, over cnt = 49(0%), over = 121, worst = 8
PHY-1001 : End global iterations;  1.233748s wall, 3.031250s user + 0.078125s system = 3.109375s CPU (252.0%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.713119s wall, 5.296875s user + 0.140625s system = 5.437500s CPU (200.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.487908s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (118.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(269): len = 620374, overlap = 0
PHY-3002 : Step(270): len = 620374, overlap = 0
PHY-3002 : Step(271): len = 619895, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36587e+06, over cnt = 110(0%), over = 184, worst = 8
PHY-1002 : len = 1.36598e+06, over cnt = 81(0%), over = 154, worst = 8
PHY-1002 : len = 1.36575e+06, over cnt = 60(0%), over = 133, worst = 8
PHY-1002 : len = 1.36541e+06, over cnt = 45(0%), over = 117, worst = 8
PHY-1002 : len = 1.36542e+06, over cnt = 43(0%), over = 115, worst = 8
PHY-1001 : End global iterations;  0.687321s wall, 0.750000s user + 0.062500s system = 0.812500s CPU (118.2%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.230491s wall, 1.328125s user + 0.093750s system = 1.421875s CPU (115.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.561671s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (108.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0189273
PHY-3002 : Step(272): len = 619788, overlap = 2.65625
PHY-3002 : Step(273): len = 619788, overlap = 2.65625
PHY-3001 : Final: Len = 619788, Over = 2.65625
PHY-3001 : End incremental placement;  5.337185s wall, 8.296875s user + 0.453125s system = 8.750000s CPU (163.9%)

OPT-1001 : End high-fanout net optimization;  8.523526s wall, 12.484375s user + 0.609375s system = 13.093750s CPU (153.6%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36847e+06, over cnt = 377(1%), over = 517, worst = 9
PHY-1002 : len = 1.37018e+06, over cnt = 227(0%), over = 336, worst = 9
PHY-1002 : len = 1.36952e+06, over cnt = 126(0%), over = 221, worst = 9
PHY-1002 : len = 1.36781e+06, over cnt = 86(0%), over = 176, worst = 9
PHY-1002 : len = 1.36566e+06, over cnt = 66(0%), over = 149, worst = 9
PHY-1001 : End global iterations;  1.036393s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (197.5%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 41.88.
OPT-1001 : End congestion update;  1.703407s wall, 2.734375s user + 0.015625s system = 2.750000s CPU (161.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8348 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.409310s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (103.1%)

OPT-1001 : Start: WNS 103 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1408 TNS 0 NUM_FEPS 0 with 12 cells processed and 6898 slack improved
OPT-1001 : Iter 2: improved WNS 1795 TNS 0 NUM_FEPS 0 with 20 cells processed and 9800 slack improved
OPT-1001 : Iter 3: improved WNS 2083 TNS 0 NUM_FEPS 0 with 15 cells processed and 7616 slack improved
OPT-1001 : Iter 4: improved WNS 2303 TNS 0 NUM_FEPS 0 with 21 cells processed and 7016 slack improved
OPT-1001 : Iter 5: improved WNS 2303 TNS 0 NUM_FEPS 0 with 14 cells processed and 4738 slack improved
OPT-1001 : Iter 6: improved WNS 2303 TNS 0 NUM_FEPS 0 with 7 cells processed and 2584 slack improved
OPT-1001 : End global optimization;  3.517405s wall, 4.609375s user + 0.078125s system = 4.687500s CPU (133.3%)

OPT-1001 : End physical optimization;  12.053733s wall, 17.203125s user + 0.687500s system = 17.890625s CPU (148.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5928 LUT to BLE ...
SYN-4008 : Packed 5928 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1034 remaining SEQ's ...
SYN-4005 : Packed 1008 SEQ with LUT/SLICE
SYN-4006 : 4229 single LUT's are left
SYN-4006 : 26 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5954/6218 primitive instances ...
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.983592s wall, 8.625000s user + 0.406250s system = 9.031250s CPU (129.3%)

RUN-1004 : used memory is 1037 MB, reserved memory is 1074 MB, peak memory is 1037 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.360177s wall, 13.609375s user + 0.500000s system = 14.109375s CPU (150.7%)

RUN-1004 : used memory is 995 MB, reserved memory is 1032 MB, peak memory is 1037 MB
GUI-1001 : Download success!
PHY-3001 : End packing;  1.415102s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (113.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3731 instances
RUN-1001 : 1808 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7885 nets
RUN-1001 : 3178 nets have 2 pins
RUN-1001 : 3292 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 645053, Over = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42278e+06, over cnt = 346(0%), over = 420, worst = 4
PHY-1002 : len = 1.42394e+06, over cnt = 229(0%), over = 276, worst = 4
PHY-1002 : len = 1.42343e+06, over cnt = 166(0%), over = 201, worst = 4
PHY-1002 : len = 1.41934e+06, over cnt = 102(0%), over = 129, worst = 4
PHY-1002 : len = 1.41586e+06, over cnt = 68(0%), over = 80, worst = 3
PHY-1001 : End global iterations;  1.297886s wall, 2.031250s user + 0.046875s system = 2.078125s CPU (160.1%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.88, top10 = 46.88, top15 = 42.50.
PHY-3001 : End congestion estimation;  3.650542s wall, 4.484375s user + 0.078125s system = 4.562500s CPU (125.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.684874s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000219717
PHY-3002 : Step(274): len = 624670, overlap = 30.25
PHY-3002 : Step(275): len = 612692, overlap = 29.5
PHY-3002 : Step(276): len = 603930, overlap = 32.25
PHY-3002 : Step(277): len = 595973, overlap = 38
PHY-3002 : Step(278): len = 589497, overlap = 42.75
PHY-3002 : Step(279): len = 582928, overlap = 44.5
PHY-3002 : Step(280): len = 576854, overlap = 50
PHY-3002 : Step(281): len = 572132, overlap = 52.75
PHY-3002 : Step(282): len = 564727, overlap = 65.25
PHY-3002 : Step(283): len = 560835, overlap = 66
PHY-3002 : Step(284): len = 556799, overlap = 71.25
PHY-3002 : Step(285): len = 552543, overlap = 71
PHY-3002 : Step(286): len = 548693, overlap = 74
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000439435
PHY-3002 : Step(287): len = 565911, overlap = 55.25
PHY-3002 : Step(288): len = 568275, overlap = 52.5
PHY-3002 : Step(289): len = 572549, overlap = 48.25
PHY-3002 : Step(290): len = 577759, overlap = 44
PHY-3002 : Step(291): len = 581380, overlap = 39.75
PHY-3002 : Step(292): len = 585198, overlap = 37.5
PHY-3002 : Step(293): len = 588202, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000878869
PHY-3002 : Step(294): len = 598484, overlap = 30.25
PHY-3002 : Step(295): len = 602486, overlap = 28.75
PHY-3002 : Step(296): len = 606989, overlap = 26.25
PHY-3002 : Step(297): len = 612880, overlap = 21.5
PHY-3002 : Step(298): len = 616179, overlap = 19.5
PHY-3002 : Step(299): len = 618181, overlap = 17.25
PHY-3002 : Step(300): len = 623795, overlap = 14
PHY-3002 : Step(301): len = 624496, overlap = 15.25
PHY-3002 : Step(302): len = 625570, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0016757
PHY-3002 : Step(303): len = 632690, overlap = 13
PHY-3002 : Step(304): len = 635282, overlap = 11.5
PHY-3002 : Step(305): len = 638008, overlap = 12.25
PHY-3002 : Step(306): len = 641947, overlap = 12.5
PHY-3002 : Step(307): len = 645180, overlap = 11.75
PHY-3002 : Step(308): len = 646358, overlap = 10.5
PHY-3002 : Step(309): len = 647138, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00305794
PHY-3002 : Step(310): len = 650784, overlap = 8.25
PHY-3002 : Step(311): len = 653519, overlap = 8.75
PHY-3002 : Step(312): len = 656340, overlap = 9
PHY-3002 : Step(313): len = 658490, overlap = 9
PHY-3002 : Step(314): len = 660308, overlap = 9
PHY-3002 : Step(315): len = 661876, overlap = 8.75
PHY-3002 : Step(316): len = 663268, overlap = 8.25
PHY-3002 : Step(317): len = 664528, overlap = 7.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00551821
PHY-3002 : Step(318): len = 667176, overlap = 8
PHY-3002 : Step(319): len = 669409, overlap = 8
PHY-3002 : Step(320): len = 671419, overlap = 8.75
PHY-3002 : Step(321): len = 672772, overlap = 8.5
PHY-3002 : Step(322): len = 674036, overlap = 8
PHY-3002 : Step(323): len = 675154, overlap = 8.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00892846
PHY-3002 : Step(324): len = 676804, overlap = 6.75
PHY-3002 : Step(325): len = 678654, overlap = 6.25
PHY-3002 : Step(326): len = 680114, overlap = 6.75
PHY-3002 : Step(327): len = 681235, overlap = 7.25
PHY-3002 : Step(328): len = 682335, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.850149s wall, 1.812500s user + 2.109375s system = 3.921875s CPU (212.0%)

PHY-3001 : Trial Legalized: Len = 694410
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55248e+06, over cnt = 310(0%), over = 341, worst = 3
PHY-1002 : len = 1.55312e+06, over cnt = 223(0%), over = 240, worst = 3
PHY-1002 : len = 1.55243e+06, over cnt = 141(0%), over = 156, worst = 3
PHY-1002 : len = 1.54814e+06, over cnt = 91(0%), over = 94, worst = 2
PHY-1002 : len = 1.54488e+06, over cnt = 54(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  1.496659s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (158.7%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 50.63, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.336130s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (137.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.590590s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548438
PHY-3002 : Step(329): len = 664026, overlap = 7.25
PHY-3002 : Step(330): len = 653723, overlap = 8.5
PHY-3002 : Step(331): len = 642836, overlap = 9.5
PHY-3002 : Step(332): len = 636017, overlap = 11.25
PHY-3002 : Step(333): len = 630663, overlap = 13.75
PHY-3002 : Step(334): len = 626354, overlap = 18.75
PHY-3002 : Step(335): len = 621456, overlap = 25.25
PHY-3002 : Step(336): len = 617820, overlap = 29.5
PHY-3002 : Step(337): len = 614743, overlap = 30.75
PHY-3002 : Step(338): len = 612697, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053711s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (116.4%)

PHY-3001 : Legalized: Len = 620967, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.051951s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.2%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 621039, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39301e+06, over cnt = 393(1%), over = 452, worst = 3
PHY-1002 : len = 1.39442e+06, over cnt = 275(0%), over = 307, worst = 3
PHY-1002 : len = 1.39259e+06, over cnt = 183(0%), over = 205, worst = 3
PHY-1002 : len = 1.38613e+06, over cnt = 113(0%), over = 123, worst = 2
PHY-1002 : len = 1.38154e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.438142s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (157.5%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 56.88, top10 = 50.00, top15 = 46.25.
PHY-1001 : End incremental global routing;  2.221080s wall, 3.000000s user + 0.046875s system = 3.046875s CPU (137.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.841031s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  5.617288s wall, 6.390625s user + 0.046875s system = 6.437500s CPU (114.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39301e+06, over cnt = 393(1%), over = 452, worst = 3
PHY-1002 : len = 1.39442e+06, over cnt = 275(0%), over = 307, worst = 3
PHY-1002 : len = 1.39259e+06, over cnt = 183(0%), over = 205, worst = 3
PHY-1002 : len = 1.38613e+06, over cnt = 113(0%), over = 123, worst = 2
PHY-1002 : len = 1.38154e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.308950s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (181.4%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 56.88, top10 = 50.00, top15 = 46.25.
OPT-1001 : End congestion update;  2.490245s wall, 3.515625s user + 0.031250s system = 3.546875s CPU (142.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.480928s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.7%)

OPT-1001 : Start: WNS 1010 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 625601, Over = 0
PHY-3001 : End spreading;  0.019216s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.3%)

PHY-3001 : Final: Len = 625601, Over = 0
PHY-3001 : End incremental legalization;  0.218976s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (149.8%)

OPT-1001 : Iter 1: improved WNS 1963 TNS 0 NUM_FEPS 0 with 13 cells processed and 2779 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633751, Over = 0
PHY-3001 : End spreading;  0.021134s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.9%)

PHY-3001 : Final: Len = 633751, Over = 0
PHY-3001 : End incremental legalization;  0.221902s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (112.7%)

OPT-1001 : Iter 2: improved WNS 2435 TNS 0 NUM_FEPS 0 with 24 cells processed and 7274 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 636951, Over = 0
PHY-3001 : End spreading;  0.023310s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.0%)

PHY-3001 : Final: Len = 636951, Over = 0
PHY-3001 : End incremental legalization;  0.240742s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (155.8%)

OPT-1001 : Iter 3: improved WNS 2782 TNS 0 NUM_FEPS 0 with 11 cells processed and 3436 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3729 instances, 3617 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 641799, Over = 0
PHY-3001 : End spreading;  0.039208s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.7%)

PHY-3001 : Final: Len = 641799, Over = 0
PHY-3001 : End incremental legalization;  0.276034s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (113.2%)

OPT-1001 : Iter 4: improved WNS 3098 TNS 0 NUM_FEPS 0 with 15 cells processed and 2295 slack improved
OPT-1001 : End path based optimization;  10.279578s wall, 11.609375s user + 0.078125s system = 11.687500s CPU (113.7%)

OPT-1001 : End physical optimization;  15.903701s wall, 18.000000s user + 0.125000s system = 18.125000s CPU (114.0%)

RUN-1003 : finish command "place" in  66.551508s wall, 131.656250s user + 9.843750s system = 141.500000s CPU (212.6%)

RUN-1004 : used memory is 879 MB, reserved memory is 914 MB, peak memory is 1037 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6876   out of  19600   35.08%
#reg                     1729   out of  19600    8.82%
#le                      6902
  #lut only              5173   out of   6902   74.95%
  #reg only                26   out of   6902    0.38%
  #lut&reg               1703   out of   6902   24.67%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6902  |6739   |137    |1740   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3731 instances
RUN-1001 : 1808 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7885 nets
RUN-1001 : 3178 nets have 2 pins
RUN-1001 : 3292 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4295e+06, over cnt = 407(1%), over = 462, worst = 3
PHY-1002 : len = 1.43051e+06, over cnt = 283(0%), over = 315, worst = 2
PHY-1002 : len = 1.42368e+06, over cnt = 139(0%), over = 148, worst = 2
PHY-1002 : len = 1.40596e+06, over cnt = 42(0%), over = 44, worst = 2
PHY-1002 : len = 1.39241e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.373561s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (160.4%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 51.25, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 45 out of 7885 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 741 to 14
PHY-1001 : End pin swap;  0.547262s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (94.2%)

PHY-1001 : End global routing;  5.931023s wall, 6.671875s user + 0.015625s system = 6.687500s CPU (112.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 102104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.228534s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 120792, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 1.463849s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (98.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 120624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.19468e+06, over cnt = 906(0%), over = 915, worst = 2
PHY-1001 : End Routed; 38.242444s wall, 61.031250s user + 0.421875s system = 61.453125s CPU (160.7%)

PHY-1001 : Update timing.....
PHY-1001 : 2763/7653(36%) critical/total net(s), WNS -4.794ns, TNS -1437.619ns, False end point 669.
PHY-1001 : End update timing;  2.674904s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.20161e+06, over cnt = 402(0%), over = 406, worst = 2
PHY-1001 : End DR Iter 1; 3.699918s wall, 4.250000s user + 0.015625s system = 4.265625s CPU (115.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.20516e+06, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End DR Iter 2; 2.640465s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (106.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.20598e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 3; 0.281404s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (111.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.209225s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.137796s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.20626e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.224492s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.20625e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.481517s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (94.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.20625e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.20625e+06
PHY-1001 : End LB Iter 2; 0.279110s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.2%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  62.540395s wall, 85.328125s user + 0.703125s system = 86.031250s CPU (137.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  68.943253s wall, 92.453125s user + 0.734375s system = 93.187500s CPU (135.2%)

RUN-1004 : used memory is 1045 MB, reserved memory is 1076 MB, peak memory is 1466 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6877   out of  19600   35.09%
#reg                     1729   out of  19600    8.82%
#le                      6903
  #lut only              5174   out of   6903   74.95%
  #reg only                26   out of   6903    0.38%
  #lut&reg               1703   out of   6903   24.67%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6903  |6740   |137    |1740   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3109  
    #2         2       2010  
    #3         3       797   
    #4         4       485   
    #5        5-10     879   
    #6       11-50     514   
    #7       51-100     15   
  Average     3.80           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  5.707352s wall, 3.500000s user + 0.093750s system = 3.593750s CPU (63.0%)

RUN-1004 : used memory is 1047 MB, reserved memory is 1078 MB, peak memory is 1466 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39169, tnet num: 7839, tinst num: 3729, tnode num: 44234, tedge num: 66174.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.410104s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (100.8%)

RUN-1004 : used memory is 1073 MB, reserved memory is 1109 MB, peak memory is 1466 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.492130s wall, 2.421875s user + 0.062500s system = 2.484375s CPU (71.1%)

RUN-1004 : used memory is 1509 MB, reserved memory is 1545 MB, peak memory is 1509 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3731
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7885, pip num: 95517
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3036 valid insts, and 252676 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  18.025807s wall, 102.265625s user + 0.218750s system = 102.484375s CPU (568.5%)

RUN-1004 : used memory is 1624 MB, reserved memory is 1650 MB, peak memory is 1738 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.523356s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.5%)

RUN-1004 : used memory is 1707 MB, reserved memory is 1734 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.374955s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.2%)

RUN-1004 : used memory is 1738 MB, reserved memory is 1766 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.385505s wall, 1.765625s user + 0.125000s system = 1.890625s CPU (20.1%)

RUN-1004 : used memory is 1696 MB, reserved memory is 1724 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.430992s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (104.8%)

RUN-1004 : used memory is 1458 MB, reserved memory is 1758 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.273362s wall, 0.156250s user + 0.125000s system = 0.281250s CPU (3.9%)

RUN-1004 : used memory is 1467 MB, reserved memory is 1767 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.175788s wall, 1.703125s user + 0.187500s system = 1.890625s CPU (20.6%)

RUN-1004 : used memory is 1425 MB, reserved memory is 1725 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.438106s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (101.0%)

RUN-1004 : used memory is 342 MB, reserved memory is 1758 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.298006s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (1.9%)

RUN-1004 : used memory is 350 MB, reserved memory is 1766 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.234899s wall, 1.593750s user + 0.109375s system = 1.703125s CPU (18.4%)

RUN-1004 : used memory is 308 MB, reserved memory is 1724 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.652592s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (101.2%)

RUN-1004 : used memory is 345 MB, reserved memory is 1759 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.918186s wall, 0.328125s user + 0.156250s system = 0.484375s CPU (7.0%)

RUN-1004 : used memory is 353 MB, reserved memory is 1768 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.065177s wall, 2.156250s user + 0.156250s system = 2.312500s CPU (25.5%)

RUN-1004 : used memory is 311 MB, reserved memory is 1726 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.912177s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (103.0%)

RUN-1004 : used memory is 298 MB, reserved memory is 1759 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.224693s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 306 MB, reserved memory is 1769 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.617405s wall, 2.281250s user + 0.078125s system = 2.359375s CPU (24.5%)

RUN-1004 : used memory is 264 MB, reserved memory is 1727 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.455381s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (105.2%)

RUN-1004 : used memory is 299 MB, reserved memory is 1760 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.209856s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 307 MB, reserved memory is 1769 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.146038s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (19.5%)

RUN-1004 : used memory is 265 MB, reserved memory is 1727 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.472599s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (102.9%)

RUN-1004 : used memory is 296 MB, reserved memory is 1760 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.243290s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.2%)

RUN-1004 : used memory is 305 MB, reserved memory is 1769 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.210107s wall, 1.703125s user + 0.187500s system = 1.890625s CPU (20.5%)

RUN-1004 : used memory is 263 MB, reserved memory is 1728 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.447045s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (103.7%)

RUN-1004 : used memory is 298 MB, reserved memory is 1762 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.263521s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (2.8%)

RUN-1004 : used memory is 308 MB, reserved memory is 1772 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.241947s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (19.8%)

RUN-1004 : used memory is 268 MB, reserved memory is 1730 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.618920s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (101.3%)

RUN-1004 : used memory is 305 MB, reserved memory is 1766 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.154883s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (2.8%)

RUN-1004 : used memory is 320 MB, reserved memory is 1781 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.271206s wall, 1.875000s user + 0.109375s system = 1.984375s CPU (21.4%)

RUN-1004 : used memory is 278 MB, reserved memory is 1739 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.448345s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (102.5%)

RUN-1004 : used memory is 319 MB, reserved memory is 1776 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.344996s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (2.6%)

RUN-1004 : used memory is 332 MB, reserved memory is 1789 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.286093s wall, 1.687500s user + 0.093750s system = 1.781250s CPU (19.2%)

RUN-1004 : used memory is 290 MB, reserved memory is 1747 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.461975s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (102.6%)

RUN-1004 : used memory is 322 MB, reserved memory is 1781 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.249629s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (3.9%)

RUN-1004 : used memory is 333 MB, reserved memory is 1792 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.190064s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (21.3%)

RUN-1004 : used memory is 291 MB, reserved memory is 1750 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.436847s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (101.1%)

RUN-1004 : used memory is 325 MB, reserved memory is 1784 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.119150s wall, 0.406250s user + 0.109375s system = 0.515625s CPU (7.2%)

RUN-1004 : used memory is 335 MB, reserved memory is 1794 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.048317s wall, 1.953125s user + 0.187500s system = 2.140625s CPU (23.7%)

RUN-1004 : used memory is 294 MB, reserved memory is 1752 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.429121s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (101.7%)

RUN-1004 : used memory is 328 MB, reserved memory is 1785 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.266781s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 337 MB, reserved memory is 1794 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.191229s wall, 1.640625s user + 0.109375s system = 1.750000s CPU (19.0%)

RUN-1004 : used memory is 295 MB, reserved memory is 1752 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.509827s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (102.5%)

RUN-1004 : used memory is 320 MB, reserved memory is 1786 MB, peak memory is 1738 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.222901s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.5%)

RUN-1004 : used memory is 329 MB, reserved memory is 1794 MB, peak memory is 1738 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.220239s wall, 1.828125s user + 0.187500s system = 2.015625s CPU (21.9%)

RUN-1004 : used memory is 287 MB, reserved memory is 1752 MB, peak memory is 1738 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.361018s wall, 3.296875s user + 0.203125s system = 3.500000s CPU (104.1%)

RUN-1004 : used memory is 561 MB, reserved memory is 819 MB, peak memory is 1738 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24559/1942 useful/useless nets, 23174/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3429 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24309/57 useful/useless nets, 22970/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24305/1 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.311924s wall, 5.234375s user + 0.234375s system = 5.468750s CPU (103.0%)

RUN-1004 : used memory is 569 MB, reserved memory is 824 MB, peak memory is 1738 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20806
  #and                   9883
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1618
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19188  |1618   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.278586s wall, 2.140625s user + 0.171875s system = 2.312500s CPU (101.5%)

RUN-1004 : used memory is 657 MB, reserved memory is 831 MB, peak memory is 1738 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23108/34 useful/useless nets, 22184/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23567/176 useful/useless nets, 22643/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73068, tnet num: 23584, tinst num: 22645, tnode num: 100618, tedge num: 111975.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.039982s wall, 1.000000s user + 0.046875s system = 1.046875s CPU (100.7%)

RUN-1004 : used memory is 772 MB, reserved memory is 939 MB, peak memory is 1738 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 579 (3.21), #lev = 13 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 581 (3.25), #lev = 12 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1435 instances into 593 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 25098.46 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.18 sec, map = 25098.67 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6269
  #lut4                  4093
  #lut5                  1818
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6269   out of  19600   31.98%
#reg                     1606   out of  19600    8.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5911   |358    |1617   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8909/0 useful/useless nets, 7997/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.703199s wall, 19.546875s user + 0.343750s system = 19.890625s CPU (101.0%)

RUN-1004 : used memory is 834 MB, reserved memory is 1016 MB, peak memory is 1738 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.913049s wall, 2.703125s user + 0.125000s system = 2.828125s CPU (97.1%)

RUN-1004 : used memory is 843 MB, reserved memory is 1022 MB, peak memory is 1738 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7777 instances
RUN-1001 : 5908 luts, 1606 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8251 nets
RUN-1001 : 4219 nets have 2 pins
RUN-1001 : 2928 nets have [3 - 5] pins
RUN-1001 : 691 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7775 instances, 5908 luts, 1606 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37723, tnet num: 8205, tinst num: 7775, tnode num: 42963, tedge num: 61211.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.029330s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86936e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7775.
PHY-3001 : End clustering;  0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(339): len = 1.602e+06, overlap = 90
PHY-3002 : Step(340): len = 1.43156e+06, overlap = 90.0625
PHY-3002 : Step(341): len = 1.33284e+06, overlap = 94
PHY-3002 : Step(342): len = 1.24136e+06, overlap = 89.75
PHY-3002 : Step(343): len = 1.22736e+06, overlap = 92.75
PHY-3002 : Step(344): len = 1.21247e+06, overlap = 94.0313
PHY-3002 : Step(345): len = 1.19851e+06, overlap = 99.1875
PHY-3002 : Step(346): len = 1.09919e+06, overlap = 122.938
PHY-3002 : Step(347): len = 986559, overlap = 148.281
PHY-3002 : Step(348): len = 959023, overlap = 152.313
PHY-3002 : Step(349): len = 940301, overlap = 155.75
PHY-3002 : Step(350): len = 924744, overlap = 159.688
PHY-3002 : Step(351): len = 908562, overlap = 162.625
PHY-3002 : Step(352): len = 898684, overlap = 165.188
PHY-3002 : Step(353): len = 889030, overlap = 167.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36747e-05
PHY-3002 : Step(354): len = 904460, overlap = 157.75
PHY-3002 : Step(355): len = 899948, overlap = 157.594
PHY-3002 : Step(356): len = 897643, overlap = 144.125
PHY-3002 : Step(357): len = 892819, overlap = 130.375
PHY-3002 : Step(358): len = 885250, overlap = 138.344
PHY-3002 : Step(359): len = 875338, overlap = 133.406
PHY-3002 : Step(360): len = 870130, overlap = 128.719
PHY-3002 : Step(361): len = 864919, overlap = 128.5
PHY-3002 : Step(362): len = 857083, overlap = 136.563
PHY-3002 : Step(363): len = 851036, overlap = 140.688
PHY-3002 : Step(364): len = 846877, overlap = 143.281
PHY-3002 : Step(365): len = 838779, overlap = 140.344
PHY-3002 : Step(366): len = 830715, overlap = 143.031
PHY-3002 : Step(367): len = 826515, overlap = 139.969
PHY-3002 : Step(368): len = 821223, overlap = 135.938
PHY-3002 : Step(369): len = 809206, overlap = 134.406
PHY-3002 : Step(370): len = 803289, overlap = 134.563
PHY-3002 : Step(371): len = 799984, overlap = 128.938
PHY-3002 : Step(372): len = 789635, overlap = 130.25
PHY-3002 : Step(373): len = 777031, overlap = 127.594
PHY-3002 : Step(374): len = 773195, overlap = 127.25
PHY-3002 : Step(375): len = 768780, overlap = 121.281
PHY-3002 : Step(376): len = 746145, overlap = 124.313
PHY-3002 : Step(377): len = 738541, overlap = 127.281
PHY-3002 : Step(378): len = 736243, overlap = 125.844
PHY-3002 : Step(379): len = 729550, overlap = 127.375
PHY-3002 : Step(380): len = 725359, overlap = 127.406
PHY-3002 : Step(381): len = 720724, overlap = 125.125
PHY-3002 : Step(382): len = 716122, overlap = 122.844
PHY-3002 : Step(383): len = 712141, overlap = 123.813
PHY-3002 : Step(384): len = 705153, overlap = 124.594
PHY-3002 : Step(385): len = 700022, overlap = 127.688
PHY-3002 : Step(386): len = 697471, overlap = 125.781
PHY-3002 : Step(387): len = 691113, overlap = 129.625
PHY-3002 : Step(388): len = 674598, overlap = 127
PHY-3002 : Step(389): len = 669935, overlap = 130.063
PHY-3002 : Step(390): len = 668113, overlap = 137.469
PHY-3002 : Step(391): len = 663134, overlap = 135.969
PHY-3002 : Step(392): len = 656257, overlap = 133.875
PHY-3002 : Step(393): len = 651047, overlap = 140.125
PHY-3002 : Step(394): len = 649299, overlap = 142.313
PHY-3002 : Step(395): len = 643025, overlap = 149.719
PHY-3002 : Step(396): len = 635565, overlap = 144.094
PHY-3002 : Step(397): len = 633146, overlap = 145.469
PHY-3002 : Step(398): len = 630102, overlap = 147.938
PHY-3002 : Step(399): len = 627386, overlap = 141.188
PHY-3002 : Step(400): len = 624913, overlap = 145.5
PHY-3002 : Step(401): len = 619573, overlap = 138.75
PHY-3002 : Step(402): len = 615038, overlap = 131.438
PHY-3002 : Step(403): len = 612619, overlap = 131.031
PHY-3002 : Step(404): len = 608867, overlap = 134.094
PHY-3002 : Step(405): len = 599831, overlap = 137.563
PHY-3002 : Step(406): len = 596968, overlap = 135.969
PHY-3002 : Step(407): len = 594178, overlap = 141.219
PHY-3002 : Step(408): len = 591578, overlap = 138.563
PHY-3002 : Step(409): len = 588397, overlap = 138.25
PHY-3002 : Step(410): len = 586597, overlap = 139.188
PHY-3002 : Step(411): len = 575479, overlap = 143.563
PHY-3002 : Step(412): len = 572250, overlap = 150.375
PHY-3002 : Step(413): len = 570358, overlap = 152.594
PHY-3002 : Step(414): len = 568298, overlap = 150.75
PHY-3002 : Step(415): len = 565453, overlap = 154.875
PHY-3002 : Step(416): len = 562463, overlap = 158.844
PHY-3002 : Step(417): len = 557518, overlap = 157.563
PHY-3002 : Step(418): len = 555448, overlap = 157.281
PHY-3002 : Step(419): len = 551754, overlap = 157.188
PHY-3002 : Step(420): len = 548851, overlap = 152.406
PHY-3002 : Step(421): len = 546117, overlap = 157
PHY-3002 : Step(422): len = 542910, overlap = 154.813
PHY-3002 : Step(423): len = 539930, overlap = 156
PHY-3002 : Step(424): len = 537820, overlap = 161.313
PHY-3002 : Step(425): len = 534480, overlap = 161.25
PHY-3002 : Step(426): len = 525828, overlap = 151.25
PHY-3002 : Step(427): len = 522628, overlap = 147.875
PHY-3002 : Step(428): len = 521203, overlap = 145.563
PHY-3002 : Step(429): len = 516838, overlap = 150
PHY-3002 : Step(430): len = 513908, overlap = 153.219
PHY-3002 : Step(431): len = 510186, overlap = 148.406
PHY-3002 : Step(432): len = 507490, overlap = 147
PHY-3002 : Step(433): len = 505241, overlap = 147.125
PHY-3002 : Step(434): len = 501711, overlap = 147.656
PHY-3002 : Step(435): len = 499747, overlap = 146.844
PHY-3002 : Step(436): len = 497788, overlap = 148.344
PHY-3002 : Step(437): len = 494014, overlap = 147.563
PHY-3002 : Step(438): len = 491442, overlap = 147.375
PHY-3002 : Step(439): len = 489208, overlap = 147.094
PHY-3002 : Step(440): len = 486198, overlap = 145.625
PHY-3002 : Step(441): len = 482354, overlap = 154.125
PHY-3002 : Step(442): len = 480006, overlap = 154.219
PHY-3002 : Step(443): len = 478273, overlap = 148.625
PHY-3002 : Step(444): len = 475132, overlap = 151.594
PHY-3002 : Step(445): len = 472621, overlap = 144.375
PHY-3002 : Step(446): len = 470523, overlap = 143.469
PHY-3002 : Step(447): len = 468762, overlap = 142.813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107349
PHY-3002 : Step(448): len = 470940, overlap = 150.344
PHY-3002 : Step(449): len = 475546, overlap = 148.344
PHY-3002 : Step(450): len = 477943, overlap = 143.125
PHY-3002 : Step(451): len = 480443, overlap = 139.625
PHY-3002 : Step(452): len = 482344, overlap = 145
PHY-3002 : Step(453): len = 484972, overlap = 140.094
PHY-3002 : Step(454): len = 491303, overlap = 135.344
PHY-3002 : Step(455): len = 494564, overlap = 128.438
PHY-3002 : Step(456): len = 494910, overlap = 131.969
PHY-3002 : Step(457): len = 498962, overlap = 138.125
PHY-3002 : Step(458): len = 508402, overlap = 124.563
PHY-3002 : Step(459): len = 508566, overlap = 121.469
PHY-3002 : Step(460): len = 507753, overlap = 117.844
PHY-3002 : Step(461): len = 507500, overlap = 127.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000202045
PHY-3002 : Step(462): len = 509595, overlap = 123.469
PHY-3002 : Step(463): len = 514762, overlap = 111.219
PHY-3002 : Step(464): len = 521016, overlap = 108.25
PHY-3002 : Step(465): len = 524869, overlap = 108.594
PHY-3002 : Step(466): len = 527937, overlap = 105.375
PHY-3002 : Step(467): len = 529510, overlap = 101.031
PHY-3002 : Step(468): len = 531745, overlap = 97.4063
PHY-3002 : Step(469): len = 533538, overlap = 97.1563
PHY-3002 : Step(470): len = 535152, overlap = 93.1563
PHY-3002 : Step(471): len = 539316, overlap = 88
PHY-3002 : Step(472): len = 541640, overlap = 87.5
PHY-3002 : Step(473): len = 542680, overlap = 84.4688
PHY-3002 : Step(474): len = 543417, overlap = 82.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016752s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.20854e+06, over cnt = 1693(4%), over = 2648, worst = 9
PHY-1002 : len = 1.2189e+06, over cnt = 1408(4%), over = 2028, worst = 9
PHY-1002 : len = 1.23516e+06, over cnt = 1060(3%), over = 1466, worst = 8
PHY-1002 : len = 1.25577e+06, over cnt = 614(1%), over = 876, worst = 8
PHY-1002 : len = 1.28078e+06, over cnt = 344(0%), over = 511, worst = 7
PHY-1001 : End global iterations;  1.294872s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (172.6%)

PHY-1001 : Congestion index: top1 = 88.75, top5 = 79.38, top10 = 71.88, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.887962s wall, 2.828125s user + 0.000000s system = 2.828125s CPU (149.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479731s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5897e-05
PHY-3002 : Step(475): len = 518766, overlap = 80.1875
PHY-3002 : Step(476): len = 487588, overlap = 105.438
PHY-3002 : Step(477): len = 470268, overlap = 118.063
PHY-3002 : Step(478): len = 454318, overlap = 130.344
PHY-3002 : Step(479): len = 440249, overlap = 141.875
PHY-3002 : Step(480): len = 423535, overlap = 160.031
PHY-3002 : Step(481): len = 405390, overlap = 187.344
PHY-3002 : Step(482): len = 390941, overlap = 209.063
PHY-3002 : Step(483): len = 377795, overlap = 238.438
PHY-3002 : Step(484): len = 366450, overlap = 259.313
PHY-3002 : Step(485): len = 357994, overlap = 270.188
PHY-3002 : Step(486): len = 349635, overlap = 273.5
PHY-3002 : Step(487): len = 346284, overlap = 270.156
PHY-3002 : Step(488): len = 343339, overlap = 259.563
PHY-3002 : Step(489): len = 342688, overlap = 253.688
PHY-3002 : Step(490): len = 341335, overlap = 247.531
PHY-3002 : Step(491): len = 341917, overlap = 239.25
PHY-3002 : Step(492): len = 341415, overlap = 236.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.17941e-05
PHY-3002 : Step(493): len = 349183, overlap = 213.406
PHY-3002 : Step(494): len = 368104, overlap = 186.75
PHY-3002 : Step(495): len = 379358, overlap = 164.469
PHY-3002 : Step(496): len = 389726, overlap = 151.75
PHY-3002 : Step(497): len = 396093, overlap = 144.156
PHY-3002 : Step(498): len = 401360, overlap = 138.563
PHY-3002 : Step(499): len = 401345, overlap = 139.094
PHY-3002 : Step(500): len = 401325, overlap = 139.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103588
PHY-3002 : Step(501): len = 414312, overlap = 112.844
PHY-3002 : Step(502): len = 427287, overlap = 81.4063
PHY-3002 : Step(503): len = 437240, overlap = 56.875
PHY-3002 : Step(504): len = 444822, overlap = 43.5
PHY-3002 : Step(505): len = 450715, overlap = 38.4063
PHY-3002 : Step(506): len = 452286, overlap = 41.4375
PHY-3002 : Step(507): len = 453765, overlap = 45.4375
PHY-3002 : Step(508): len = 453724, overlap = 44.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207176
PHY-3002 : Step(509): len = 468818, overlap = 30.2813
PHY-3002 : Step(510): len = 473600, overlap = 28.5
PHY-3002 : Step(511): len = 480976, overlap = 29.375
PHY-3002 : Step(512): len = 492920, overlap = 25.2813
PHY-3002 : Step(513): len = 493954, overlap = 24.125
PHY-3002 : Step(514): len = 494214, overlap = 24.9375
PHY-3002 : Step(515): len = 494650, overlap = 25.625
PHY-3002 : Step(516): len = 493272, overlap = 25.0313
PHY-3002 : Step(517): len = 492293, overlap = 23.0313
PHY-3002 : Step(518): len = 491561, overlap = 23.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000399999
PHY-3002 : Step(519): len = 508836, overlap = 18.0625
PHY-3002 : Step(520): len = 521356, overlap = 12.8125
PHY-3002 : Step(521): len = 532800, overlap = 8.96875
PHY-3002 : Step(522): len = 538824, overlap = 6.6875
PHY-3002 : Step(523): len = 545386, overlap = 4.21875
PHY-3002 : Step(524): len = 546232, overlap = 4.125
PHY-3002 : Step(525): len = 547144, overlap = 2.84375
PHY-3002 : Step(526): len = 546156, overlap = 2.65625
PHY-3002 : Step(527): len = 545508, overlap = 2.28125
PHY-3002 : Step(528): len = 544271, overlap = 2.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000799999
PHY-3002 : Step(529): len = 559503, overlap = 2.125
PHY-3002 : Step(530): len = 569581, overlap = 3.375
PHY-3002 : Step(531): len = 574427, overlap = 3.40625
PHY-3002 : Step(532): len = 580417, overlap = 1.5
PHY-3002 : Step(533): len = 585782, overlap = 1.1875
PHY-3002 : Step(534): len = 586466, overlap = 1.375
PHY-3002 : Step(535): len = 586983, overlap = 0.875
PHY-3002 : Step(536): len = 586099, overlap = 0.75
PHY-3002 : Step(537): len = 584909, overlap = 0.0625
PHY-3002 : Step(538): len = 583454, overlap = 0
PHY-3002 : Step(539): len = 583306, overlap = 0
PHY-3002 : Step(540): len = 584162, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34466e+06, over cnt = 726(2%), over = 962, worst = 4
PHY-1002 : len = 1.34947e+06, over cnt = 409(1%), over = 522, worst = 4
PHY-1002 : len = 1.35026e+06, over cnt = 266(0%), over = 344, worst = 4
PHY-1002 : len = 1.34979e+06, over cnt = 176(0%), over = 234, worst = 4
PHY-1002 : len = 1.34831e+06, over cnt = 133(0%), over = 186, worst = 4
PHY-1001 : End global iterations;  0.955583s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (173.3%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.13, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.542301s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (145.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.482992s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00075847
PHY-3002 : Step(541): len = 579578, overlap = 8.5
PHY-3002 : Step(542): len = 569459, overlap = 7.125
PHY-3002 : Step(543): len = 559311, overlap = 8.46875
PHY-3002 : Step(544): len = 549855, overlap = 10.0625
PHY-3002 : Step(545): len = 542373, overlap = 14.5625
PHY-3002 : Step(546): len = 534942, overlap = 11.4063
PHY-3002 : Step(547): len = 528314, overlap = 12.9688
PHY-3002 : Step(548): len = 521547, overlap = 12.625
PHY-3002 : Step(549): len = 515539, overlap = 14.625
PHY-3002 : Step(550): len = 513116, overlap = 14.7188
PHY-3002 : Step(551): len = 510944, overlap = 13.625
PHY-3002 : Step(552): len = 509068, overlap = 13.5625
PHY-3002 : Step(553): len = 507821, overlap = 13.5313
PHY-3002 : Step(554): len = 506979, overlap = 12.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00151694
PHY-3002 : Step(555): len = 515077, overlap = 11.5
PHY-3002 : Step(556): len = 520483, overlap = 8.15625
PHY-3002 : Step(557): len = 523119, overlap = 8.21875
PHY-3002 : Step(558): len = 529725, overlap = 8.34375
PHY-3002 : Step(559): len = 537008, overlap = 7.625
PHY-3002 : Step(560): len = 538314, overlap = 6.8125
PHY-3002 : Step(561): len = 538991, overlap = 6.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00303388
PHY-3002 : Step(562): len = 543722, overlap = 5.5625
PHY-3002 : Step(563): len = 549343, overlap = 5
PHY-3002 : Step(564): len = 553380, overlap = 4.65625
PHY-3002 : Step(565): len = 558732, overlap = 3.53125
PHY-3002 : Step(566): len = 563567, overlap = 3.1875
PHY-3002 : Step(567): len = 565816, overlap = 3.09375
PHY-3002 : Step(568): len = 568611, overlap = 3.1875
PHY-3002 : Step(569): len = 573585, overlap = 2.8125
PHY-3002 : Step(570): len = 575090, overlap = 3.4375
PHY-3002 : Step(571): len = 575758, overlap = 2.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00589182
PHY-3002 : Step(572): len = 578137, overlap = 2.40625
PHY-3002 : Step(573): len = 581183, overlap = 1.78125
PHY-3002 : Step(574): len = 583901, overlap = 1.78125
PHY-3002 : Step(575): len = 586531, overlap = 1.59375
PHY-3002 : Step(576): len = 587962, overlap = 1.375
PHY-3002 : Step(577): len = 590920, overlap = 3.1875
PHY-3002 : Step(578): len = 593561, overlap = 3.0625
PHY-3002 : Step(579): len = 594387, overlap = 2.96875
PHY-3002 : Step(580): len = 595309, overlap = 1.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0111676
PHY-3002 : Step(581): len = 596623, overlap = 1.8125
PHY-3002 : Step(582): len = 598979, overlap = 1.3125
PHY-3002 : Step(583): len = 600990, overlap = 1.15625
PHY-3002 : Step(584): len = 602356, overlap = 1.28125
PHY-3002 : Step(585): len = 604234, overlap = 1.46875
PHY-3002 : Step(586): len = 606058, overlap = 1.28125
PHY-3002 : Step(587): len = 607165, overlap = 1.375
PHY-3002 : Step(588): len = 608358, overlap = 1.5625
PHY-3002 : Step(589): len = 611023, overlap = 2.25
PHY-3002 : Step(590): len = 612077, overlap = 1.9375
PHY-3002 : Step(591): len = 612443, overlap = 2.0625
PHY-3002 : Step(592): len = 613303, overlap = 1.96875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0187819
PHY-3002 : Step(593): len = 613888, overlap = 2
PHY-3002 : Step(594): len = 615846, overlap = 1.8125
PHY-3002 : Step(595): len = 617075, overlap = 1.875
PHY-3002 : Step(596): len = 617860, overlap = 1.90625
PHY-3002 : Step(597): len = 618996, overlap = 1.59375
PHY-3002 : Step(598): len = 620007, overlap = 1.625
PHY-3002 : Step(599): len = 620685, overlap = 1.5
PHY-3002 : Step(600): len = 621430, overlap = 1.40625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 80.97 peak overflow 1.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.453e+06, over cnt = 357(1%), over = 441, worst = 3
PHY-1002 : len = 1.45439e+06, over cnt = 234(0%), over = 276, worst = 3
PHY-1002 : len = 1.45454e+06, over cnt = 152(0%), over = 179, worst = 2
PHY-1002 : len = 1.45386e+06, over cnt = 107(0%), over = 130, worst = 2
PHY-1002 : len = 1.45139e+06, over cnt = 84(0%), over = 100, worst = 2
PHY-1001 : End global iterations;  0.996943s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (174.0%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 52.50, top10 = 47.50, top15 = 43.75.
PHY-1001 : End incremental global routing;  1.571564s wall, 2.281250s user + 0.015625s system = 2.296875s CPU (146.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.471461s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (102.7%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7682 has valid locations, 165 needs to be replaced
PHY-3001 : design contains 7919 instances, 5927 luts, 1731 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 640743
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38146e+06, over cnt = 416(1%), over = 532, worst = 4
PHY-1002 : len = 1.38322e+06, over cnt = 267(0%), over = 335, worst = 4
PHY-1002 : len = 1.38322e+06, over cnt = 207(0%), over = 262, worst = 4
PHY-1002 : len = 1.38104e+06, over cnt = 137(0%), over = 177, worst = 3
PHY-1002 : len = 1.37798e+06, over cnt = 93(0%), over = 122, worst = 3
PHY-1001 : End global iterations;  0.976572s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (174.4%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 46.88, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.289432s wall, 3.015625s user + 0.015625s system = 3.031250s CPU (132.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496945s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(601): len = 640047, overlap = 0
PHY-3002 : Step(602): len = 639999, overlap = 0
PHY-3002 : Step(603): len = 639840, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37744e+06, over cnt = 161(0%), over = 189, worst = 3
PHY-1002 : len = 1.37754e+06, over cnt = 127(0%), over = 152, worst = 3
PHY-1002 : len = 1.3765e+06, over cnt = 95(0%), over = 117, worst = 3
PHY-1002 : len = 1.37604e+06, over cnt = 67(0%), over = 89, worst = 3
PHY-1002 : len = 1.37502e+06, over cnt = 57(0%), over = 78, worst = 3
PHY-1001 : End global iterations;  0.598893s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (107.0%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.88, top10 = 46.25, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.153108s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (105.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.504195s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (105.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0194968
PHY-3002 : Step(604): len = 639606, overlap = 1.40625
PHY-3002 : Step(605): len = 639606, overlap = 1.40625
PHY-3001 : Final: Len = 639606, Over = 1.40625
PHY-3001 : End incremental placement;  4.762493s wall, 5.828125s user + 0.046875s system = 5.875000s CPU (123.4%)

OPT-1001 : End high-fanout net optimization;  7.434049s wall, 9.234375s user + 0.078125s system = 9.312500s CPU (125.3%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38242e+06, over cnt = 420(1%), over = 525, worst = 3
PHY-1002 : len = 1.38369e+06, over cnt = 275(0%), over = 334, worst = 3
PHY-1002 : len = 1.38282e+06, over cnt = 176(0%), over = 215, worst = 3
PHY-1002 : len = 1.38126e+06, over cnt = 125(0%), over = 157, worst = 3
PHY-1002 : len = 1.37779e+06, over cnt = 81(0%), over = 103, worst = 3
PHY-1001 : End global iterations;  0.986536s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (167.9%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.25, top10 = 46.88, top15 = 43.75.
OPT-1001 : End congestion update;  1.579643s wall, 2.265625s user + 0.015625s system = 2.281250s CPU (144.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.410900s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.9%)

OPT-1001 : Start: WNS 603 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1927 TNS 0 NUM_FEPS 0 with 11 cells processed and 5696 slack improved
OPT-1001 : Iter 2: improved WNS 2203 TNS 0 NUM_FEPS 0 with 9 cells processed and 2430 slack improved
OPT-1001 : Iter 3: improved WNS 2376 TNS 0 NUM_FEPS 0 with 20 cells processed and 4194 slack improved
OPT-1001 : Iter 4: improved WNS 2503 TNS 0 NUM_FEPS 0 with 14 cells processed and 2556 slack improved
OPT-1001 : Iter 5: improved WNS 2503 TNS 0 NUM_FEPS 0 with 10 cells processed and 1150 slack improved
OPT-1001 : End global optimization;  3.275606s wall, 3.968750s user + 0.015625s system = 3.984375s CPU (121.6%)

OPT-1001 : End physical optimization;  10.719053s wall, 13.218750s user + 0.093750s system = 13.312500s CPU (124.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5927 LUT to BLE ...
SYN-4008 : Packed 5927 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1036 remaining SEQ's ...
SYN-4005 : Packed 1015 SEQ with LUT/SLICE
SYN-4006 : 4222 single LUT's are left
SYN-4006 : 21 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5948/6212 primitive instances ...
PHY-3001 : End packing;  1.104285s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (101.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3732 instances
RUN-1001 : 1809 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7886 nets
RUN-1001 : 3180 nets have 2 pins
RUN-1001 : 3294 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3730 instances, 3618 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 656791, Over = 31.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44344e+06, over cnt = 420(1%), over = 501, worst = 3
PHY-1002 : len = 1.44477e+06, over cnt = 271(0%), over = 320, worst = 3
PHY-1002 : len = 1.44392e+06, over cnt = 163(0%), over = 187, worst = 3
PHY-1002 : len = 1.44135e+06, over cnt = 117(0%), over = 134, worst = 3
PHY-1002 : len = 1.43766e+06, over cnt = 62(0%), over = 67, worst = 3
PHY-1001 : End global iterations;  0.995136s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (163.3%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.13, top10 = 47.50, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.842286s wall, 3.484375s user + 0.015625s system = 3.500000s CPU (123.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.495788s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000220113
PHY-3002 : Step(606): len = 637484, overlap = 32.25
PHY-3002 : Step(607): len = 624438, overlap = 37.5
PHY-3002 : Step(608): len = 615056, overlap = 38.25
PHY-3002 : Step(609): len = 606477, overlap = 44.5
PHY-3002 : Step(610): len = 598832, overlap = 45.75
PHY-3002 : Step(611): len = 592320, overlap = 53.5
PHY-3002 : Step(612): len = 586157, overlap = 60
PHY-3002 : Step(613): len = 579125, overlap = 57.5
PHY-3002 : Step(614): len = 573732, overlap = 60.75
PHY-3002 : Step(615): len = 567692, overlap = 65.25
PHY-3002 : Step(616): len = 562844, overlap = 71.75
PHY-3002 : Step(617): len = 558420, overlap = 78
PHY-3002 : Step(618): len = 555691, overlap = 80
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000438303
PHY-3002 : Step(619): len = 572277, overlap = 67
PHY-3002 : Step(620): len = 576573, overlap = 56
PHY-3002 : Step(621): len = 581054, overlap = 53.25
PHY-3002 : Step(622): len = 585987, overlap = 48.25
PHY-3002 : Step(623): len = 590162, overlap = 46
PHY-3002 : Step(624): len = 595492, overlap = 44
PHY-3002 : Step(625): len = 600506, overlap = 39
PHY-3002 : Step(626): len = 603871, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000876607
PHY-3002 : Step(627): len = 613808, overlap = 34
PHY-3002 : Step(628): len = 617758, overlap = 33.5
PHY-3002 : Step(629): len = 622061, overlap = 31
PHY-3002 : Step(630): len = 626553, overlap = 29.25
PHY-3002 : Step(631): len = 630931, overlap = 26.5
PHY-3002 : Step(632): len = 634338, overlap = 23.25
PHY-3002 : Step(633): len = 637608, overlap = 22
PHY-3002 : Step(634): len = 641216, overlap = 21.25
PHY-3002 : Step(635): len = 644310, overlap = 20.5
PHY-3002 : Step(636): len = 645068, overlap = 22.25
PHY-3002 : Step(637): len = 647074, overlap = 19.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00170288
PHY-3002 : Step(638): len = 652764, overlap = 15.75
PHY-3002 : Step(639): len = 656271, overlap = 14.75
PHY-3002 : Step(640): len = 659532, overlap = 12.5
PHY-3002 : Step(641): len = 662629, overlap = 12.75
PHY-3002 : Step(642): len = 666064, overlap = 12.75
PHY-3002 : Step(643): len = 669576, overlap = 13.75
PHY-3002 : Step(644): len = 670511, overlap = 13.25
PHY-3002 : Step(645): len = 673108, overlap = 15
PHY-3002 : Step(646): len = 673947, overlap = 14.5
PHY-3002 : Step(647): len = 674462, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00338036
PHY-3002 : Step(648): len = 679205, overlap = 13.5
PHY-3002 : Step(649): len = 681258, overlap = 13.75
PHY-3002 : Step(650): len = 683272, overlap = 14.25
PHY-3002 : Step(651): len = 685843, overlap = 12.75
PHY-3002 : Step(652): len = 687669, overlap = 11.75
PHY-3002 : Step(653): len = 689546, overlap = 12
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00606568
PHY-3002 : Step(654): len = 691757, overlap = 11.75
PHY-3002 : Step(655): len = 694062, overlap = 10.75
PHY-3002 : Step(656): len = 696195, overlap = 10.75
PHY-3002 : Step(657): len = 697640, overlap = 11
PHY-3002 : Step(658): len = 699030, overlap = 10.5
PHY-3002 : Step(659): len = 700834, overlap = 9.75
PHY-3002 : Step(660): len = 701793, overlap = 10.25
PHY-3002 : Step(661): len = 702587, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.398102s wall, 1.390625s user + 1.312500s system = 2.703125s CPU (193.3%)

PHY-3001 : Trial Legalized: Len = 713598
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57212e+06, over cnt = 344(0%), over = 407, worst = 4
PHY-1002 : len = 1.5732e+06, over cnt = 231(0%), over = 271, worst = 4
PHY-1002 : len = 1.57203e+06, over cnt = 140(0%), over = 170, worst = 4
PHY-1002 : len = 1.56627e+06, over cnt = 80(0%), over = 98, worst = 3
PHY-1002 : len = 1.56585e+06, over cnt = 70(0%), over = 85, worst = 3
PHY-1001 : End global iterations;  1.029265s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (164.0%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.25, top10 = 50.63, top15 = 46.88.
PHY-3001 : End congestion estimation;  1.697886s wall, 2.312500s user + 0.031250s system = 2.343750s CPU (138.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496051s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548868
PHY-3002 : Step(662): len = 685122, overlap = 14.5
PHY-3002 : Step(663): len = 674432, overlap = 12.25
PHY-3002 : Step(664): len = 664577, overlap = 14.5
PHY-3002 : Step(665): len = 657935, overlap = 18.5
PHY-3002 : Step(666): len = 651806, overlap = 20
PHY-3002 : Step(667): len = 647382, overlap = 21.25
PHY-3002 : Step(668): len = 641767, overlap = 21.75
PHY-3002 : Step(669): len = 639129, overlap = 25
PHY-3002 : Step(670): len = 635170, overlap = 24.75
PHY-3002 : Step(671): len = 633331, overlap = 30.75
PHY-3002 : Step(672): len = 630943, overlap = 30.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051739s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (181.2%)

PHY-3001 : Legalized: Len = 638888, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020238s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (231.6%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 639182, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41773e+06, over cnt = 397(1%), over = 456, worst = 2
PHY-1002 : len = 1.41894e+06, over cnt = 278(0%), over = 315, worst = 2
PHY-1002 : len = 1.41674e+06, over cnt = 154(0%), over = 166, worst = 2
PHY-1002 : len = 1.41622e+06, over cnt = 98(0%), over = 106, worst = 2
PHY-1002 : len = 1.41259e+06, over cnt = 44(0%), over = 49, worst = 2
PHY-1001 : End global iterations;  0.974125s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (154.0%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 51.88, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.596150s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (133.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.490607s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 640045
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41806e+06, over cnt = 392(1%), over = 449, worst = 2
PHY-1002 : len = 1.41937e+06, over cnt = 264(0%), over = 299, worst = 2
PHY-1002 : len = 1.41686e+06, over cnt = 150(0%), over = 162, worst = 2
PHY-1002 : len = 1.4159e+06, over cnt = 82(0%), over = 89, worst = 2
PHY-1002 : len = 1.41284e+06, over cnt = 40(0%), over = 46, worst = 2
PHY-1001 : End global iterations;  1.065344s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (164.3%)

PHY-1001 : Congestion index: top1 = 68.13, top5 = 56.88, top10 = 51.25, top15 = 46.25.
PHY-3001 : End congestion estimation;  2.949935s wall, 3.609375s user + 0.046875s system = 3.656250s CPU (123.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.570859s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(673): len = 639484, overlap = 0
PHY-3002 : Step(674): len = 639484, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41268e+06, over cnt = 43(0%), over = 49, worst = 2
PHY-1002 : len = 1.41267e+06, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 1.41268e+06, over cnt = 35(0%), over = 39, worst = 2
PHY-1002 : len = 1.41262e+06, over cnt = 32(0%), over = 36, worst = 2
PHY-1002 : len = 1.41181e+06, over cnt = 28(0%), over = 31, worst = 2
PHY-1001 : End global iterations;  0.643558s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (102.0%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.25, top10 = 51.25, top15 = 46.25.
PHY-3001 : End congestion estimation;  1.237267s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (101.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.511201s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (107.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00105047
PHY-3002 : Step(675): len = 639452, overlap = 0
PHY-3002 : Step(676): len = 639452, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007283s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 639457, Over = 0
PHY-3001 : End spreading;  0.017728s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.1%)

PHY-3001 : Final: Len = 639457, Over = 0
PHY-3001 : End incremental placement;  5.581067s wall, 6.500000s user + 0.125000s system = 6.625000s CPU (118.7%)

OPT-1001 : End high-fanout net optimization;  8.656088s wall, 10.125000s user + 0.125000s system = 10.250000s CPU (118.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4181e+06, over cnt = 399(1%), over = 458, worst = 2
PHY-1002 : len = 1.41931e+06, over cnt = 279(0%), over = 316, worst = 2
PHY-1002 : len = 1.41707e+06, over cnt = 155(0%), over = 167, worst = 2
PHY-1002 : len = 1.41654e+06, over cnt = 97(0%), over = 105, worst = 2
PHY-1002 : len = 1.41293e+06, over cnt = 43(0%), over = 48, worst = 2
PHY-1001 : End global iterations;  1.012392s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (171.3%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 57.50, top10 = 51.25, top15 = 46.88.
OPT-1001 : End congestion update;  1.651753s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (143.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.421271s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.1%)

OPT-1001 : Start: WNS 1368 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 643539, Over = 0
PHY-3001 : End spreading;  0.018113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.3%)

PHY-3001 : Final: Len = 643539, Over = 0
PHY-3001 : End incremental legalization;  0.179655s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (191.3%)

OPT-1001 : Iter 1: improved WNS 2102 TNS 0 NUM_FEPS 0 with 15 cells processed and 4535 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 648379, Over = 0
PHY-3001 : End spreading;  0.017462s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.5%)

PHY-3001 : Final: Len = 648379, Over = 0
PHY-3001 : End incremental legalization;  0.182651s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.7%)

OPT-1001 : Iter 2: improved WNS 2583 TNS 0 NUM_FEPS 0 with 10 cells processed and 4840 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 655229, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017486s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.4%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 655325, Over = 0
PHY-3001 : End incremental legalization;  0.178360s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (157.7%)

OPT-1001 : Iter 3: improved WNS 2791 TNS 0 NUM_FEPS 0 with 16 cells processed and 6515 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 660691, Over = 0
PHY-3001 : End spreading;  0.017491s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.3%)

PHY-3001 : Final: Len = 660691, Over = 0
PHY-3001 : End incremental legalization;  0.184796s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.0%)

OPT-1001 : Iter 4: improved WNS 2989 TNS 0 NUM_FEPS 0 with 22 cells processed and 8024 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 660805, Over = 0
PHY-3001 : End spreading;  0.017893s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.3%)

PHY-3001 : Final: Len = 660805, Over = 0
PHY-3001 : End incremental legalization;  0.186818s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (175.6%)

OPT-1001 : Iter 5: improved WNS 3238 TNS 0 NUM_FEPS 0 with 6 cells processed and 811 slack improved
OPT-1001 : End path based optimization;  10.059331s wall, 11.125000s user + 0.156250s system = 11.281250s CPU (112.1%)

OPT-1001 : End physical optimization;  18.719379s wall, 21.250000s user + 0.281250s system = 21.531250s CPU (115.0%)

RUN-1003 : finish command "place" in  59.017889s wall, 102.921875s user + 7.234375s system = 110.156250s CPU (186.6%)

RUN-1004 : used memory is 982 MB, reserved memory is 1134 MB, peak memory is 1738 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6893   out of  19600   35.17%
#reg                     1731   out of  19600    8.83%
#le                      6914
  #lut only              5183   out of   6914   74.96%
  #reg only                21   out of   6914    0.30%
  #lut&reg               1710   out of   6914   24.73%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6914  |6756   |137    |1742   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3736 instances
RUN-1001 : 1809 mslices, 1813 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7889 nets
RUN-1001 : 3179 nets have 2 pins
RUN-1001 : 3294 nets have [3 - 5] pins
RUN-1001 : 821 nets have [6 - 10] pins
RUN-1001 : 326 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44822e+06, over cnt = 376(1%), over = 432, worst = 3
PHY-1002 : len = 1.44926e+06, over cnt = 267(0%), over = 307, worst = 3
PHY-1002 : len = 1.44495e+06, over cnt = 130(0%), over = 144, worst = 3
PHY-1002 : len = 1.43988e+06, over cnt = 78(0%), over = 85, worst = 2
PHY-1002 : len = 1.41108e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.029768s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (157.8%)

PHY-1001 : Congestion index: top1 = 68.13, top5 = 58.75, top10 = 51.88, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 14 out of 7889 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 751 to 13
PHY-1001 : End pin swap;  0.380342s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (106.8%)

PHY-1001 : End global routing;  4.807599s wall, 5.453125s user + 0.000000s system = 5.453125s CPU (113.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.157427s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 117216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.483651s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (103.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.22374e+06, over cnt = 853(0%), over = 861, worst = 2
PHY-1001 : End Routed; 40.362273s wall, 61.328125s user + 0.531250s system = 61.859375s CPU (153.3%)

PHY-1001 : Update timing.....
PHY-1001 : 2437/7657(31%) critical/total net(s), WNS -3.769ns, TNS -1183.877ns, False end point 628.
PHY-1001 : End update timing;  2.219658s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.23103e+06, over cnt = 281(0%), over = 282, worst = 2
PHY-1001 : End DR Iter 1; 2.302185s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (128.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.23418e+06, over cnt = 64(0%), over = 64, worst = 1
PHY-1001 : End DR Iter 2; 1.083730s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (124.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.23489e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 3; 0.186319s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (109.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.23526e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.184837s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (109.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.23536e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.195295s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.23536e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.291403s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (107.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.23536e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 0.459891s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 1; 0.549039s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 2; 0.631159s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (94.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 3; 2.300966s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (100.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 4; 2.327586s wall, 2.234375s user + 0.015625s system = 2.250000s CPU (96.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 5; 1.850643s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (97.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 1.23534e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 1; 0.097110s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.5%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 0.555038s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.5%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 1.23533e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 0.207402s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.9%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 1.23527e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 7; 0.166751s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (112.4%)

PHY-1001 : ==== DC Iter 10 ====
PHY-1002 : len = 1.23531e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.23531e+06
PHY-1001 : End DC Iter 10; 0.166751s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (112.4%)

PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  68.174642s wall, 89.812500s user + 0.953125s system = 90.765625s CPU (133.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  73.400655s wall, 95.703125s user + 0.953125s system = 96.656250s CPU (131.7%)

RUN-1004 : used memory is 1167 MB, reserved memory is 1240 MB, peak memory is 1738 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6896   out of  19600   35.18%
#reg                     1731   out of  19600    8.83%
#le                      6917
  #lut only              5186   out of   6917   74.97%
  #reg only                21   out of   6917    0.30%
  #lut&reg               1710   out of   6917   24.72%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6917  |6759   |137    |1742   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3110  
    #2         2       2015  
    #3         3       790   
    #4         4       489   
    #5        5-10     875   
    #6       11-50     519   
    #7       51-100     15   
  Average     3.81           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.330770s wall, 3.312500s user + 0.078125s system = 3.390625s CPU (101.8%)

RUN-1004 : used memory is 1168 MB, reserved memory is 1240 MB, peak memory is 1738 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39182, tnet num: 7843, tinst num: 3739, tnode num: 44196, tedge num: 66200.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.297840s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (102.3%)

RUN-1004 : used memory is 1167 MB, reserved memory is 1239 MB, peak memory is 1738 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.476252s wall, 2.484375s user + 0.078125s system = 2.562500s CPU (103.5%)

RUN-1004 : used memory is 1544 MB, reserved memory is 1620 MB, peak memory is 1738 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3741
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7889, pip num: 96173
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2995 valid insts, and 254092 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  14.542163s wall, 96.562500s user + 0.265625s system = 96.828125s CPU (665.8%)

RUN-1004 : used memory is 1660 MB, reserved memory is 1724 MB, peak memory is 1775 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.553511s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (94.5%)

RUN-1004 : used memory is 287 MB, reserved memory is 1793 MB, peak memory is 1775 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.221261s wall, 0.171875s user + 0.281250s system = 0.453125s CPU (6.3%)

RUN-1004 : used memory is 318 MB, reserved memory is 1825 MB, peak memory is 1775 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.266273s wall, 1.750000s user + 0.296875s system = 2.046875s CPU (22.1%)

RUN-1004 : used memory is 276 MB, reserved memory is 1783 MB, peak memory is 1775 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.472064s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (103.0%)

RUN-1004 : used memory is 314 MB, reserved memory is 1818 MB, peak memory is 1775 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.238101s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (3.9%)

RUN-1004 : used memory is 325 MB, reserved memory is 1829 MB, peak memory is 1775 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.189338s wall, 1.828125s user + 0.078125s system = 1.906250s CPU (20.7%)

RUN-1004 : used memory is 283 MB, reserved memory is 1787 MB, peak memory is 1775 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.475336s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (103.8%)

RUN-1004 : used memory is 317 MB, reserved memory is 1821 MB, peak memory is 1775 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.171463s wall, 0.218750s user + 0.250000s system = 0.468750s CPU (6.5%)

RUN-1004 : used memory is 325 MB, reserved memory is 1829 MB, peak memory is 1775 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.130713s wall, 1.812500s user + 0.343750s system = 2.156250s CPU (23.6%)

RUN-1004 : used memory is 283 MB, reserved memory is 1787 MB, peak memory is 1775 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.435571s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (105.6%)

RUN-1004 : used memory is 319 MB, reserved memory is 1821 MB, peak memory is 1775 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.143853s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 327 MB, reserved memory is 1829 MB, peak memory is 1775 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.061715s wall, 1.781250s user + 0.156250s system = 1.937500s CPU (21.4%)

RUN-1004 : used memory is 285 MB, reserved memory is 1787 MB, peak memory is 1775 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.473444s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (102.9%)

RUN-1004 : used memory is 342 MB, reserved memory is 1829 MB, peak memory is 1775 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.309804s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (3.4%)

RUN-1004 : used memory is 351 MB, reserved memory is 1839 MB, peak memory is 1775 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.269083s wall, 1.750000s user + 0.156250s system = 1.906250s CPU (20.6%)

RUN-1004 : used memory is 309 MB, reserved memory is 1797 MB, peak memory is 1775 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.493921s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (102.5%)

RUN-1004 : used memory is 365 MB, reserved memory is 1844 MB, peak memory is 1775 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.309274s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (4.7%)

RUN-1004 : used memory is 376 MB, reserved memory is 1856 MB, peak memory is 1775 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.290432s wall, 1.906250s user + 0.078125s system = 1.984375s CPU (21.4%)

RUN-1004 : used memory is 334 MB, reserved memory is 1814 MB, peak memory is 1775 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.455808s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (103.0%)

RUN-1004 : used memory is 412 MB, reserved memory is 1880 MB, peak memory is 1775 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.114589s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 428 MB, reserved memory is 1897 MB, peak memory is 1775 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.046344s wall, 1.812500s user + 0.046875s system = 1.859375s CPU (20.6%)

RUN-1004 : used memory is 386 MB, reserved memory is 1855 MB, peak memory is 1775 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near 'input' in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../rtl/CortexM0_SoC.v(3)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(2)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(57)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(58)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(59)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(60)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(61)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(62)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(63)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(64)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(75)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(75)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(89)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(90)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(90)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(100)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(101)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(101)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(111)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(112)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(112)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(122)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(123)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(123)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(134)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(135)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(145)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(146)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(146)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(151)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(151)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(160)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(161)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(161)
HDL-8007 ERROR: module instantiations in compilation scope are not allowed in ../rtl/CortexM0_SoC.v(166)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(166)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(177)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(178)
HDL-5007 WARNING: root scope declaration is not allowed in Verilog 95/2K mode in ../rtl/CortexM0_SoC.v(179)
HDL-8007 ERROR: syntax error near 'assign' in ../rtl/CortexM0_SoC.v(181)
HDL-8007 ERROR: Verilog 2000 keyword assign used in incorrect context in ../rtl/CortexM0_SoC.v(181)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top AHBlite_Block_RAM"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-1200 : Current top model is AHBlite_Block_RAM
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
USR-8052 ERROR: Cannot find pin Col[0] in the model AHBlite_Block_RAM.
USR-8168 ERROR: Line: 1, set_pin_assignment	{ Col[0] }	{ LOCATION = E11; IOSTANDARD = LVCMOS33; } is not a valid ADC command.
GUI-8309 ERROR: Failed to read adc ../M0.adc.
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
USR-8052 ERROR: Cannot find pin Col[0] in the model AHBlite_Block_RAM.
USR-8168 ERROR: Line: 1, set_pin_assignment	{ Col[0] }	{ LOCATION = E11; IOSTANDARD = LVCMOS33; } is not a valid ADC command.
GUI-8309 ERROR: Failed to read adc ../M0.adc.
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
USR-8052 ERROR: Cannot find pin Col[0] in the model AHBlite_Block_RAM.
USR-8168 ERROR: Line: 1, set_pin_assignment	{ Col[0] }	{ LOCATION = E11; IOSTANDARD = LVCMOS33; } is not a valid ADC command.
GUI-8309 ERROR: Failed to read adc ../M0.adc.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.023863s wall, 3.031250s user + 0.171875s system = 3.203125s CPU (105.9%)

RUN-1004 : used memory is 686 MB, reserved memory is 997 MB, peak memory is 1775 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24559/1942 useful/useless nets, 23174/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3429 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24309/57 useful/useless nets, 22970/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24305/1 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.250346s wall, 5.421875s user + 0.562500s system = 5.984375s CPU (114.0%)

RUN-1004 : used memory is 701 MB, reserved memory is 1009 MB, peak memory is 1775 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20806
  #and                   9883
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1618
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19188  |1618   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.512931s wall, 2.343750s user + 0.156250s system = 2.500000s CPU (99.5%)

RUN-1004 : used memory is 800 MB, reserved memory is 1024 MB, peak memory is 1775 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23108/34 useful/useless nets, 22184/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23567/176 useful/useless nets, 22643/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73068, tnet num: 23584, tinst num: 22645, tnode num: 100618, tedge num: 111975.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.056536s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (103.5%)

RUN-1004 : used memory is 906 MB, reserved memory is 1120 MB, peak memory is 1775 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 579 (3.21), #lev = 13 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 581 (3.25), #lev = 12 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1435 instances into 593 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 35240.19 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.13 sec, map = 35240.40 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6269
  #lut4                  4093
  #lut5                  1818
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6269   out of  19600   31.98%
#reg                     1606   out of  19600    8.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5911   |358    |1617   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8909/0 useful/useless nets, 7997/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  18.896353s wall, 19.062500s user + 0.609375s system = 19.671875s CPU (104.1%)

RUN-1004 : used memory is 979 MB, reserved memory is 1173 MB, peak memory is 1775 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.796083s wall, 2.796875s user + 0.187500s system = 2.984375s CPU (106.7%)

RUN-1004 : used memory is 988 MB, reserved memory is 1179 MB, peak memory is 1775 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7777 instances
RUN-1001 : 5908 luts, 1606 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8251 nets
RUN-1001 : 4219 nets have 2 pins
RUN-1001 : 2928 nets have [3 - 5] pins
RUN-1001 : 691 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7775 instances, 5908 luts, 1606 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37723, tnet num: 8205, tinst num: 7775, tnode num: 42963, tedge num: 61211.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.997127s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (103.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86927e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7775.
PHY-3001 : End clustering;  0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(677): len = 1.60183e+06, overlap = 90
PHY-3002 : Step(678): len = 1.43136e+06, overlap = 90.0625
PHY-3002 : Step(679): len = 1.33263e+06, overlap = 94
PHY-3002 : Step(680): len = 1.24115e+06, overlap = 89.8438
PHY-3002 : Step(681): len = 1.22715e+06, overlap = 92.75
PHY-3002 : Step(682): len = 1.21227e+06, overlap = 94.0313
PHY-3002 : Step(683): len = 1.19832e+06, overlap = 99.1875
PHY-3002 : Step(684): len = 1.09903e+06, overlap = 123.031
PHY-3002 : Step(685): len = 986421, overlap = 148.063
PHY-3002 : Step(686): len = 958881, overlap = 152.219
PHY-3002 : Step(687): len = 940172, overlap = 155.625
PHY-3002 : Step(688): len = 924614, overlap = 159.688
PHY-3002 : Step(689): len = 908420, overlap = 162.594
PHY-3002 : Step(690): len = 898550, overlap = 165.188
PHY-3002 : Step(691): len = 888891, overlap = 167.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31341e-05
PHY-3002 : Step(692): len = 904099, overlap = 162.469
PHY-3002 : Step(693): len = 899768, overlap = 160.031
PHY-3002 : Step(694): len = 897478, overlap = 144.188
PHY-3002 : Step(695): len = 893050, overlap = 134.938
PHY-3002 : Step(696): len = 885664, overlap = 133.938
PHY-3002 : Step(697): len = 876401, overlap = 133.438
PHY-3002 : Step(698): len = 870603, overlap = 135.813
PHY-3002 : Step(699): len = 864725, overlap = 133.344
PHY-3002 : Step(700): len = 859116, overlap = 140.125
PHY-3002 : Step(701): len = 853139, overlap = 142.656
PHY-3002 : Step(702): len = 847405, overlap = 143.688
PHY-3002 : Step(703): len = 841202, overlap = 147.563
PHY-3002 : Step(704): len = 834937, overlap = 144.438
PHY-3002 : Step(705): len = 829273, overlap = 143.313
PHY-3002 : Step(706): len = 823910, overlap = 143.156
PHY-3002 : Step(707): len = 818128, overlap = 141.594
PHY-3002 : Step(708): len = 812403, overlap = 138.031
PHY-3002 : Step(709): len = 806327, overlap = 137.406
PHY-3002 : Step(710): len = 801328, overlap = 137.094
PHY-3002 : Step(711): len = 795758, overlap = 133.688
PHY-3002 : Step(712): len = 788499, overlap = 130.594
PHY-3002 : Step(713): len = 783098, overlap = 130.438
PHY-3002 : Step(714): len = 779068, overlap = 129.375
PHY-3002 : Step(715): len = 771428, overlap = 128.875
PHY-3002 : Step(716): len = 764098, overlap = 128.813
PHY-3002 : Step(717): len = 760617, overlap = 124.094
PHY-3002 : Step(718): len = 754677, overlap = 118.469
PHY-3002 : Step(719): len = 740285, overlap = 120.375
PHY-3002 : Step(720): len = 734809, overlap = 122.188
PHY-3002 : Step(721): len = 732459, overlap = 125.594
PHY-3002 : Step(722): len = 675732, overlap = 131.125
PHY-3002 : Step(723): len = 660159, overlap = 140.969
PHY-3002 : Step(724): len = 657604, overlap = 143.25
PHY-3002 : Step(725): len = 654894, overlap = 143.656
PHY-3002 : Step(726): len = 649462, overlap = 139.344
PHY-3002 : Step(727): len = 646579, overlap = 137.875
PHY-3002 : Step(728): len = 643725, overlap = 138.219
PHY-3002 : Step(729): len = 636482, overlap = 140.438
PHY-3002 : Step(730): len = 635057, overlap = 136.188
PHY-3002 : Step(731): len = 633066, overlap = 138.313
PHY-3002 : Step(732): len = 631726, overlap = 140.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106268
PHY-3002 : Step(733): len = 633193, overlap = 139.5
PHY-3002 : Step(734): len = 639169, overlap = 139.531
PHY-3002 : Step(735): len = 649313, overlap = 113.031
PHY-3002 : Step(736): len = 648900, overlap = 113.438
PHY-3002 : Step(737): len = 649199, overlap = 114.063
PHY-3002 : Step(738): len = 648020, overlap = 120.594
PHY-3002 : Step(739): len = 649410, overlap = 118.438
PHY-3002 : Step(740): len = 650505, overlap = 110.844
PHY-3002 : Step(741): len = 652414, overlap = 114.438
PHY-3002 : Step(742): len = 652478, overlap = 113.938
PHY-3002 : Step(743): len = 653224, overlap = 105.281
PHY-3002 : Step(744): len = 653100, overlap = 111.281
PHY-3002 : Step(745): len = 653729, overlap = 107.719
PHY-3002 : Step(746): len = 653044, overlap = 106.063
PHY-3002 : Step(747): len = 653170, overlap = 99.1563
PHY-3002 : Step(748): len = 652467, overlap = 99.625
PHY-3002 : Step(749): len = 652237, overlap = 97.8438
PHY-3002 : Step(750): len = 651098, overlap = 95.3125
PHY-3002 : Step(751): len = 649760, overlap = 91.2813
PHY-3002 : Step(752): len = 646386, overlap = 93.0625
PHY-3002 : Step(753): len = 645226, overlap = 93.0313
PHY-3002 : Step(754): len = 644130, overlap = 89.9688
PHY-3002 : Step(755): len = 641073, overlap = 87.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000212536
PHY-3002 : Step(756): len = 643455, overlap = 89.1875
PHY-3002 : Step(757): len = 644908, overlap = 85.25
PHY-3002 : Step(758): len = 649700, overlap = 82.7188
PHY-3002 : Step(759): len = 655266, overlap = 75.6563
PHY-3002 : Step(760): len = 656962, overlap = 75.7188
PHY-3002 : Step(761): len = 658565, overlap = 72.75
PHY-3002 : Step(762): len = 663436, overlap = 77.9688
PHY-3002 : Step(763): len = 665369, overlap = 77.5625
PHY-3002 : Step(764): len = 666397, overlap = 74.875
PHY-3002 : Step(765): len = 668111, overlap = 73.0313
PHY-3002 : Step(766): len = 672906, overlap = 69.3438
PHY-3002 : Step(767): len = 675511, overlap = 72.9063
PHY-3002 : Step(768): len = 676046, overlap = 62.7188
PHY-3002 : Step(769): len = 676797, overlap = 63.9688
PHY-3002 : Step(770): len = 677690, overlap = 62.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000348348
PHY-3002 : Step(771): len = 678480, overlap = 65
PHY-3002 : Step(772): len = 680743, overlap = 66.0313
PHY-3002 : Step(773): len = 684679, overlap = 69.1563
PHY-3002 : Step(774): len = 688936, overlap = 69.4688
PHY-3002 : Step(775): len = 690274, overlap = 64.625
PHY-3002 : Step(776): len = 690970, overlap = 57.0938
PHY-3002 : Step(777): len = 692281, overlap = 61.3438
PHY-3002 : Step(778): len = 693819, overlap = 54.2813
PHY-3002 : Step(779): len = 694877, overlap = 56.5313
PHY-3002 : Step(780): len = 695940, overlap = 54.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025926s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (241.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.52414e+06, over cnt = 1681(4%), over = 2435, worst = 8
PHY-1002 : len = 1.53038e+06, over cnt = 1402(3%), over = 1898, worst = 8
PHY-1002 : len = 1.54021e+06, over cnt = 1147(3%), over = 1536, worst = 8
PHY-1002 : len = 1.56335e+06, over cnt = 673(1%), over = 917, worst = 8
PHY-1002 : len = 1.57552e+06, over cnt = 471(1%), over = 673, worst = 8
PHY-1001 : End global iterations;  1.377747s wall, 2.078125s user + 0.046875s system = 2.125000s CPU (154.2%)

PHY-1001 : Congestion index: top1 = 91.88, top5 = 82.50, top10 = 76.88, top15 = 70.00.
PHY-3001 : End congestion estimation;  1.985410s wall, 2.687500s user + 0.062500s system = 2.750000s CPU (138.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.526752s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.33634e-05
PHY-3002 : Step(781): len = 663908, overlap = 51.625
PHY-3002 : Step(782): len = 621888, overlap = 88.4688
PHY-3002 : Step(783): len = 596602, overlap = 105.531
PHY-3002 : Step(784): len = 571258, overlap = 129.031
PHY-3002 : Step(785): len = 537416, overlap = 152.75
PHY-3002 : Step(786): len = 506165, overlap = 175.906
PHY-3002 : Step(787): len = 487855, overlap = 185.969
PHY-3002 : Step(788): len = 468051, overlap = 201.656
PHY-3002 : Step(789): len = 452651, overlap = 207.75
PHY-3002 : Step(790): len = 438174, overlap = 213.125
PHY-3002 : Step(791): len = 424687, overlap = 213.406
PHY-3002 : Step(792): len = 414963, overlap = 214.344
PHY-3002 : Step(793): len = 405948, overlap = 213.875
PHY-3002 : Step(794): len = 399454, overlap = 213.844
PHY-3002 : Step(795): len = 396386, overlap = 210.625
PHY-3002 : Step(796): len = 393759, overlap = 197.656
PHY-3002 : Step(797): len = 391695, overlap = 193.406
PHY-3002 : Step(798): len = 391264, overlap = 189.25
PHY-3002 : Step(799): len = 390676, overlap = 183.625
PHY-3002 : Step(800): len = 390449, overlap = 180.938
PHY-3002 : Step(801): len = 389230, overlap = 179.156
PHY-3002 : Step(802): len = 387793, overlap = 178.25
PHY-3002 : Step(803): len = 387200, overlap = 177.406
PHY-3002 : Step(804): len = 385318, overlap = 178.406
PHY-3002 : Step(805): len = 383301, overlap = 177.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.67269e-05
PHY-3002 : Step(806): len = 392901, overlap = 163.281
PHY-3002 : Step(807): len = 408217, overlap = 142.063
PHY-3002 : Step(808): len = 417690, overlap = 125.844
PHY-3002 : Step(809): len = 426877, overlap = 107.813
PHY-3002 : Step(810): len = 428523, overlap = 100.719
PHY-3002 : Step(811): len = 428680, overlap = 98.2813
PHY-3002 : Step(812): len = 428863, overlap = 98.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000133454
PHY-3002 : Step(813): len = 447214, overlap = 68.375
PHY-3002 : Step(814): len = 455952, overlap = 57.375
PHY-3002 : Step(815): len = 465365, overlap = 49.9375
PHY-3002 : Step(816): len = 480061, overlap = 44.6563
PHY-3002 : Step(817): len = 478308, overlap = 45.3438
PHY-3002 : Step(818): len = 477240, overlap = 46.1875
PHY-3002 : Step(819): len = 477091, overlap = 46.25
PHY-3002 : Step(820): len = 475126, overlap = 48.1563
PHY-3002 : Step(821): len = 474645, overlap = 48.9375
PHY-3002 : Step(822): len = 473609, overlap = 48.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000260819
PHY-3002 : Step(823): len = 495117, overlap = 33.1875
PHY-3002 : Step(824): len = 507295, overlap = 26.375
PHY-3002 : Step(825): len = 517459, overlap = 19.0313
PHY-3002 : Step(826): len = 522102, overlap = 16.25
PHY-3002 : Step(827): len = 528181, overlap = 10.9375
PHY-3002 : Step(828): len = 528858, overlap = 11.0625
PHY-3002 : Step(829): len = 529232, overlap = 8.34375
PHY-3002 : Step(830): len = 529806, overlap = 6.75
PHY-3002 : Step(831): len = 528088, overlap = 7.59375
PHY-3002 : Step(832): len = 525298, overlap = 9.5
PHY-3002 : Step(833): len = 523727, overlap = 12.7813
PHY-3002 : Step(834): len = 523226, overlap = 12.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000496526
PHY-3002 : Step(835): len = 538037, overlap = 6.3125
PHY-3002 : Step(836): len = 545649, overlap = 5.28125
PHY-3002 : Step(837): len = 556664, overlap = 5.1875
PHY-3002 : Step(838): len = 561046, overlap = 6.21875
PHY-3002 : Step(839): len = 565093, overlap = 5.03125
PHY-3002 : Step(840): len = 568316, overlap = 4.34375
PHY-3002 : Step(841): len = 569165, overlap = 4.3125
PHY-3002 : Step(842): len = 570073, overlap = 3.125
PHY-3002 : Step(843): len = 569683, overlap = 2.9375
PHY-3002 : Step(844): len = 568796, overlap = 2.375
PHY-3002 : Step(845): len = 567497, overlap = 2.84375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000993051
PHY-3002 : Step(846): len = 578187, overlap = 1.8125
PHY-3002 : Step(847): len = 584217, overlap = 1.65625
PHY-3002 : Step(848): len = 589653, overlap = 1.78125
PHY-3002 : Step(849): len = 592024, overlap = 1.75
PHY-3002 : Step(850): len = 593591, overlap = 1.71875
PHY-3002 : Step(851): len = 594358, overlap = 1.28125
PHY-3002 : Step(852): len = 594646, overlap = 0.71875
PHY-3002 : Step(853): len = 595665, overlap = 0.40625
PHY-3002 : Step(854): len = 595994, overlap = 0.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.35212e+06, over cnt = 645(1%), over = 841, worst = 5
PHY-1002 : len = 1.35565e+06, over cnt = 392(1%), over = 490, worst = 5
PHY-1002 : len = 1.35615e+06, over cnt = 209(0%), over = 248, worst = 3
PHY-1002 : len = 1.35406e+06, over cnt = 131(0%), over = 159, worst = 3
PHY-1002 : len = 1.35294e+06, over cnt = 104(0%), over = 124, worst = 2
PHY-1001 : End global iterations;  0.976308s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (160.0%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.566034s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (138.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.472853s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000724401
PHY-3002 : Step(855): len = 591214, overlap = 20.1563
PHY-3002 : Step(856): len = 579868, overlap = 11.6875
PHY-3002 : Step(857): len = 569789, overlap = 13.25
PHY-3002 : Step(858): len = 560208, overlap = 13.4688
PHY-3002 : Step(859): len = 549544, overlap = 15.1563
PHY-3002 : Step(860): len = 541562, overlap = 11.5938
PHY-3002 : Step(861): len = 535259, overlap = 10.5938
PHY-3002 : Step(862): len = 529981, overlap = 12.625
PHY-3002 : Step(863): len = 526240, overlap = 14.5
PHY-3002 : Step(864): len = 522387, overlap = 15.6875
PHY-3002 : Step(865): len = 518806, overlap = 16.125
PHY-3002 : Step(866): len = 515065, overlap = 17.0313
PHY-3002 : Step(867): len = 511738, overlap = 17.0938
PHY-3002 : Step(868): len = 509553, overlap = 17.5
PHY-3002 : Step(869): len = 507746, overlap = 14.7813
PHY-3002 : Step(870): len = 505851, overlap = 16.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0014488
PHY-3002 : Step(871): len = 514779, overlap = 11.9063
PHY-3002 : Step(872): len = 520410, overlap = 8.21875
PHY-3002 : Step(873): len = 524724, overlap = 6.375
PHY-3002 : Step(874): len = 529841, overlap = 4.34375
PHY-3002 : Step(875): len = 534120, overlap = 7.34375
PHY-3002 : Step(876): len = 536893, overlap = 6.34375
PHY-3002 : Step(877): len = 539475, overlap = 6.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0028976
PHY-3002 : Step(878): len = 543406, overlap = 7.125
PHY-3002 : Step(879): len = 547152, overlap = 5.65625
PHY-3002 : Step(880): len = 553774, overlap = 4.21875
PHY-3002 : Step(881): len = 558450, overlap = 3.75
PHY-3002 : Step(882): len = 561187, overlap = 3.46875
PHY-3002 : Step(883): len = 563716, overlap = 3.59375
PHY-3002 : Step(884): len = 566600, overlap = 4.75
PHY-3002 : Step(885): len = 567540, overlap = 4.8125
PHY-3002 : Step(886): len = 568293, overlap = 4.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00579521
PHY-3002 : Step(887): len = 570779, overlap = 3.375
PHY-3002 : Step(888): len = 573308, overlap = 4.09375
PHY-3002 : Step(889): len = 575024, overlap = 2.03125
PHY-3002 : Step(890): len = 578300, overlap = 1.8125
PHY-3002 : Step(891): len = 580340, overlap = 1.65625
PHY-3002 : Step(892): len = 583485, overlap = 1.9375
PHY-3002 : Step(893): len = 585638, overlap = 2.1875
PHY-3002 : Step(894): len = 586640, overlap = 2.09375
PHY-3002 : Step(895): len = 587559, overlap = 1.96875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0101962
PHY-3002 : Step(896): len = 588385, overlap = 2.375
PHY-3002 : Step(897): len = 591424, overlap = 1.96875
PHY-3002 : Step(898): len = 594319, overlap = 1.59375
PHY-3002 : Step(899): len = 594894, overlap = 1.5
PHY-3002 : Step(900): len = 595548, overlap = 1.53125
PHY-3002 : Step(901): len = 596845, overlap = 1.28125
PHY-3002 : Step(902): len = 598906, overlap = 2.1875
PHY-3002 : Step(903): len = 599473, overlap = 1.90625
PHY-3002 : Step(904): len = 600163, overlap = 2.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0177119
PHY-3002 : Step(905): len = 600914, overlap = 1.8125
PHY-3002 : Step(906): len = 602511, overlap = 2.5
PHY-3002 : Step(907): len = 603634, overlap = 1.8125
PHY-3002 : Step(908): len = 604833, overlap = 2.4375
PHY-3002 : Step(909): len = 606042, overlap = 1.78125
PHY-3002 : Step(910): len = 607292, overlap = 2.28125
PHY-3002 : Step(911): len = 608057, overlap = 1.6875
PHY-3002 : Step(912): len = 609201, overlap = 2.0625
PHY-3002 : Step(913): len = 610248, overlap = 1.09375
PHY-3002 : Step(914): len = 610867, overlap = 1.59375
PHY-3002 : Step(915): len = 611579, overlap = 1.15625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 85.69 peak overflow 1.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43444e+06, over cnt = 353(1%), over = 439, worst = 3
PHY-1002 : len = 1.43563e+06, over cnt = 211(0%), over = 264, worst = 3
PHY-1002 : len = 1.43526e+06, over cnt = 139(0%), over = 170, worst = 3
PHY-1002 : len = 1.43355e+06, over cnt = 91(0%), over = 116, worst = 3
PHY-1002 : len = 1.42978e+06, over cnt = 76(0%), over = 96, worst = 3
PHY-1001 : End global iterations;  0.979819s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (172.2%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-1001 : End incremental global routing;  1.564174s wall, 2.234375s user + 0.062500s system = 2.296875s CPU (146.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.472023s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (102.6%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7682 has valid locations, 161 needs to be replaced
PHY-3001 : design contains 7915 instances, 5929 luts, 1725 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 630636
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36564e+06, over cnt = 418(1%), over = 525, worst = 3
PHY-1002 : len = 1.36695e+06, over cnt = 272(0%), over = 338, worst = 3
PHY-1002 : len = 1.36554e+06, over cnt = 147(0%), over = 183, worst = 3
PHY-1002 : len = 1.36373e+06, over cnt = 97(0%), over = 123, worst = 3
PHY-1002 : len = 1.35966e+06, over cnt = 74(0%), over = 95, worst = 3
PHY-1001 : End global iterations;  1.066082s wall, 1.890625s user + 0.062500s system = 1.953125s CPU (183.2%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.453992s wall, 3.359375s user + 0.125000s system = 3.484375s CPU (142.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.497239s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(916): len = 630199, overlap = 0
PHY-3002 : Step(917): len = 630199, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36039e+06, over cnt = 101(0%), over = 121, worst = 3
PHY-1002 : len = 1.36052e+06, over cnt = 87(0%), over = 106, worst = 3
PHY-1002 : len = 1.3602e+06, over cnt = 71(0%), over = 88, worst = 3
PHY-1002 : len = 1.36014e+06, over cnt = 63(0%), over = 80, worst = 3
PHY-1002 : len = 1.36022e+06, over cnt = 57(0%), over = 74, worst = 3
PHY-1001 : End global iterations;  0.818812s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (105.0%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.362829s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (103.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.514452s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (130.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00702615
PHY-3002 : Step(918): len = 630072, overlap = 1.15625
PHY-3002 : Step(919): len = 630072, overlap = 1.15625
PHY-3001 : Final: Len = 630072, Over = 1.15625
PHY-3001 : End incremental placement;  5.138553s wall, 6.281250s user + 0.265625s system = 6.546875s CPU (127.4%)

OPT-1001 : End high-fanout net optimization;  7.824651s wall, 9.640625s user + 0.359375s system = 10.000000s CPU (127.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36905e+06, over cnt = 419(1%), over = 523, worst = 3
PHY-1002 : len = 1.3705e+06, over cnt = 260(0%), over = 319, worst = 3
PHY-1002 : len = 1.36958e+06, over cnt = 152(0%), over = 188, worst = 3
PHY-1002 : len = 1.36772e+06, over cnt = 101(0%), over = 131, worst = 3
PHY-1002 : len = 1.36218e+06, over cnt = 72(0%), over = 96, worst = 3
PHY-1001 : End global iterations;  0.998025s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (186.3%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.00, top10 = 45.63, top15 = 41.25.
OPT-1001 : End congestion update;  1.623993s wall, 2.578125s user + 0.078125s system = 2.656250s CPU (163.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.402545s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (104.8%)

OPT-1001 : Start: WNS 1508 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2168 TNS 0 NUM_FEPS 0 with 22 cells processed and 4596 slack improved
OPT-1001 : Iter 2: improved WNS 2373 TNS 0 NUM_FEPS 0 with 20 cells processed and 6266 slack improved
OPT-1001 : Iter 3: improved WNS 2645 TNS 0 NUM_FEPS 0 with 17 cells processed and 5132 slack improved
OPT-1001 : Iter 4: improved WNS 2719 TNS 0 NUM_FEPS 0 with 23 cells processed and 5200 slack improved
OPT-1001 : Iter 5: improved WNS 2719 TNS 0 NUM_FEPS 0 with 17 cells processed and 2850 slack improved
OPT-1001 : Iter 6: improved WNS 2719 TNS 0 NUM_FEPS 0 with 17 cells processed and 4066 slack improved
OPT-1001 : Iter 7: improved WNS 2719 TNS 0 NUM_FEPS 0 with 18 cells processed and 3602 slack improved
OPT-1001 : Iter 8: improved WNS 2719 TNS 0 NUM_FEPS 0 with 16 cells processed and 3432 slack improved
OPT-1001 : Iter 9: improved WNS 2719 TNS 0 NUM_FEPS 0 with 12 cells processed and 2400 slack improved
OPT-1001 : End global optimization;  4.300160s wall, 5.281250s user + 0.125000s system = 5.406250s CPU (125.7%)

OPT-1001 : End physical optimization;  12.132562s wall, 14.921875s user + 0.484375s system = 15.406250s CPU (127.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5929 LUT to BLE ...
SYN-4008 : Packed 5929 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1030 remaining SEQ's ...
SYN-4005 : Packed 999 SEQ with LUT/SLICE
SYN-4006 : 4240 single LUT's are left
SYN-4006 : 31 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5960/6224 primitive instances ...
PHY-3001 : End packing;  1.199389s wall, 1.203125s user + 0.062500s system = 1.265625s CPU (105.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3753 instances
RUN-1001 : 1819 mslices, 1820 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7882 nets
RUN-1001 : 3129 nets have 2 pins
RUN-1001 : 3345 nets have [3 - 5] pins
RUN-1001 : 819 nets have [6 - 10] pins
RUN-1001 : 318 nets have [11 - 20] pins
RUN-1001 : 268 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3751 instances, 3639 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : After packing: Len = 655872, Over = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42043e+06, over cnt = 347(0%), over = 407, worst = 3
PHY-1002 : len = 1.42146e+06, over cnt = 220(0%), over = 255, worst = 3
PHY-1002 : len = 1.42098e+06, over cnt = 138(0%), over = 157, worst = 3
PHY-1002 : len = 1.41978e+06, over cnt = 106(0%), over = 121, worst = 3
PHY-1002 : len = 1.41666e+06, over cnt = 77(0%), over = 89, worst = 3
PHY-1001 : End global iterations;  0.974377s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (178.0%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.88, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.776710s wall, 3.500000s user + 0.046875s system = 3.546875s CPU (127.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.518776s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (135.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000211182
PHY-3002 : Step(920): len = 633990, overlap = 35.5
PHY-3002 : Step(921): len = 621776, overlap = 36.25
PHY-3002 : Step(922): len = 612740, overlap = 35
PHY-3002 : Step(923): len = 604556, overlap = 45.25
PHY-3002 : Step(924): len = 597321, overlap = 50
PHY-3002 : Step(925): len = 591193, overlap = 57
PHY-3002 : Step(926): len = 585331, overlap = 61
PHY-3002 : Step(927): len = 580070, overlap = 67.75
PHY-3002 : Step(928): len = 574280, overlap = 73.75
PHY-3002 : Step(929): len = 569725, overlap = 81.5
PHY-3002 : Step(930): len = 565883, overlap = 82.25
PHY-3002 : Step(931): len = 561514, overlap = 90
PHY-3002 : Step(932): len = 558638, overlap = 92.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042193
PHY-3002 : Step(933): len = 576867, overlap = 65.75
PHY-3002 : Step(934): len = 579532, overlap = 62.25
PHY-3002 : Step(935): len = 583813, overlap = 53.25
PHY-3002 : Step(936): len = 587573, overlap = 50
PHY-3002 : Step(937): len = 592477, overlap = 44.5
PHY-3002 : Step(938): len = 597756, overlap = 41.75
PHY-3002 : Step(939): len = 599514, overlap = 39.5
PHY-3002 : Step(940): len = 601916, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00084386
PHY-3002 : Step(941): len = 613232, overlap = 33.5
PHY-3002 : Step(942): len = 616469, overlap = 26.25
PHY-3002 : Step(943): len = 620000, overlap = 22
PHY-3002 : Step(944): len = 625988, overlap = 18
PHY-3002 : Step(945): len = 630285, overlap = 19.75
PHY-3002 : Step(946): len = 632642, overlap = 17.75
PHY-3002 : Step(947): len = 635270, overlap = 20
PHY-3002 : Step(948): len = 637562, overlap = 18.25
PHY-3002 : Step(949): len = 639021, overlap = 16.75
PHY-3002 : Step(950): len = 641286, overlap = 18.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00163264
PHY-3002 : Step(951): len = 647436, overlap = 16.25
PHY-3002 : Step(952): len = 650727, overlap = 14
PHY-3002 : Step(953): len = 653898, overlap = 11.75
PHY-3002 : Step(954): len = 657097, overlap = 9.75
PHY-3002 : Step(955): len = 660052, overlap = 10.25
PHY-3002 : Step(956): len = 661672, overlap = 11
PHY-3002 : Step(957): len = 663710, overlap = 12
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00297191
PHY-3002 : Step(958): len = 667585, overlap = 12
PHY-3002 : Step(959): len = 670589, overlap = 11
PHY-3002 : Step(960): len = 673143, overlap = 9
PHY-3002 : Step(961): len = 675268, overlap = 9.25
PHY-3002 : Step(962): len = 677320, overlap = 9.5
PHY-3002 : Step(963): len = 679045, overlap = 9
PHY-3002 : Step(964): len = 680599, overlap = 9.25
PHY-3002 : Step(965): len = 681965, overlap = 9.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00526419
PHY-3002 : Step(966): len = 684474, overlap = 9.5
PHY-3002 : Step(967): len = 687045, overlap = 8.75
PHY-3002 : Step(968): len = 689041, overlap = 9
PHY-3002 : Step(969): len = 690342, overlap = 9.25
PHY-3002 : Step(970): len = 691917, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.885830s wall, 2.031250s user + 1.656250s system = 3.687500s CPU (195.5%)

PHY-3001 : Trial Legalized: Len = 702171
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.54288e+06, over cnt = 364(1%), over = 415, worst = 3
PHY-1002 : len = 1.54394e+06, over cnt = 268(0%), over = 303, worst = 3
PHY-1002 : len = 1.54383e+06, over cnt = 186(0%), over = 209, worst = 3
PHY-1002 : len = 1.53864e+06, over cnt = 124(0%), over = 142, worst = 3
PHY-1002 : len = 1.53617e+06, over cnt = 93(0%), over = 105, worst = 3
PHY-1001 : End global iterations;  1.153031s wall, 1.796875s user + 0.078125s system = 1.875000s CPU (162.6%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 55.63, top10 = 50.00, top15 = 46.88.
PHY-3001 : End congestion estimation;  1.958625s wall, 2.625000s user + 0.078125s system = 2.703125s CPU (138.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.511074s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000542451
PHY-3002 : Step(971): len = 674708, overlap = 10.25
PHY-3002 : Step(972): len = 665105, overlap = 11.25
PHY-3002 : Step(973): len = 655633, overlap = 12.75
PHY-3002 : Step(974): len = 649018, overlap = 15
PHY-3002 : Step(975): len = 642686, overlap = 18.25
PHY-3002 : Step(976): len = 638148, overlap = 18.75
PHY-3002 : Step(977): len = 634281, overlap = 22
PHY-3002 : Step(978): len = 630924, overlap = 24.5
PHY-3002 : Step(979): len = 627762, overlap = 24.75
PHY-3002 : Step(980): len = 624960, overlap = 30
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061310s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (76.5%)

PHY-3001 : Legalized: Len = 632029, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026402s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (177.5%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 632193, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40193e+06, over cnt = 452(1%), over = 525, worst = 3
PHY-1002 : len = 1.4031e+06, over cnt = 328(0%), over = 371, worst = 3
PHY-1002 : len = 1.40183e+06, over cnt = 220(0%), over = 248, worst = 2
PHY-1002 : len = 1.40148e+06, over cnt = 127(0%), over = 144, worst = 2
PHY-1002 : len = 1.39709e+06, over cnt = 73(0%), over = 78, worst = 2
PHY-1001 : End global iterations;  1.051813s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (175.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 51.88, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.727354s wall, 2.500000s user + 0.015625s system = 2.515625s CPU (145.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.739299s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.609068s wall, 4.375000s user + 0.015625s system = 4.390625s CPU (121.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40193e+06, over cnt = 452(1%), over = 525, worst = 3
PHY-1002 : len = 1.4031e+06, over cnt = 328(0%), over = 371, worst = 3
PHY-1002 : len = 1.40183e+06, over cnt = 220(0%), over = 248, worst = 2
PHY-1002 : len = 1.40148e+06, over cnt = 127(0%), over = 144, worst = 2
PHY-1002 : len = 1.39709e+06, over cnt = 73(0%), over = 78, worst = 2
PHY-1001 : End global iterations;  1.027730s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (159.6%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.25, top10 = 51.88, top15 = 46.25.
OPT-1001 : End congestion update;  1.691288s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (140.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423970s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.5%)

OPT-1001 : Start: WNS 1602 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3679 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3751 instances, 3639 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 634056, Over = 0
PHY-3001 : End spreading;  0.018745s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.4%)

PHY-3001 : Final: Len = 634056, Over = 0
PHY-3001 : End incremental legalization;  0.187764s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (116.5%)

OPT-1001 : Iter 1: improved WNS 2142 TNS 0 NUM_FEPS 0 with 8 cells processed and 1666 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3679 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3751 instances, 3639 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 635520, Over = 0
PHY-3001 : End spreading;  0.017461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.5%)

PHY-3001 : Final: Len = 635520, Over = 0
PHY-3001 : End incremental legalization;  0.184962s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (109.8%)

OPT-1001 : Iter 2: improved WNS 2490 TNS 0 NUM_FEPS 0 with 7 cells processed and 805 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3679 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3751 instances, 3639 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 636958, Over = 0
PHY-3001 : End spreading;  0.017749s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.0%)

PHY-3001 : Final: Len = 636958, Over = 0
PHY-3001 : End incremental legalization;  0.198659s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (118.0%)

OPT-1001 : Iter 3: improved WNS 2705 TNS 0 NUM_FEPS 0 with 7 cells processed and 1123 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3679 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3751 instances, 3639 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 641816, Over = 0
PHY-3001 : End spreading;  0.017533s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.1%)

PHY-3001 : Final: Len = 641816, Over = 0
PHY-3001 : End incremental legalization;  0.186919s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (108.7%)

OPT-1001 : Iter 4: improved WNS 2913 TNS 0 NUM_FEPS 0 with 16 cells processed and 3597 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3679 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3751 instances, 3639 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Initial: Len = 645516, Over = 0
PHY-3001 : End spreading;  0.017528s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.1%)

PHY-3001 : Final: Len = 645516, Over = 0
PHY-3001 : End incremental legalization;  0.189628s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (123.6%)

OPT-1001 : Iter 5: improved WNS 3069 TNS 0 NUM_FEPS 0 with 15 cells processed and 3638 slack improved
OPT-1001 : End path based optimization;  9.460630s wall, 10.296875s user + 0.062500s system = 10.359375s CPU (109.5%)

OPT-1001 : End physical optimization;  13.074835s wall, 14.703125s user + 0.078125s system = 14.781250s CPU (113.1%)

RUN-1003 : finish command "place" in  53.548406s wall, 96.015625s user + 7.796875s system = 103.812500s CPU (193.9%)

RUN-1004 : used memory is 1083 MB, reserved memory is 1250 MB, peak memory is 1775 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6901   out of  19600   35.21%
#reg                     1725   out of  19600    8.80%
#le                      6932
  #lut only              5207   out of   6932   75.12%
  #reg only                31   out of   6932    0.45%
  #lut&reg               1694   out of   6932   24.44%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6932  |6764   |137    |1736   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3753 instances
RUN-1001 : 1819 mslices, 1820 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7882 nets
RUN-1001 : 3129 nets have 2 pins
RUN-1001 : 3345 nets have [3 - 5] pins
RUN-1001 : 819 nets have [6 - 10] pins
RUN-1001 : 318 nets have [11 - 20] pins
RUN-1001 : 268 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4175e+06, over cnt = 446(1%), over = 506, worst = 3
PHY-1002 : len = 1.41835e+06, over cnt = 344(0%), over = 377, worst = 3
PHY-1002 : len = 1.41506e+06, over cnt = 179(0%), over = 192, worst = 2
PHY-1002 : len = 1.4043e+06, over cnt = 79(0%), over = 83, worst = 2
PHY-1002 : len = 1.37817e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.078517s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (157.9%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 56.25, top10 = 50.00, top15 = 45.63.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 52 out of 7882 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 744 to 5
PHY-1001 : End pin swap;  0.406540s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.9%)

PHY-1001 : End global routing;  4.609001s wall, 5.203125s user + 0.046875s system = 5.250000s CPU (113.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 99912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.168098s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 109152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.185385s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 109136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009917s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (157.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 109136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.005178s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 109136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.008056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 109136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.006097s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (512.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 109136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.005995s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (781.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.16316e+06, over cnt = 872(0%), over = 876, worst = 2
PHY-1001 : End Routed; 29.804167s wall, 50.421875s user + 0.796875s system = 51.218750s CPU (171.9%)

PHY-1001 : Update timing.....
PHY-1001 : 2431/7650(31%) critical/total net(s), WNS -3.707ns, TNS -1174.470ns, False end point 647.
PHY-1001 : End update timing;  2.059301s wall, 2.109375s user + 0.031250s system = 2.140625s CPU (103.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.17033e+06, over cnt = 419(0%), over = 419, worst = 1
PHY-1001 : End DR Iter 1; 2.312535s wall, 3.171875s user + 0.062500s system = 3.234375s CPU (139.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.17334e+06, over cnt = 81(0%), over = 81, worst = 1
PHY-1001 : End DR Iter 2; 0.906901s wall, 1.234375s user + 0.093750s system = 1.328125s CPU (146.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.17456e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 3; 0.266037s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (105.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.1751e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.146340s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.17518e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.114888s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.17518e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.196914s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.17518e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.317750s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (103.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.17516e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.173746s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.17516e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.17516e+06
PHY-1001 : End LB Iter 2; 0.188232s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.6%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  44.192228s wall, 66.093750s user + 1.312500s system = 67.406250s CPU (152.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  49.248602s wall, 71.843750s user + 1.390625s system = 73.234375s CPU (148.7%)

RUN-1004 : used memory is 1285 MB, reserved memory is 1370 MB, peak memory is 1775 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6902   out of  19600   35.21%
#reg                     1725   out of  19600    8.80%
#le                      6933
  #lut only              5208   out of   6933   75.12%
  #reg only                31   out of   6933    0.45%
  #lut&reg               1694   out of   6933   24.43%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6933  |6765   |137    |1736   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3060  
    #2         2       2067  
    #3         3       787   
    #4         4       491   
    #5        5-10     867   
    #6       11-50     516   
    #7       51-100     18   
  Average     3.81           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.542947s wall, 3.453125s user + 0.140625s system = 3.593750s CPU (101.4%)

RUN-1004 : used memory is 1286 MB, reserved memory is 1370 MB, peak memory is 1775 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39177, tnet num: 7836, tinst num: 3752, tnode num: 44155, tedge num: 66233.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.424203s wall, 1.500000s user + 0.156250s system = 1.656250s CPU (116.3%)

RUN-1004 : used memory is 1286 MB, reserved memory is 1371 MB, peak memory is 1775 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7836 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.431883s wall, 2.718750s user + 0.125000s system = 2.843750s CPU (116.9%)

RUN-1004 : used memory is 1635 MB, reserved memory is 1723 MB, peak memory is 1775 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3754
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7882, pip num: 94513
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2979 valid insts, and 250701 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.192606s wall, 92.171875s user + 0.359375s system = 92.531250s CPU (701.4%)

RUN-1004 : used memory is 1750 MB, reserved memory is 1828 MB, peak memory is 1865 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.589352s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (100.3%)

RUN-1004 : used memory is 1832 MB, reserved memory is 1913 MB, peak memory is 1865 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.137630s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.6%)

RUN-1004 : used memory is 1862 MB, reserved memory is 1944 MB, peak memory is 1865 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.206876s wall, 1.875000s user + 0.187500s system = 2.062500s CPU (22.4%)

RUN-1004 : used memory is 1820 MB, reserved memory is 1902 MB, peak memory is 1865 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.150458s wall, 3.421875s user + 0.140625s system = 3.562500s CPU (113.1%)

RUN-1004 : used memory is 943 MB, reserved memory is 996 MB, peak memory is 1865 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24559/1942 useful/useless nets, 23174/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3429 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24309/57 useful/useless nets, 22970/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24305/1 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.579468s wall, 5.484375s user + 0.484375s system = 5.968750s CPU (107.0%)

RUN-1004 : used memory is 955 MB, reserved memory is 1012 MB, peak memory is 1865 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20806
  #and                   9883
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1618
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19188  |1618   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.242102s wall, 2.187500s user + 0.203125s system = 2.390625s CPU (106.6%)

RUN-1004 : used memory is 968 MB, reserved memory is 1024 MB, peak memory is 1865 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23108/34 useful/useless nets, 22184/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23567/176 useful/useless nets, 22643/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73068, tnet num: 23584, tinst num: 22645, tnode num: 100618, tedge num: 111975.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.026559s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (102.0%)

RUN-1004 : used memory is 1074 MB, reserved memory is 1146 MB, peak memory is 1865 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 579 (3.21), #lev = 13 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 581 (3.25), #lev = 12 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1435 instances into 593 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 35971.47 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.26 sec, map = 35971.68 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6269
  #lut4                  4093
  #lut5                  1818
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6269   out of  19600   31.98%
#reg                     1606   out of  19600    8.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5911   |358    |1617   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8909/0 useful/useless nets, 7997/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.652779s wall, 19.828125s user + 0.484375s system = 20.312500s CPU (103.4%)

RUN-1004 : used memory is 1163 MB, reserved memory is 1237 MB, peak memory is 1865 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.826886s wall, 2.765625s user + 0.125000s system = 2.890625s CPU (102.3%)

RUN-1004 : used memory is 1171 MB, reserved memory is 1244 MB, peak memory is 1865 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7777 instances
RUN-1001 : 5908 luts, 1606 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8251 nets
RUN-1001 : 4219 nets have 2 pins
RUN-1001 : 2928 nets have [3 - 5] pins
RUN-1001 : 691 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7775 instances, 5908 luts, 1606 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37723, tnet num: 8205, tinst num: 7775, tnode num: 42963, tedge num: 61211.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.988984s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (98.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86936e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7775.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(981): len = 1.602e+06, overlap = 90
PHY-3002 : Step(982): len = 1.43156e+06, overlap = 90.0625
PHY-3002 : Step(983): len = 1.33284e+06, overlap = 94
PHY-3002 : Step(984): len = 1.24136e+06, overlap = 89.75
PHY-3002 : Step(985): len = 1.22736e+06, overlap = 92.75
PHY-3002 : Step(986): len = 1.21247e+06, overlap = 94.0313
PHY-3002 : Step(987): len = 1.19851e+06, overlap = 99.1875
PHY-3002 : Step(988): len = 1.09919e+06, overlap = 122.938
PHY-3002 : Step(989): len = 986559, overlap = 148.281
PHY-3002 : Step(990): len = 959023, overlap = 152.313
PHY-3002 : Step(991): len = 940301, overlap = 155.75
PHY-3002 : Step(992): len = 924744, overlap = 159.688
PHY-3002 : Step(993): len = 908562, overlap = 162.625
PHY-3002 : Step(994): len = 898684, overlap = 165.188
PHY-3002 : Step(995): len = 889030, overlap = 167.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36747e-05
PHY-3002 : Step(996): len = 904460, overlap = 157.75
PHY-3002 : Step(997): len = 899948, overlap = 157.594
PHY-3002 : Step(998): len = 897643, overlap = 144.125
PHY-3002 : Step(999): len = 892819, overlap = 130.375
PHY-3002 : Step(1000): len = 885250, overlap = 138.344
PHY-3002 : Step(1001): len = 875338, overlap = 133.406
PHY-3002 : Step(1002): len = 870130, overlap = 128.719
PHY-3002 : Step(1003): len = 864919, overlap = 128.5
PHY-3002 : Step(1004): len = 857083, overlap = 136.563
PHY-3002 : Step(1005): len = 851036, overlap = 140.688
PHY-3002 : Step(1006): len = 846877, overlap = 143.281
PHY-3002 : Step(1007): len = 838779, overlap = 140.344
PHY-3002 : Step(1008): len = 830715, overlap = 143.031
PHY-3002 : Step(1009): len = 826515, overlap = 139.969
PHY-3002 : Step(1010): len = 821223, overlap = 135.938
PHY-3002 : Step(1011): len = 809206, overlap = 134.406
PHY-3002 : Step(1012): len = 803289, overlap = 134.563
PHY-3002 : Step(1013): len = 799984, overlap = 128.938
PHY-3002 : Step(1014): len = 789635, overlap = 130.25
PHY-3002 : Step(1015): len = 777031, overlap = 127.594
PHY-3002 : Step(1016): len = 773195, overlap = 127.25
PHY-3002 : Step(1017): len = 768780, overlap = 121.281
PHY-3002 : Step(1018): len = 746145, overlap = 124.313
PHY-3002 : Step(1019): len = 738541, overlap = 127.281
PHY-3002 : Step(1020): len = 736243, overlap = 125.844
PHY-3002 : Step(1021): len = 729550, overlap = 127.375
PHY-3002 : Step(1022): len = 725359, overlap = 127.406
PHY-3002 : Step(1023): len = 720724, overlap = 125.125
PHY-3002 : Step(1024): len = 716122, overlap = 122.844
PHY-3002 : Step(1025): len = 712141, overlap = 123.813
PHY-3002 : Step(1026): len = 705153, overlap = 124.594
PHY-3002 : Step(1027): len = 700022, overlap = 127.688
PHY-3002 : Step(1028): len = 697471, overlap = 125.781
PHY-3002 : Step(1029): len = 691113, overlap = 129.625
PHY-3002 : Step(1030): len = 674598, overlap = 127
PHY-3002 : Step(1031): len = 669935, overlap = 130.063
PHY-3002 : Step(1032): len = 668113, overlap = 137.469
PHY-3002 : Step(1033): len = 663134, overlap = 135.969
PHY-3002 : Step(1034): len = 656257, overlap = 133.875
PHY-3002 : Step(1035): len = 651047, overlap = 140.125
PHY-3002 : Step(1036): len = 649299, overlap = 142.313
PHY-3002 : Step(1037): len = 643025, overlap = 149.719
PHY-3002 : Step(1038): len = 635565, overlap = 144.094
PHY-3002 : Step(1039): len = 633146, overlap = 145.469
PHY-3002 : Step(1040): len = 630102, overlap = 147.938
PHY-3002 : Step(1041): len = 627386, overlap = 141.188
PHY-3002 : Step(1042): len = 624913, overlap = 145.5
PHY-3002 : Step(1043): len = 619573, overlap = 138.75
PHY-3002 : Step(1044): len = 615038, overlap = 131.438
PHY-3002 : Step(1045): len = 612619, overlap = 131.031
PHY-3002 : Step(1046): len = 608867, overlap = 134.094
PHY-3002 : Step(1047): len = 599831, overlap = 137.563
PHY-3002 : Step(1048): len = 596968, overlap = 135.969
PHY-3002 : Step(1049): len = 594178, overlap = 141.219
PHY-3002 : Step(1050): len = 591578, overlap = 138.563
PHY-3002 : Step(1051): len = 588397, overlap = 138.25
PHY-3002 : Step(1052): len = 586597, overlap = 139.188
PHY-3002 : Step(1053): len = 575479, overlap = 143.563
PHY-3002 : Step(1054): len = 572250, overlap = 150.375
PHY-3002 : Step(1055): len = 570358, overlap = 152.594
PHY-3002 : Step(1056): len = 568298, overlap = 150.75
PHY-3002 : Step(1057): len = 565453, overlap = 154.875
PHY-3002 : Step(1058): len = 562463, overlap = 158.844
PHY-3002 : Step(1059): len = 557518, overlap = 157.563
PHY-3002 : Step(1060): len = 555448, overlap = 157.281
PHY-3002 : Step(1061): len = 551754, overlap = 157.188
PHY-3002 : Step(1062): len = 548851, overlap = 152.406
PHY-3002 : Step(1063): len = 546117, overlap = 157
PHY-3002 : Step(1064): len = 542910, overlap = 154.813
PHY-3002 : Step(1065): len = 539930, overlap = 156
PHY-3002 : Step(1066): len = 537820, overlap = 161.313
PHY-3002 : Step(1067): len = 534480, overlap = 161.25
PHY-3002 : Step(1068): len = 525828, overlap = 151.25
PHY-3002 : Step(1069): len = 522628, overlap = 147.875
PHY-3002 : Step(1070): len = 521203, overlap = 145.563
PHY-3002 : Step(1071): len = 516838, overlap = 150
PHY-3002 : Step(1072): len = 513908, overlap = 153.219
PHY-3002 : Step(1073): len = 510186, overlap = 148.406
PHY-3002 : Step(1074): len = 507490, overlap = 147
PHY-3002 : Step(1075): len = 505241, overlap = 147.125
PHY-3002 : Step(1076): len = 501711, overlap = 147.656
PHY-3002 : Step(1077): len = 499747, overlap = 146.844
PHY-3002 : Step(1078): len = 497788, overlap = 148.344
PHY-3002 : Step(1079): len = 494014, overlap = 147.563
PHY-3002 : Step(1080): len = 491442, overlap = 147.375
PHY-3002 : Step(1081): len = 489208, overlap = 147.094
PHY-3002 : Step(1082): len = 486198, overlap = 145.625
PHY-3002 : Step(1083): len = 482354, overlap = 154.125
PHY-3002 : Step(1084): len = 480006, overlap = 154.219
PHY-3002 : Step(1085): len = 478273, overlap = 148.625
PHY-3002 : Step(1086): len = 475132, overlap = 151.594
PHY-3002 : Step(1087): len = 472621, overlap = 144.375
PHY-3002 : Step(1088): len = 470523, overlap = 143.469
PHY-3002 : Step(1089): len = 468762, overlap = 142.813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107349
PHY-3002 : Step(1090): len = 470940, overlap = 150.344
PHY-3002 : Step(1091): len = 475546, overlap = 148.344
PHY-3002 : Step(1092): len = 477943, overlap = 143.125
PHY-3002 : Step(1093): len = 480443, overlap = 139.625
PHY-3002 : Step(1094): len = 482344, overlap = 145
PHY-3002 : Step(1095): len = 484972, overlap = 140.094
PHY-3002 : Step(1096): len = 491303, overlap = 135.344
PHY-3002 : Step(1097): len = 494564, overlap = 128.438
PHY-3002 : Step(1098): len = 494910, overlap = 131.969
PHY-3002 : Step(1099): len = 498962, overlap = 138.125
PHY-3002 : Step(1100): len = 508402, overlap = 124.563
PHY-3002 : Step(1101): len = 508566, overlap = 121.469
PHY-3002 : Step(1102): len = 507753, overlap = 117.844
PHY-3002 : Step(1103): len = 507500, overlap = 127.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000202045
PHY-3002 : Step(1104): len = 509595, overlap = 123.469
PHY-3002 : Step(1105): len = 514762, overlap = 111.219
PHY-3002 : Step(1106): len = 521016, overlap = 108.25
PHY-3002 : Step(1107): len = 524869, overlap = 108.594
PHY-3002 : Step(1108): len = 527937, overlap = 105.375
PHY-3002 : Step(1109): len = 529510, overlap = 101.031
PHY-3002 : Step(1110): len = 531745, overlap = 97.4063
PHY-3002 : Step(1111): len = 533538, overlap = 97.1563
PHY-3002 : Step(1112): len = 535152, overlap = 93.1563
PHY-3002 : Step(1113): len = 539316, overlap = 88
PHY-3002 : Step(1114): len = 541640, overlap = 87.5
PHY-3002 : Step(1115): len = 542680, overlap = 84.4688
PHY-3002 : Step(1116): len = 543417, overlap = 82.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.20854e+06, over cnt = 1693(4%), over = 2648, worst = 9
PHY-1002 : len = 1.2189e+06, over cnt = 1408(4%), over = 2028, worst = 9
PHY-1002 : len = 1.23516e+06, over cnt = 1060(3%), over = 1466, worst = 8
PHY-1002 : len = 1.25577e+06, over cnt = 614(1%), over = 876, worst = 8
PHY-1002 : len = 1.28078e+06, over cnt = 344(0%), over = 511, worst = 7
PHY-1001 : End global iterations;  1.307244s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (147.0%)

PHY-1001 : Congestion index: top1 = 88.75, top5 = 79.38, top10 = 71.88, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.902156s wall, 2.500000s user + 0.015625s system = 2.515625s CPU (132.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.482159s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5897e-05
PHY-3002 : Step(1117): len = 518766, overlap = 80.1875
PHY-3002 : Step(1118): len = 487588, overlap = 105.438
PHY-3002 : Step(1119): len = 470268, overlap = 118.063
PHY-3002 : Step(1120): len = 454318, overlap = 130.344
PHY-3002 : Step(1121): len = 440249, overlap = 141.875
PHY-3002 : Step(1122): len = 423535, overlap = 160.031
PHY-3002 : Step(1123): len = 405390, overlap = 187.344
PHY-3002 : Step(1124): len = 390941, overlap = 209.063
PHY-3002 : Step(1125): len = 377795, overlap = 238.438
PHY-3002 : Step(1126): len = 366450, overlap = 259.313
PHY-3002 : Step(1127): len = 357994, overlap = 270.188
PHY-3002 : Step(1128): len = 349635, overlap = 273.5
PHY-3002 : Step(1129): len = 346284, overlap = 270.156
PHY-3002 : Step(1130): len = 343339, overlap = 259.563
PHY-3002 : Step(1131): len = 342688, overlap = 253.688
PHY-3002 : Step(1132): len = 341335, overlap = 247.531
PHY-3002 : Step(1133): len = 341917, overlap = 239.25
PHY-3002 : Step(1134): len = 341415, overlap = 236.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.17941e-05
PHY-3002 : Step(1135): len = 349183, overlap = 213.406
PHY-3002 : Step(1136): len = 368104, overlap = 186.75
PHY-3002 : Step(1137): len = 379358, overlap = 164.469
PHY-3002 : Step(1138): len = 389726, overlap = 151.75
PHY-3002 : Step(1139): len = 396093, overlap = 144.156
PHY-3002 : Step(1140): len = 401360, overlap = 138.563
PHY-3002 : Step(1141): len = 401345, overlap = 139.094
PHY-3002 : Step(1142): len = 401325, overlap = 139.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103588
PHY-3002 : Step(1143): len = 414312, overlap = 112.844
PHY-3002 : Step(1144): len = 427287, overlap = 81.4063
PHY-3002 : Step(1145): len = 437240, overlap = 56.875
PHY-3002 : Step(1146): len = 444822, overlap = 43.5
PHY-3002 : Step(1147): len = 450715, overlap = 38.4063
PHY-3002 : Step(1148): len = 452286, overlap = 41.4375
PHY-3002 : Step(1149): len = 453765, overlap = 45.4375
PHY-3002 : Step(1150): len = 453724, overlap = 44.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207176
PHY-3002 : Step(1151): len = 468818, overlap = 30.2813
PHY-3002 : Step(1152): len = 473600, overlap = 28.5
PHY-3002 : Step(1153): len = 480976, overlap = 29.375
PHY-3002 : Step(1154): len = 492920, overlap = 25.2813
PHY-3002 : Step(1155): len = 493954, overlap = 24.125
PHY-3002 : Step(1156): len = 494214, overlap = 24.9375
PHY-3002 : Step(1157): len = 494650, overlap = 25.625
PHY-3002 : Step(1158): len = 493272, overlap = 25.0313
PHY-3002 : Step(1159): len = 492293, overlap = 23.0313
PHY-3002 : Step(1160): len = 491561, overlap = 23.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000399999
PHY-3002 : Step(1161): len = 508836, overlap = 18.0625
PHY-3002 : Step(1162): len = 521356, overlap = 12.8125
PHY-3002 : Step(1163): len = 532800, overlap = 8.96875
PHY-3002 : Step(1164): len = 538824, overlap = 6.6875
PHY-3002 : Step(1165): len = 545386, overlap = 4.21875
PHY-3002 : Step(1166): len = 546232, overlap = 4.125
PHY-3002 : Step(1167): len = 547144, overlap = 2.84375
PHY-3002 : Step(1168): len = 546156, overlap = 2.65625
PHY-3002 : Step(1169): len = 545508, overlap = 2.28125
PHY-3002 : Step(1170): len = 544271, overlap = 2.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000799999
PHY-3002 : Step(1171): len = 559503, overlap = 2.125
PHY-3002 : Step(1172): len = 569581, overlap = 3.375
PHY-3002 : Step(1173): len = 574427, overlap = 3.40625
PHY-3002 : Step(1174): len = 580417, overlap = 1.5
PHY-3002 : Step(1175): len = 585782, overlap = 1.1875
PHY-3002 : Step(1176): len = 586466, overlap = 1.375
PHY-3002 : Step(1177): len = 586983, overlap = 0.875
PHY-3002 : Step(1178): len = 586099, overlap = 0.75
PHY-3002 : Step(1179): len = 584909, overlap = 0.0625
PHY-3002 : Step(1180): len = 583454, overlap = 0
PHY-3002 : Step(1181): len = 583306, overlap = 0
PHY-3002 : Step(1182): len = 584162, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34466e+06, over cnt = 726(2%), over = 962, worst = 4
PHY-1002 : len = 1.34947e+06, over cnt = 409(1%), over = 522, worst = 4
PHY-1002 : len = 1.35026e+06, over cnt = 266(0%), over = 344, worst = 4
PHY-1002 : len = 1.34979e+06, over cnt = 176(0%), over = 234, worst = 4
PHY-1002 : len = 1.34831e+06, over cnt = 133(0%), over = 186, worst = 4
PHY-1001 : End global iterations;  0.952070s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (185.5%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.13, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.539207s wall, 2.343750s user + 0.015625s system = 2.359375s CPU (153.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.476766s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00075847
PHY-3002 : Step(1183): len = 579578, overlap = 8.5
PHY-3002 : Step(1184): len = 569459, overlap = 7.125
PHY-3002 : Step(1185): len = 559311, overlap = 8.46875
PHY-3002 : Step(1186): len = 549855, overlap = 10.0625
PHY-3002 : Step(1187): len = 542373, overlap = 14.5625
PHY-3002 : Step(1188): len = 534942, overlap = 11.4063
PHY-3002 : Step(1189): len = 528314, overlap = 12.9688
PHY-3002 : Step(1190): len = 521547, overlap = 12.625
PHY-3002 : Step(1191): len = 515539, overlap = 14.625
PHY-3002 : Step(1192): len = 513116, overlap = 14.7188
PHY-3002 : Step(1193): len = 510944, overlap = 13.625
PHY-3002 : Step(1194): len = 509068, overlap = 13.5625
PHY-3002 : Step(1195): len = 507821, overlap = 13.5313
PHY-3002 : Step(1196): len = 506979, overlap = 12.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00151694
PHY-3002 : Step(1197): len = 515077, overlap = 11.5
PHY-3002 : Step(1198): len = 520483, overlap = 8.15625
PHY-3002 : Step(1199): len = 523119, overlap = 8.21875
PHY-3002 : Step(1200): len = 529725, overlap = 8.34375
PHY-3002 : Step(1201): len = 537008, overlap = 7.625
PHY-3002 : Step(1202): len = 538314, overlap = 6.8125
PHY-3002 : Step(1203): len = 538991, overlap = 6.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00303388
PHY-3002 : Step(1204): len = 543722, overlap = 5.5625
PHY-3002 : Step(1205): len = 549343, overlap = 5
PHY-3002 : Step(1206): len = 553380, overlap = 4.65625
PHY-3002 : Step(1207): len = 558732, overlap = 3.53125
PHY-3002 : Step(1208): len = 563567, overlap = 3.1875
PHY-3002 : Step(1209): len = 565816, overlap = 3.09375
PHY-3002 : Step(1210): len = 568611, overlap = 3.1875
PHY-3002 : Step(1211): len = 573585, overlap = 2.8125
PHY-3002 : Step(1212): len = 575090, overlap = 3.4375
PHY-3002 : Step(1213): len = 575758, overlap = 2.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00589182
PHY-3002 : Step(1214): len = 578137, overlap = 2.40625
PHY-3002 : Step(1215): len = 581183, overlap = 1.78125
PHY-3002 : Step(1216): len = 583901, overlap = 1.78125
PHY-3002 : Step(1217): len = 586531, overlap = 1.59375
PHY-3002 : Step(1218): len = 587962, overlap = 1.375
PHY-3002 : Step(1219): len = 590920, overlap = 3.1875
PHY-3002 : Step(1220): len = 593561, overlap = 3.0625
PHY-3002 : Step(1221): len = 594387, overlap = 2.96875
PHY-3002 : Step(1222): len = 595309, overlap = 1.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0111676
PHY-3002 : Step(1223): len = 596623, overlap = 1.8125
PHY-3002 : Step(1224): len = 598979, overlap = 1.3125
PHY-3002 : Step(1225): len = 600990, overlap = 1.15625
PHY-3002 : Step(1226): len = 602356, overlap = 1.28125
PHY-3002 : Step(1227): len = 604234, overlap = 1.46875
PHY-3002 : Step(1228): len = 606058, overlap = 1.28125
PHY-3002 : Step(1229): len = 607165, overlap = 1.375
PHY-3002 : Step(1230): len = 608358, overlap = 1.5625
PHY-3002 : Step(1231): len = 611023, overlap = 2.25
PHY-3002 : Step(1232): len = 612077, overlap = 1.9375
PHY-3002 : Step(1233): len = 612443, overlap = 2.0625
PHY-3002 : Step(1234): len = 613303, overlap = 1.96875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0187819
PHY-3002 : Step(1235): len = 613888, overlap = 2
PHY-3002 : Step(1236): len = 615846, overlap = 1.8125
PHY-3002 : Step(1237): len = 617075, overlap = 1.875
PHY-3002 : Step(1238): len = 617860, overlap = 1.90625
PHY-3002 : Step(1239): len = 618996, overlap = 1.59375
PHY-3002 : Step(1240): len = 620007, overlap = 1.625
PHY-3002 : Step(1241): len = 620685, overlap = 1.5
PHY-3002 : Step(1242): len = 621430, overlap = 1.40625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 80.97 peak overflow 1.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.453e+06, over cnt = 357(1%), over = 441, worst = 3
PHY-1002 : len = 1.45439e+06, over cnt = 234(0%), over = 276, worst = 3
PHY-1002 : len = 1.45454e+06, over cnt = 152(0%), over = 179, worst = 2
PHY-1002 : len = 1.45386e+06, over cnt = 107(0%), over = 130, worst = 2
PHY-1002 : len = 1.45139e+06, over cnt = 84(0%), over = 100, worst = 2
PHY-1001 : End global iterations;  1.128878s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (168.9%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 52.50, top10 = 47.50, top15 = 43.75.
PHY-1001 : End incremental global routing;  1.791623s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (143.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.518887s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (102.4%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7682 has valid locations, 165 needs to be replaced
PHY-3001 : design contains 7919 instances, 5927 luts, 1731 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 640743
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38146e+06, over cnt = 416(1%), over = 532, worst = 4
PHY-1002 : len = 1.38322e+06, over cnt = 267(0%), over = 335, worst = 4
PHY-1002 : len = 1.38322e+06, over cnt = 207(0%), over = 262, worst = 4
PHY-1002 : len = 1.38104e+06, over cnt = 137(0%), over = 177, worst = 3
PHY-1002 : len = 1.37798e+06, over cnt = 93(0%), over = 122, worst = 3
PHY-1001 : End global iterations;  1.130642s wall, 1.890625s user + 0.062500s system = 1.953125s CPU (172.7%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 46.88, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.705594s wall, 3.453125s user + 0.062500s system = 3.515625s CPU (129.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.532759s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1243): len = 640047, overlap = 0
PHY-3002 : Step(1244): len = 639999, overlap = 0
PHY-3002 : Step(1245): len = 639840, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37744e+06, over cnt = 161(0%), over = 189, worst = 3
PHY-1002 : len = 1.37754e+06, over cnt = 127(0%), over = 152, worst = 3
PHY-1002 : len = 1.3765e+06, over cnt = 95(0%), over = 117, worst = 3
PHY-1002 : len = 1.37604e+06, over cnt = 67(0%), over = 89, worst = 3
PHY-1002 : len = 1.37502e+06, over cnt = 57(0%), over = 78, worst = 3
PHY-1001 : End global iterations;  0.638810s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.88, top10 = 46.25, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.219926s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (102.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.531583s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0194968
PHY-3002 : Step(1246): len = 639606, overlap = 1.40625
PHY-3002 : Step(1247): len = 639606, overlap = 1.40625
PHY-3001 : Final: Len = 639606, Over = 1.40625
PHY-3001 : End incremental placement;  5.389992s wall, 6.140625s user + 0.265625s system = 6.406250s CPU (118.9%)

OPT-1001 : End high-fanout net optimization;  8.443237s wall, 10.078125s user + 0.281250s system = 10.359375s CPU (122.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38242e+06, over cnt = 420(1%), over = 525, worst = 3
PHY-1002 : len = 1.38369e+06, over cnt = 275(0%), over = 334, worst = 3
PHY-1002 : len = 1.38282e+06, over cnt = 176(0%), over = 215, worst = 3
PHY-1002 : len = 1.38126e+06, over cnt = 125(0%), over = 157, worst = 3
PHY-1002 : len = 1.37779e+06, over cnt = 81(0%), over = 103, worst = 3
PHY-1001 : End global iterations;  1.036695s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.25, top10 = 46.88, top15 = 43.75.
OPT-1001 : End congestion update;  1.665893s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (142.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.439691s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (95.9%)

OPT-1001 : Start: WNS 603 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1927 TNS 0 NUM_FEPS 0 with 11 cells processed and 5696 slack improved
OPT-1001 : Iter 2: improved WNS 2203 TNS 0 NUM_FEPS 0 with 9 cells processed and 2430 slack improved
OPT-1001 : Iter 3: improved WNS 2376 TNS 0 NUM_FEPS 0 with 20 cells processed and 4194 slack improved
OPT-1001 : Iter 4: improved WNS 2503 TNS 0 NUM_FEPS 0 with 14 cells processed and 2556 slack improved
OPT-1001 : Iter 5: improved WNS 2503 TNS 0 NUM_FEPS 0 with 10 cells processed and 1150 slack improved
OPT-1001 : End global optimization;  3.391073s wall, 4.109375s user + 0.015625s system = 4.125000s CPU (121.6%)

OPT-1001 : End physical optimization;  11.847167s wall, 14.187500s user + 0.296875s system = 14.484375s CPU (122.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5927 LUT to BLE ...
SYN-4008 : Packed 5927 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1036 remaining SEQ's ...
SYN-4005 : Packed 1015 SEQ with LUT/SLICE
SYN-4006 : 4222 single LUT's are left
SYN-4006 : 21 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5948/6212 primitive instances ...
PHY-3001 : End packing;  1.188067s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (101.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3732 instances
RUN-1001 : 1809 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7886 nets
RUN-1001 : 3180 nets have 2 pins
RUN-1001 : 3294 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3730 instances, 3618 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 656791, Over = 31.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44344e+06, over cnt = 420(1%), over = 501, worst = 3
PHY-1002 : len = 1.44477e+06, over cnt = 271(0%), over = 320, worst = 3
PHY-1002 : len = 1.44392e+06, over cnt = 163(0%), over = 187, worst = 3
PHY-1002 : len = 1.44135e+06, over cnt = 117(0%), over = 134, worst = 3
PHY-1002 : len = 1.43766e+06, over cnt = 62(0%), over = 67, worst = 3
PHY-1001 : End global iterations;  1.082345s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (170.3%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.13, top10 = 47.50, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.938556s wall, 3.734375s user + 0.015625s system = 3.750000s CPU (127.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.558590s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (106.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000220113
PHY-3002 : Step(1248): len = 637484, overlap = 32.25
PHY-3002 : Step(1249): len = 624438, overlap = 37.5
PHY-3002 : Step(1250): len = 615056, overlap = 38.25
PHY-3002 : Step(1251): len = 606477, overlap = 44.5
PHY-3002 : Step(1252): len = 598832, overlap = 45.75
PHY-3002 : Step(1253): len = 592320, overlap = 53.5
PHY-3002 : Step(1254): len = 586157, overlap = 60
PHY-3002 : Step(1255): len = 579125, overlap = 57.5
PHY-3002 : Step(1256): len = 573732, overlap = 60.75
PHY-3002 : Step(1257): len = 567692, overlap = 65.25
PHY-3002 : Step(1258): len = 562844, overlap = 71.75
PHY-3002 : Step(1259): len = 558420, overlap = 78
PHY-3002 : Step(1260): len = 555691, overlap = 80
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000438303
PHY-3002 : Step(1261): len = 572277, overlap = 67
PHY-3002 : Step(1262): len = 576573, overlap = 56
PHY-3002 : Step(1263): len = 581054, overlap = 53.25
PHY-3002 : Step(1264): len = 585987, overlap = 48.25
PHY-3002 : Step(1265): len = 590162, overlap = 46
PHY-3002 : Step(1266): len = 595492, overlap = 44
PHY-3002 : Step(1267): len = 600506, overlap = 39
PHY-3002 : Step(1268): len = 603871, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000876607
PHY-3002 : Step(1269): len = 613808, overlap = 34
PHY-3002 : Step(1270): len = 617758, overlap = 33.5
PHY-3002 : Step(1271): len = 622061, overlap = 31
PHY-3002 : Step(1272): len = 626553, overlap = 29.25
PHY-3002 : Step(1273): len = 630931, overlap = 26.5
PHY-3002 : Step(1274): len = 634338, overlap = 23.25
PHY-3002 : Step(1275): len = 637608, overlap = 22
PHY-3002 : Step(1276): len = 641216, overlap = 21.25
PHY-3002 : Step(1277): len = 644310, overlap = 20.5
PHY-3002 : Step(1278): len = 645068, overlap = 22.25
PHY-3002 : Step(1279): len = 647074, overlap = 19.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00170288
PHY-3002 : Step(1280): len = 652764, overlap = 15.75
PHY-3002 : Step(1281): len = 656271, overlap = 14.75
PHY-3002 : Step(1282): len = 659532, overlap = 12.5
PHY-3002 : Step(1283): len = 662629, overlap = 12.75
PHY-3002 : Step(1284): len = 666064, overlap = 12.75
PHY-3002 : Step(1285): len = 669576, overlap = 13.75
PHY-3002 : Step(1286): len = 670511, overlap = 13.25
PHY-3002 : Step(1287): len = 673108, overlap = 15
PHY-3002 : Step(1288): len = 673947, overlap = 14.5
PHY-3002 : Step(1289): len = 674462, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00338036
PHY-3002 : Step(1290): len = 679205, overlap = 13.5
PHY-3002 : Step(1291): len = 681258, overlap = 13.75
PHY-3002 : Step(1292): len = 683272, overlap = 14.25
PHY-3002 : Step(1293): len = 685843, overlap = 12.75
PHY-3002 : Step(1294): len = 687669, overlap = 11.75
PHY-3002 : Step(1295): len = 689546, overlap = 12
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00606568
PHY-3002 : Step(1296): len = 691757, overlap = 11.75
PHY-3002 : Step(1297): len = 694062, overlap = 10.75
PHY-3002 : Step(1298): len = 696195, overlap = 10.75
PHY-3002 : Step(1299): len = 697640, overlap = 11
PHY-3002 : Step(1300): len = 699030, overlap = 10.5
PHY-3002 : Step(1301): len = 700834, overlap = 9.75
PHY-3002 : Step(1302): len = 701793, overlap = 10.25
PHY-3002 : Step(1303): len = 702587, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.750629s wall, 1.906250s user + 1.406250s system = 3.312500s CPU (189.2%)

PHY-3001 : Trial Legalized: Len = 713598
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57212e+06, over cnt = 344(0%), over = 407, worst = 4
PHY-1002 : len = 1.5732e+06, over cnt = 231(0%), over = 271, worst = 4
PHY-1002 : len = 1.57203e+06, over cnt = 140(0%), over = 170, worst = 4
PHY-1002 : len = 1.56627e+06, over cnt = 80(0%), over = 98, worst = 3
PHY-1002 : len = 1.56585e+06, over cnt = 70(0%), over = 85, worst = 3
PHY-1001 : End global iterations;  1.140852s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (171.2%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.25, top10 = 50.63, top15 = 46.88.
PHY-3001 : End congestion estimation;  1.817803s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (144.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.511026s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (104.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548868
PHY-3002 : Step(1304): len = 685122, overlap = 14.5
PHY-3002 : Step(1305): len = 674432, overlap = 12.25
PHY-3002 : Step(1306): len = 664577, overlap = 14.5
PHY-3002 : Step(1307): len = 657935, overlap = 18.5
PHY-3002 : Step(1308): len = 651806, overlap = 20
PHY-3002 : Step(1309): len = 647382, overlap = 21.25
PHY-3002 : Step(1310): len = 641767, overlap = 21.75
PHY-3002 : Step(1311): len = 639129, overlap = 25
PHY-3002 : Step(1312): len = 635170, overlap = 24.75
PHY-3002 : Step(1313): len = 633331, overlap = 30.75
PHY-3002 : Step(1314): len = 630943, overlap = 30.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047420s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.8%)

PHY-3001 : Legalized: Len = 638888, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019585s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.8%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 639182, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41773e+06, over cnt = 397(1%), over = 456, worst = 2
PHY-1002 : len = 1.41894e+06, over cnt = 278(0%), over = 315, worst = 2
PHY-1002 : len = 1.41674e+06, over cnt = 154(0%), over = 166, worst = 2
PHY-1002 : len = 1.41622e+06, over cnt = 98(0%), over = 106, worst = 2
PHY-1002 : len = 1.41259e+06, over cnt = 44(0%), over = 49, worst = 2
PHY-1001 : End global iterations;  1.079313s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (166.5%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 51.88, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.707145s wall, 2.421875s user + 0.015625s system = 2.437500s CPU (142.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.521149s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 640045
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41806e+06, over cnt = 392(1%), over = 449, worst = 2
PHY-1002 : len = 1.41937e+06, over cnt = 264(0%), over = 299, worst = 2
PHY-1002 : len = 1.41686e+06, over cnt = 150(0%), over = 162, worst = 2
PHY-1002 : len = 1.4159e+06, over cnt = 82(0%), over = 89, worst = 2
PHY-1002 : len = 1.41284e+06, over cnt = 40(0%), over = 46, worst = 2
PHY-1001 : End global iterations;  0.979553s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (172.3%)

PHY-1001 : Congestion index: top1 = 68.13, top5 = 56.88, top10 = 51.25, top15 = 46.25.
PHY-3001 : End congestion estimation;  2.773020s wall, 3.468750s user + 0.031250s system = 3.500000s CPU (126.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496936s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1315): len = 639484, overlap = 0
PHY-3002 : Step(1316): len = 639484, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41268e+06, over cnt = 43(0%), over = 49, worst = 2
PHY-1002 : len = 1.41267e+06, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 1.41268e+06, over cnt = 35(0%), over = 39, worst = 2
PHY-1002 : len = 1.41262e+06, over cnt = 32(0%), over = 36, worst = 2
PHY-1002 : len = 1.41181e+06, over cnt = 28(0%), over = 31, worst = 2
PHY-1001 : End global iterations;  0.589785s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.0%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.25, top10 = 51.25, top15 = 46.25.
PHY-3001 : End congestion estimation;  1.132967s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (103.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.495487s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00105047
PHY-3002 : Step(1317): len = 639452, overlap = 0
PHY-3002 : Step(1318): len = 639452, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007624s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (204.9%)

PHY-3001 : Legalized: Len = 639457, Over = 0
PHY-3001 : End spreading;  0.017283s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.4%)

PHY-3001 : Final: Len = 639457, Over = 0
PHY-3001 : End incremental placement;  5.220654s wall, 5.984375s user + 0.093750s system = 6.078125s CPU (116.4%)

OPT-1001 : End high-fanout net optimization;  8.509338s wall, 10.000000s user + 0.125000s system = 10.125000s CPU (119.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4181e+06, over cnt = 399(1%), over = 458, worst = 2
PHY-1002 : len = 1.41931e+06, over cnt = 279(0%), over = 316, worst = 2
PHY-1002 : len = 1.41707e+06, over cnt = 155(0%), over = 167, worst = 2
PHY-1002 : len = 1.41654e+06, over cnt = 97(0%), over = 105, worst = 2
PHY-1002 : len = 1.41293e+06, over cnt = 43(0%), over = 48, worst = 2
PHY-1001 : End global iterations;  0.983249s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (173.2%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 57.50, top10 = 51.25, top15 = 46.88.
OPT-1001 : End congestion update;  1.615205s wall, 2.312500s user + 0.046875s system = 2.359375s CPU (146.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.415638s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.5%)

OPT-1001 : Start: WNS 1368 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 643539, Over = 0
PHY-3001 : End spreading;  0.018513s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.4%)

PHY-3001 : Final: Len = 643539, Over = 0
PHY-3001 : End incremental legalization;  0.180108s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (121.5%)

OPT-1001 : Iter 1: improved WNS 2102 TNS 0 NUM_FEPS 0 with 15 cells processed and 4535 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 648379, Over = 0
PHY-3001 : End spreading;  0.019693s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.3%)

PHY-3001 : Final: Len = 648379, Over = 0
PHY-3001 : End incremental legalization;  0.192960s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (129.6%)

OPT-1001 : Iter 2: improved WNS 2583 TNS 0 NUM_FEPS 0 with 10 cells processed and 4840 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 655229, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017864s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.5%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 655325, Over = 0
PHY-3001 : End incremental legalization;  0.192885s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (121.5%)

OPT-1001 : Iter 3: improved WNS 2791 TNS 0 NUM_FEPS 0 with 16 cells processed and 6515 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 660691, Over = 0
PHY-3001 : End spreading;  0.017982s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (173.8%)

PHY-3001 : Final: Len = 660691, Over = 0
PHY-3001 : End incremental legalization;  0.183048s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.4%)

OPT-1001 : Iter 4: improved WNS 2989 TNS 0 NUM_FEPS 0 with 22 cells processed and 8024 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 660805, Over = 0
PHY-3001 : End spreading;  0.021189s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (221.2%)

PHY-3001 : Final: Len = 660805, Over = 0
PHY-3001 : End incremental legalization;  0.188651s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (107.7%)

OPT-1001 : Iter 5: improved WNS 3238 TNS 0 NUM_FEPS 0 with 6 cells processed and 811 slack improved
OPT-1001 : End path based optimization;  10.288396s wall, 11.171875s user + 0.109375s system = 11.281250s CPU (109.7%)

OPT-1001 : End physical optimization;  18.801870s wall, 21.171875s user + 0.234375s system = 21.406250s CPU (113.9%)

RUN-1003 : finish command "place" in  60.849301s wall, 109.000000s user + 7.359375s system = 116.359375s CPU (191.2%)

RUN-1004 : used memory is 1225 MB, reserved memory is 1305 MB, peak memory is 1865 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6893   out of  19600   35.17%
#reg                     1731   out of  19600    8.83%
#le                      6914
  #lut only              5183   out of   6914   74.96%
  #reg only                21   out of   6914    0.30%
  #lut&reg               1710   out of   6914   24.73%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6914  |6756   |137    |1742   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3736 instances
RUN-1001 : 1809 mslices, 1813 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7889 nets
RUN-1001 : 3179 nets have 2 pins
RUN-1001 : 3294 nets have [3 - 5] pins
RUN-1001 : 821 nets have [6 - 10] pins
RUN-1001 : 326 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44822e+06, over cnt = 376(1%), over = 432, worst = 3
PHY-1002 : len = 1.44926e+06, over cnt = 267(0%), over = 307, worst = 3
PHY-1002 : len = 1.44495e+06, over cnt = 130(0%), over = 144, worst = 3
PHY-1002 : len = 1.43988e+06, over cnt = 78(0%), over = 85, worst = 2
PHY-1002 : len = 1.41108e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.046955s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (159.7%)

PHY-1001 : Congestion index: top1 = 68.13, top5 = 58.75, top10 = 51.88, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 14 out of 7889 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 751 to 13
PHY-1001 : End pin swap;  0.398206s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.1%)

PHY-1001 : End global routing;  4.833879s wall, 5.484375s user + 0.046875s system = 5.531250s CPU (114.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.179518s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 117216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.550859s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.22374e+06, over cnt = 853(0%), over = 861, worst = 2
PHY-1001 : End Routed; 35.123260s wall, 55.531250s user + 0.468750s system = 56.000000s CPU (159.4%)

PHY-1001 : Update timing.....
PHY-1001 : 2437/7657(31%) critical/total net(s), WNS -3.769ns, TNS -1183.877ns, False end point 628.
PHY-1001 : End update timing;  2.188878s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (100.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.23103e+06, over cnt = 281(0%), over = 282, worst = 2
PHY-1001 : End DR Iter 1; 2.161249s wall, 3.000000s user + 0.093750s system = 3.093750s CPU (143.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.23418e+06, over cnt = 64(0%), over = 64, worst = 1
PHY-1001 : End DR Iter 2; 0.972833s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (125.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.23489e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 3; 0.185192s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (118.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.23526e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.186914s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.23536e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.202462s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (115.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.23536e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.247717s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.23536e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 0.461230s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 1; 0.493343s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (110.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 2; 0.513132s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (103.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 3; 1.615442s wall, 1.656250s user + 0.078125s system = 1.734375s CPU (107.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 4; 1.890391s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (105.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 5; 1.733962s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 1.23534e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 1; 0.099901s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.8%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 1.23532e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 0.575174s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (95.1%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 1.23533e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 0.140726s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (111.0%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 1.23527e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 7; 0.134182s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.2%)

PHY-1001 : ==== DC Iter 10 ====
PHY-1002 : len = 1.23531e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.23531e+06
PHY-1001 : End DC Iter 10; 0.134182s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.2%)

PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  60.503375s wall, 82.359375s user + 0.984375s system = 83.343750s CPU (137.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  65.795844s wall, 88.312500s user + 1.046875s system = 89.359375s CPU (135.8%)

RUN-1004 : used memory is 1339 MB, reserved memory is 1417 MB, peak memory is 1865 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6896   out of  19600   35.18%
#reg                     1731   out of  19600    8.83%
#le                      6917
  #lut only              5186   out of   6917   74.97%
  #reg only                21   out of   6917    0.30%
  #lut&reg               1710   out of   6917   24.72%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6917  |6759   |137    |1742   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3110  
    #2         2       2015  
    #3         3       790   
    #4         4       489   
    #5        5-10     875   
    #6       11-50     519   
    #7       51-100     15   
  Average     3.81           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.373193s wall, 3.312500s user + 0.093750s system = 3.406250s CPU (101.0%)

RUN-1004 : used memory is 1339 MB, reserved memory is 1417 MB, peak memory is 1865 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 39182, tnet num: 7843, tinst num: 3739, tnode num: 44196, tedge num: 66200.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.317413s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (104.4%)

RUN-1004 : used memory is 1339 MB, reserved memory is 1418 MB, peak memory is 1865 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.741255s wall, 2.765625s user + 0.046875s system = 2.812500s CPU (102.6%)

RUN-1004 : used memory is 1690 MB, reserved memory is 1768 MB, peak memory is 1865 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3741
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7889, pip num: 96173
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2995 valid insts, and 254092 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  14.297678s wall, 95.968750s user + 0.500000s system = 96.468750s CPU (674.7%)

RUN-1004 : used memory is 1794 MB, reserved memory is 1875 MB, peak memory is 1909 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.693521s wall, 1.718750s user + 0.078125s system = 1.796875s CPU (106.1%)

RUN-1004 : used memory is 1871 MB, reserved memory is 1955 MB, peak memory is 1909 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.038773s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (7.5%)

RUN-1004 : used memory is 1902 MB, reserved memory is 1987 MB, peak memory is 1909 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.232909s wall, 2.328125s user + 0.187500s system = 2.515625s CPU (27.2%)

RUN-1004 : used memory is 1860 MB, reserved memory is 1945 MB, peak memory is 1909 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.114196s wall, 3.218750s user + 0.109375s system = 3.328125s CPU (106.9%)

RUN-1004 : used memory is 1001 MB, reserved memory is 1061 MB, peak memory is 1909 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24559/1942 useful/useless nets, 23174/751 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3429 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24309/57 useful/useless nets, 22970/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24305/1 useful/useless nets, 22966/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.425222s wall, 5.328125s user + 0.375000s system = 5.703125s CPU (105.1%)

RUN-1004 : used memory is 1008 MB, reserved memory is 1069 MB, peak memory is 1909 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20806
  #and                   9883
  #nand                     0
  #or                    2115
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6517
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1618
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19188  |1618   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.305764s wall, 2.265625s user + 0.156250s system = 2.421875s CPU (105.0%)

RUN-1004 : used memory is 1020 MB, reserved memory is 1080 MB, peak memory is 1909 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23108/34 useful/useless nets, 22184/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23567/176 useful/useless nets, 22643/156 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73068, tnet num: 23584, tinst num: 22645, tnode num: 100618, tedge num: 111975.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.031415s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (100.0%)

RUN-1004 : used memory is 1119 MB, reserved memory is 1188 MB, peak memory is 1909 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 579 (3.21), #lev = 13 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 581 (3.25), #lev = 12 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1435 instances into 593 LUTs, name keeping = 63%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 36319.46 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.19 sec, map = 36319.66 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6269
  #lut4                  4093
  #lut5                  1818
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6269   out of  19600   31.98%
#reg                     1606   out of  19600    8.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5911   |358    |1617   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8909/0 useful/useless nets, 7997/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.509827s wall, 19.812500s user + 0.500000s system = 20.312500s CPU (104.1%)

RUN-1004 : used memory is 1314 MB, reserved memory is 1406 MB, peak memory is 1909 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.920615s wall, 2.812500s user + 0.156250s system = 2.968750s CPU (101.6%)

RUN-1004 : used memory is 1315 MB, reserved memory is 1406 MB, peak memory is 1909 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7777 instances
RUN-1001 : 5908 luts, 1606 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8251 nets
RUN-1001 : 4219 nets have 2 pins
RUN-1001 : 2928 nets have [3 - 5] pins
RUN-1001 : 691 nets have [6 - 10] pins
RUN-1001 : 221 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7775 instances, 5908 luts, 1606 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37723, tnet num: 8205, tinst num: 7775, tnode num: 42963, tedge num: 61211.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.981253s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (103.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.86936e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7775.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1319): len = 1.602e+06, overlap = 90
PHY-3002 : Step(1320): len = 1.43156e+06, overlap = 90.0625
PHY-3002 : Step(1321): len = 1.33284e+06, overlap = 94
PHY-3002 : Step(1322): len = 1.24136e+06, overlap = 89.75
PHY-3002 : Step(1323): len = 1.22736e+06, overlap = 92.75
PHY-3002 : Step(1324): len = 1.21247e+06, overlap = 94.0313
PHY-3002 : Step(1325): len = 1.19851e+06, overlap = 99.1875
PHY-3002 : Step(1326): len = 1.09919e+06, overlap = 122.938
PHY-3002 : Step(1327): len = 986559, overlap = 148.281
PHY-3002 : Step(1328): len = 959023, overlap = 152.313
PHY-3002 : Step(1329): len = 940301, overlap = 155.75
PHY-3002 : Step(1330): len = 924744, overlap = 159.688
PHY-3002 : Step(1331): len = 908562, overlap = 162.625
PHY-3002 : Step(1332): len = 898684, overlap = 165.188
PHY-3002 : Step(1333): len = 889030, overlap = 167.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36747e-05
PHY-3002 : Step(1334): len = 904460, overlap = 157.75
PHY-3002 : Step(1335): len = 899948, overlap = 157.594
PHY-3002 : Step(1336): len = 897643, overlap = 144.125
PHY-3002 : Step(1337): len = 892819, overlap = 130.375
PHY-3002 : Step(1338): len = 885250, overlap = 138.344
PHY-3002 : Step(1339): len = 875338, overlap = 133.406
PHY-3002 : Step(1340): len = 870130, overlap = 128.719
PHY-3002 : Step(1341): len = 864919, overlap = 128.5
PHY-3002 : Step(1342): len = 857083, overlap = 136.563
PHY-3002 : Step(1343): len = 851036, overlap = 140.688
PHY-3002 : Step(1344): len = 846877, overlap = 143.281
PHY-3002 : Step(1345): len = 838779, overlap = 140.344
PHY-3002 : Step(1346): len = 830715, overlap = 143.031
PHY-3002 : Step(1347): len = 826515, overlap = 139.969
PHY-3002 : Step(1348): len = 821223, overlap = 135.938
PHY-3002 : Step(1349): len = 809206, overlap = 134.406
PHY-3002 : Step(1350): len = 803289, overlap = 134.563
PHY-3002 : Step(1351): len = 799984, overlap = 128.938
PHY-3002 : Step(1352): len = 789635, overlap = 130.25
PHY-3002 : Step(1353): len = 777031, overlap = 127.594
PHY-3002 : Step(1354): len = 773195, overlap = 127.25
PHY-3002 : Step(1355): len = 768780, overlap = 121.281
PHY-3002 : Step(1356): len = 746145, overlap = 124.313
PHY-3002 : Step(1357): len = 738541, overlap = 127.281
PHY-3002 : Step(1358): len = 736243, overlap = 125.844
PHY-3002 : Step(1359): len = 729550, overlap = 127.375
PHY-3002 : Step(1360): len = 725359, overlap = 127.406
PHY-3002 : Step(1361): len = 720724, overlap = 125.125
PHY-3002 : Step(1362): len = 716122, overlap = 122.844
PHY-3002 : Step(1363): len = 712141, overlap = 123.813
PHY-3002 : Step(1364): len = 705153, overlap = 124.594
PHY-3002 : Step(1365): len = 700022, overlap = 127.688
PHY-3002 : Step(1366): len = 697471, overlap = 125.781
PHY-3002 : Step(1367): len = 691113, overlap = 129.625
PHY-3002 : Step(1368): len = 674598, overlap = 127
PHY-3002 : Step(1369): len = 669935, overlap = 130.063
PHY-3002 : Step(1370): len = 668113, overlap = 137.469
PHY-3002 : Step(1371): len = 663134, overlap = 135.969
PHY-3002 : Step(1372): len = 656257, overlap = 133.875
PHY-3002 : Step(1373): len = 651047, overlap = 140.125
PHY-3002 : Step(1374): len = 649299, overlap = 142.313
PHY-3002 : Step(1375): len = 643025, overlap = 149.719
PHY-3002 : Step(1376): len = 635565, overlap = 144.094
PHY-3002 : Step(1377): len = 633146, overlap = 145.469
PHY-3002 : Step(1378): len = 630102, overlap = 147.938
PHY-3002 : Step(1379): len = 627386, overlap = 141.188
PHY-3002 : Step(1380): len = 624913, overlap = 145.5
PHY-3002 : Step(1381): len = 619573, overlap = 138.75
PHY-3002 : Step(1382): len = 615038, overlap = 131.438
PHY-3002 : Step(1383): len = 612619, overlap = 131.031
PHY-3002 : Step(1384): len = 608867, overlap = 134.094
PHY-3002 : Step(1385): len = 599831, overlap = 137.563
PHY-3002 : Step(1386): len = 596968, overlap = 135.969
PHY-3002 : Step(1387): len = 594178, overlap = 141.219
PHY-3002 : Step(1388): len = 591578, overlap = 138.563
PHY-3002 : Step(1389): len = 588397, overlap = 138.25
PHY-3002 : Step(1390): len = 586597, overlap = 139.188
PHY-3002 : Step(1391): len = 575479, overlap = 143.563
PHY-3002 : Step(1392): len = 572250, overlap = 150.375
PHY-3002 : Step(1393): len = 570358, overlap = 152.594
PHY-3002 : Step(1394): len = 568298, overlap = 150.75
PHY-3002 : Step(1395): len = 565453, overlap = 154.875
PHY-3002 : Step(1396): len = 562463, overlap = 158.844
PHY-3002 : Step(1397): len = 557518, overlap = 157.563
PHY-3002 : Step(1398): len = 555448, overlap = 157.281
PHY-3002 : Step(1399): len = 551754, overlap = 157.188
PHY-3002 : Step(1400): len = 548851, overlap = 152.406
PHY-3002 : Step(1401): len = 546117, overlap = 157
PHY-3002 : Step(1402): len = 542910, overlap = 154.813
PHY-3002 : Step(1403): len = 539930, overlap = 156
PHY-3002 : Step(1404): len = 537820, overlap = 161.313
PHY-3002 : Step(1405): len = 534480, overlap = 161.25
PHY-3002 : Step(1406): len = 525828, overlap = 151.25
PHY-3002 : Step(1407): len = 522628, overlap = 147.875
PHY-3002 : Step(1408): len = 521203, overlap = 145.563
PHY-3002 : Step(1409): len = 516838, overlap = 150
PHY-3002 : Step(1410): len = 513908, overlap = 153.219
PHY-3002 : Step(1411): len = 510186, overlap = 148.406
PHY-3002 : Step(1412): len = 507490, overlap = 147
PHY-3002 : Step(1413): len = 505241, overlap = 147.125
PHY-3002 : Step(1414): len = 501711, overlap = 147.656
PHY-3002 : Step(1415): len = 499747, overlap = 146.844
PHY-3002 : Step(1416): len = 497788, overlap = 148.344
PHY-3002 : Step(1417): len = 494014, overlap = 147.563
PHY-3002 : Step(1418): len = 491442, overlap = 147.375
PHY-3002 : Step(1419): len = 489208, overlap = 147.094
PHY-3002 : Step(1420): len = 486198, overlap = 145.625
PHY-3002 : Step(1421): len = 482354, overlap = 154.125
PHY-3002 : Step(1422): len = 480006, overlap = 154.219
PHY-3002 : Step(1423): len = 478273, overlap = 148.625
PHY-3002 : Step(1424): len = 475132, overlap = 151.594
PHY-3002 : Step(1425): len = 472621, overlap = 144.375
PHY-3002 : Step(1426): len = 470523, overlap = 143.469
PHY-3002 : Step(1427): len = 468762, overlap = 142.813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107349
PHY-3002 : Step(1428): len = 470940, overlap = 150.344
PHY-3002 : Step(1429): len = 475546, overlap = 148.344
PHY-3002 : Step(1430): len = 477943, overlap = 143.125
PHY-3002 : Step(1431): len = 480443, overlap = 139.625
PHY-3002 : Step(1432): len = 482344, overlap = 145
PHY-3002 : Step(1433): len = 484972, overlap = 140.094
PHY-3002 : Step(1434): len = 491303, overlap = 135.344
PHY-3002 : Step(1435): len = 494564, overlap = 128.438
PHY-3002 : Step(1436): len = 494910, overlap = 131.969
PHY-3002 : Step(1437): len = 498962, overlap = 138.125
PHY-3002 : Step(1438): len = 508402, overlap = 124.563
PHY-3002 : Step(1439): len = 508566, overlap = 121.469
PHY-3002 : Step(1440): len = 507753, overlap = 117.844
PHY-3002 : Step(1441): len = 507500, overlap = 127.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000202045
PHY-3002 : Step(1442): len = 509595, overlap = 123.469
PHY-3002 : Step(1443): len = 514762, overlap = 111.219
PHY-3002 : Step(1444): len = 521016, overlap = 108.25
PHY-3002 : Step(1445): len = 524869, overlap = 108.594
PHY-3002 : Step(1446): len = 527937, overlap = 105.375
PHY-3002 : Step(1447): len = 529510, overlap = 101.031
PHY-3002 : Step(1448): len = 531745, overlap = 97.4063
PHY-3002 : Step(1449): len = 533538, overlap = 97.1563
PHY-3002 : Step(1450): len = 535152, overlap = 93.1563
PHY-3002 : Step(1451): len = 539316, overlap = 88
PHY-3002 : Step(1452): len = 541640, overlap = 87.5
PHY-3002 : Step(1453): len = 542680, overlap = 84.4688
PHY-3002 : Step(1454): len = 543417, overlap = 82.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016506s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.20854e+06, over cnt = 1693(4%), over = 2648, worst = 9
PHY-1002 : len = 1.2189e+06, over cnt = 1408(4%), over = 2028, worst = 9
PHY-1002 : len = 1.23516e+06, over cnt = 1060(3%), over = 1466, worst = 8
PHY-1002 : len = 1.25577e+06, over cnt = 614(1%), over = 876, worst = 8
PHY-1002 : len = 1.28078e+06, over cnt = 344(0%), over = 511, worst = 7
PHY-1001 : End global iterations;  1.326883s wall, 2.000000s user + 0.109375s system = 2.109375s CPU (159.0%)

PHY-1001 : Congestion index: top1 = 88.75, top5 = 79.38, top10 = 71.88, top15 = 63.75.
PHY-3001 : End congestion estimation;  1.924416s wall, 2.593750s user + 0.109375s system = 2.703125s CPU (140.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.518073s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (117.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5897e-05
PHY-3002 : Step(1455): len = 518766, overlap = 80.1875
PHY-3002 : Step(1456): len = 487588, overlap = 105.438
PHY-3002 : Step(1457): len = 470268, overlap = 118.063
PHY-3002 : Step(1458): len = 454318, overlap = 130.344
PHY-3002 : Step(1459): len = 440249, overlap = 141.875
PHY-3002 : Step(1460): len = 423535, overlap = 160.031
PHY-3002 : Step(1461): len = 405390, overlap = 187.344
PHY-3002 : Step(1462): len = 390941, overlap = 209.063
PHY-3002 : Step(1463): len = 377795, overlap = 238.438
PHY-3002 : Step(1464): len = 366450, overlap = 259.313
PHY-3002 : Step(1465): len = 357994, overlap = 270.188
PHY-3002 : Step(1466): len = 349635, overlap = 273.5
PHY-3002 : Step(1467): len = 346284, overlap = 270.156
PHY-3002 : Step(1468): len = 343339, overlap = 259.563
PHY-3002 : Step(1469): len = 342688, overlap = 253.688
PHY-3002 : Step(1470): len = 341335, overlap = 247.531
PHY-3002 : Step(1471): len = 341917, overlap = 239.25
PHY-3002 : Step(1472): len = 341415, overlap = 236.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.17941e-05
PHY-3002 : Step(1473): len = 349183, overlap = 213.406
PHY-3002 : Step(1474): len = 368104, overlap = 186.75
PHY-3002 : Step(1475): len = 379358, overlap = 164.469
PHY-3002 : Step(1476): len = 389726, overlap = 151.75
PHY-3002 : Step(1477): len = 396093, overlap = 144.156
PHY-3002 : Step(1478): len = 401360, overlap = 138.563
PHY-3002 : Step(1479): len = 401345, overlap = 139.094
PHY-3002 : Step(1480): len = 401325, overlap = 139.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103588
PHY-3002 : Step(1481): len = 414312, overlap = 112.844
PHY-3002 : Step(1482): len = 427287, overlap = 81.4063
PHY-3002 : Step(1483): len = 437240, overlap = 56.875
PHY-3002 : Step(1484): len = 444822, overlap = 43.5
PHY-3002 : Step(1485): len = 450715, overlap = 38.4063
PHY-3002 : Step(1486): len = 452286, overlap = 41.4375
PHY-3002 : Step(1487): len = 453765, overlap = 45.4375
PHY-3002 : Step(1488): len = 453724, overlap = 44.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207176
PHY-3002 : Step(1489): len = 468818, overlap = 30.2813
PHY-3002 : Step(1490): len = 473600, overlap = 28.5
PHY-3002 : Step(1491): len = 480976, overlap = 29.375
PHY-3002 : Step(1492): len = 492920, overlap = 25.2813
PHY-3002 : Step(1493): len = 493954, overlap = 24.125
PHY-3002 : Step(1494): len = 494214, overlap = 24.9375
PHY-3002 : Step(1495): len = 494650, overlap = 25.625
PHY-3002 : Step(1496): len = 493272, overlap = 25.0313
PHY-3002 : Step(1497): len = 492293, overlap = 23.0313
PHY-3002 : Step(1498): len = 491561, overlap = 23.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000399999
PHY-3002 : Step(1499): len = 508836, overlap = 18.0625
PHY-3002 : Step(1500): len = 521356, overlap = 12.8125
PHY-3002 : Step(1501): len = 532800, overlap = 8.96875
PHY-3002 : Step(1502): len = 538824, overlap = 6.6875
PHY-3002 : Step(1503): len = 545386, overlap = 4.21875
PHY-3002 : Step(1504): len = 546232, overlap = 4.125
PHY-3002 : Step(1505): len = 547144, overlap = 2.84375
PHY-3002 : Step(1506): len = 546156, overlap = 2.65625
PHY-3002 : Step(1507): len = 545508, overlap = 2.28125
PHY-3002 : Step(1508): len = 544271, overlap = 2.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000799999
PHY-3002 : Step(1509): len = 559503, overlap = 2.125
PHY-3002 : Step(1510): len = 569581, overlap = 3.375
PHY-3002 : Step(1511): len = 574427, overlap = 3.40625
PHY-3002 : Step(1512): len = 580417, overlap = 1.5
PHY-3002 : Step(1513): len = 585782, overlap = 1.1875
PHY-3002 : Step(1514): len = 586466, overlap = 1.375
PHY-3002 : Step(1515): len = 586983, overlap = 0.875
PHY-3002 : Step(1516): len = 586099, overlap = 0.75
PHY-3002 : Step(1517): len = 584909, overlap = 0.0625
PHY-3002 : Step(1518): len = 583454, overlap = 0
PHY-3002 : Step(1519): len = 583306, overlap = 0
PHY-3002 : Step(1520): len = 584162, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34466e+06, over cnt = 726(2%), over = 962, worst = 4
PHY-1002 : len = 1.34947e+06, over cnt = 409(1%), over = 522, worst = 4
PHY-1002 : len = 1.35026e+06, over cnt = 266(0%), over = 344, worst = 4
PHY-1002 : len = 1.34979e+06, over cnt = 176(0%), over = 234, worst = 4
PHY-1002 : len = 1.34831e+06, over cnt = 133(0%), over = 186, worst = 4
PHY-1001 : End global iterations;  0.997986s wall, 1.656250s user + 0.093750s system = 1.750000s CPU (175.4%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.13, top10 = 48.13, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.602631s wall, 2.296875s user + 0.109375s system = 2.406250s CPU (150.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.485174s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00075847
PHY-3002 : Step(1521): len = 579578, overlap = 8.5
PHY-3002 : Step(1522): len = 569459, overlap = 7.125
PHY-3002 : Step(1523): len = 559311, overlap = 8.46875
PHY-3002 : Step(1524): len = 549855, overlap = 10.0625
PHY-3002 : Step(1525): len = 542373, overlap = 14.5625
PHY-3002 : Step(1526): len = 534942, overlap = 11.4063
PHY-3002 : Step(1527): len = 528314, overlap = 12.9688
PHY-3002 : Step(1528): len = 521547, overlap = 12.625
PHY-3002 : Step(1529): len = 515539, overlap = 14.625
PHY-3002 : Step(1530): len = 513116, overlap = 14.7188
PHY-3002 : Step(1531): len = 510944, overlap = 13.625
PHY-3002 : Step(1532): len = 509068, overlap = 13.5625
PHY-3002 : Step(1533): len = 507821, overlap = 13.5313
PHY-3002 : Step(1534): len = 506979, overlap = 12.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00151694
PHY-3002 : Step(1535): len = 515077, overlap = 11.5
PHY-3002 : Step(1536): len = 520483, overlap = 8.15625
PHY-3002 : Step(1537): len = 523119, overlap = 8.21875
PHY-3002 : Step(1538): len = 529725, overlap = 8.34375
PHY-3002 : Step(1539): len = 537008, overlap = 7.625
PHY-3002 : Step(1540): len = 538314, overlap = 6.8125
PHY-3002 : Step(1541): len = 538991, overlap = 6.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00303388
PHY-3002 : Step(1542): len = 543722, overlap = 5.5625
PHY-3002 : Step(1543): len = 549343, overlap = 5
PHY-3002 : Step(1544): len = 553380, overlap = 4.65625
PHY-3002 : Step(1545): len = 558732, overlap = 3.53125
PHY-3002 : Step(1546): len = 563567, overlap = 3.1875
PHY-3002 : Step(1547): len = 565816, overlap = 3.09375
PHY-3002 : Step(1548): len = 568611, overlap = 3.1875
PHY-3002 : Step(1549): len = 573585, overlap = 2.8125
PHY-3002 : Step(1550): len = 575090, overlap = 3.4375
PHY-3002 : Step(1551): len = 575758, overlap = 2.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00589182
PHY-3002 : Step(1552): len = 578137, overlap = 2.40625
PHY-3002 : Step(1553): len = 581183, overlap = 1.78125
PHY-3002 : Step(1554): len = 583901, overlap = 1.78125
PHY-3002 : Step(1555): len = 586531, overlap = 1.59375
PHY-3002 : Step(1556): len = 587962, overlap = 1.375
PHY-3002 : Step(1557): len = 590920, overlap = 3.1875
PHY-3002 : Step(1558): len = 593561, overlap = 3.0625
PHY-3002 : Step(1559): len = 594387, overlap = 2.96875
PHY-3002 : Step(1560): len = 595309, overlap = 1.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0111676
PHY-3002 : Step(1561): len = 596623, overlap = 1.8125
PHY-3002 : Step(1562): len = 598979, overlap = 1.3125
PHY-3002 : Step(1563): len = 600990, overlap = 1.15625
PHY-3002 : Step(1564): len = 602356, overlap = 1.28125
PHY-3002 : Step(1565): len = 604234, overlap = 1.46875
PHY-3002 : Step(1566): len = 606058, overlap = 1.28125
PHY-3002 : Step(1567): len = 607165, overlap = 1.375
PHY-3002 : Step(1568): len = 608358, overlap = 1.5625
PHY-3002 : Step(1569): len = 611023, overlap = 2.25
PHY-3002 : Step(1570): len = 612077, overlap = 1.9375
PHY-3002 : Step(1571): len = 612443, overlap = 2.0625
PHY-3002 : Step(1572): len = 613303, overlap = 1.96875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0187819
PHY-3002 : Step(1573): len = 613888, overlap = 2
PHY-3002 : Step(1574): len = 615846, overlap = 1.8125
PHY-3002 : Step(1575): len = 617075, overlap = 1.875
PHY-3002 : Step(1576): len = 617860, overlap = 1.90625
PHY-3002 : Step(1577): len = 618996, overlap = 1.59375
PHY-3002 : Step(1578): len = 620007, overlap = 1.625
PHY-3002 : Step(1579): len = 620685, overlap = 1.5
PHY-3002 : Step(1580): len = 621430, overlap = 1.40625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 80.97 peak overflow 1.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.453e+06, over cnt = 357(1%), over = 441, worst = 3
PHY-1002 : len = 1.45439e+06, over cnt = 234(0%), over = 276, worst = 3
PHY-1002 : len = 1.45454e+06, over cnt = 152(0%), over = 179, worst = 2
PHY-1002 : len = 1.45386e+06, over cnt = 107(0%), over = 130, worst = 2
PHY-1002 : len = 1.45139e+06, over cnt = 84(0%), over = 100, worst = 2
PHY-1001 : End global iterations;  1.126596s wall, 2.171875s user + 0.078125s system = 2.250000s CPU (199.7%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 52.50, top10 = 47.50, top15 = 43.75.
PHY-1001 : End incremental global routing;  1.799783s wall, 3.375000s user + 0.140625s system = 3.515625s CPU (195.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8205 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.556333s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (118.0%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7682 has valid locations, 165 needs to be replaced
PHY-3001 : design contains 7919 instances, 5927 luts, 1731 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 640743
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38146e+06, over cnt = 416(1%), over = 532, worst = 4
PHY-1002 : len = 1.38322e+06, over cnt = 267(0%), over = 335, worst = 4
PHY-1002 : len = 1.38322e+06, over cnt = 207(0%), over = 262, worst = 4
PHY-1002 : len = 1.38104e+06, over cnt = 137(0%), over = 177, worst = 3
PHY-1002 : len = 1.37798e+06, over cnt = 93(0%), over = 122, worst = 3
PHY-1001 : End global iterations;  1.068325s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (171.1%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 46.88, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.515315s wall, 3.375000s user + 0.015625s system = 3.390625s CPU (134.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.506018s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (105.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1581): len = 640047, overlap = 0
PHY-3002 : Step(1582): len = 639999, overlap = 0
PHY-3002 : Step(1583): len = 639840, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.37744e+06, over cnt = 161(0%), over = 189, worst = 3
PHY-1002 : len = 1.37754e+06, over cnt = 127(0%), over = 152, worst = 3
PHY-1002 : len = 1.3765e+06, over cnt = 95(0%), over = 117, worst = 3
PHY-1002 : len = 1.37604e+06, over cnt = 67(0%), over = 89, worst = 3
PHY-1002 : len = 1.37502e+06, over cnt = 57(0%), over = 78, worst = 3
PHY-1001 : End global iterations;  0.633809s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (110.9%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.88, top10 = 46.25, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.193540s wall, 1.203125s user + 0.078125s system = 1.281250s CPU (107.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.498442s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0194968
PHY-3002 : Step(1584): len = 639606, overlap = 1.40625
PHY-3002 : Step(1585): len = 639606, overlap = 1.40625
PHY-3001 : Final: Len = 639606, Over = 1.40625
PHY-3001 : End incremental placement;  5.042751s wall, 5.968750s user + 0.187500s system = 6.156250s CPU (122.1%)

OPT-1001 : End high-fanout net optimization;  8.116317s wall, 10.750000s user + 0.390625s system = 11.140625s CPU (137.3%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38242e+06, over cnt = 420(1%), over = 525, worst = 3
PHY-1002 : len = 1.38369e+06, over cnt = 275(0%), over = 334, worst = 3
PHY-1002 : len = 1.38282e+06, over cnt = 176(0%), over = 215, worst = 3
PHY-1002 : len = 1.38126e+06, over cnt = 125(0%), over = 157, worst = 3
PHY-1002 : len = 1.37779e+06, over cnt = 81(0%), over = 103, worst = 3
PHY-1001 : End global iterations;  1.037907s wall, 1.890625s user + 0.031250s system = 1.921875s CPU (185.2%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.25, top10 = 46.88, top15 = 43.75.
OPT-1001 : End congestion update;  1.671293s wall, 2.515625s user + 0.031250s system = 2.546875s CPU (152.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.426132s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (106.3%)

OPT-1001 : Start: WNS 603 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1927 TNS 0 NUM_FEPS 0 with 11 cells processed and 5696 slack improved
OPT-1001 : Iter 2: improved WNS 2203 TNS 0 NUM_FEPS 0 with 9 cells processed and 2430 slack improved
OPT-1001 : Iter 3: improved WNS 2376 TNS 0 NUM_FEPS 0 with 20 cells processed and 4194 slack improved
OPT-1001 : Iter 4: improved WNS 2503 TNS 0 NUM_FEPS 0 with 14 cells processed and 2556 slack improved
OPT-1001 : Iter 5: improved WNS 2503 TNS 0 NUM_FEPS 0 with 10 cells processed and 1150 slack improved
OPT-1001 : End global optimization;  3.341294s wall, 4.250000s user + 0.078125s system = 4.328125s CPU (129.5%)

OPT-1001 : End physical optimization;  11.468918s wall, 15.031250s user + 0.484375s system = 15.515625s CPU (135.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5927 LUT to BLE ...
SYN-4008 : Packed 5927 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1036 remaining SEQ's ...
SYN-4005 : Packed 1015 SEQ with LUT/SLICE
SYN-4006 : 4222 single LUT's are left
SYN-4006 : 21 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5948/6212 primitive instances ...
PHY-3001 : End packing;  1.118249s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (102.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3732 instances
RUN-1001 : 1809 mslices, 1809 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7886 nets
RUN-1001 : 3180 nets have 2 pins
RUN-1001 : 3294 nets have [3 - 5] pins
RUN-1001 : 820 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3730 instances, 3618 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 656791, Over = 31.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44344e+06, over cnt = 420(1%), over = 501, worst = 3
PHY-1002 : len = 1.44477e+06, over cnt = 271(0%), over = 320, worst = 3
PHY-1002 : len = 1.44392e+06, over cnt = 163(0%), over = 187, worst = 3
PHY-1002 : len = 1.44135e+06, over cnt = 117(0%), over = 134, worst = 3
PHY-1002 : len = 1.43766e+06, over cnt = 62(0%), over = 67, worst = 3
PHY-1001 : End global iterations;  1.045044s wall, 1.875000s user + 0.046875s system = 1.921875s CPU (183.9%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.13, top10 = 47.50, top15 = 43.75.
PHY-3001 : End congestion estimation;  3.027547s wall, 3.890625s user + 0.078125s system = 3.968750s CPU (131.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.535808s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (105.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000220113
PHY-3002 : Step(1586): len = 637484, overlap = 32.25
PHY-3002 : Step(1587): len = 624438, overlap = 37.5
PHY-3002 : Step(1588): len = 615056, overlap = 38.25
PHY-3002 : Step(1589): len = 606477, overlap = 44.5
PHY-3002 : Step(1590): len = 598832, overlap = 45.75
PHY-3002 : Step(1591): len = 592320, overlap = 53.5
PHY-3002 : Step(1592): len = 586157, overlap = 60
PHY-3002 : Step(1593): len = 579125, overlap = 57.5
PHY-3002 : Step(1594): len = 573732, overlap = 60.75
PHY-3002 : Step(1595): len = 567692, overlap = 65.25
PHY-3002 : Step(1596): len = 562844, overlap = 71.75
PHY-3002 : Step(1597): len = 558420, overlap = 78
PHY-3002 : Step(1598): len = 555691, overlap = 80
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000438303
PHY-3002 : Step(1599): len = 572277, overlap = 67
PHY-3002 : Step(1600): len = 576573, overlap = 56
PHY-3002 : Step(1601): len = 581054, overlap = 53.25
PHY-3002 : Step(1602): len = 585987, overlap = 48.25
PHY-3002 : Step(1603): len = 590162, overlap = 46
PHY-3002 : Step(1604): len = 595492, overlap = 44
PHY-3002 : Step(1605): len = 600506, overlap = 39
PHY-3002 : Step(1606): len = 603871, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000876607
PHY-3002 : Step(1607): len = 613808, overlap = 34
PHY-3002 : Step(1608): len = 617758, overlap = 33.5
PHY-3002 : Step(1609): len = 622061, overlap = 31
PHY-3002 : Step(1610): len = 626553, overlap = 29.25
PHY-3002 : Step(1611): len = 630931, overlap = 26.5
PHY-3002 : Step(1612): len = 634338, overlap = 23.25
PHY-3002 : Step(1613): len = 637608, overlap = 22
PHY-3002 : Step(1614): len = 641216, overlap = 21.25
PHY-3002 : Step(1615): len = 644310, overlap = 20.5
PHY-3002 : Step(1616): len = 645068, overlap = 22.25
PHY-3002 : Step(1617): len = 647074, overlap = 19.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00170288
PHY-3002 : Step(1618): len = 652764, overlap = 15.75
PHY-3002 : Step(1619): len = 656271, overlap = 14.75
PHY-3002 : Step(1620): len = 659532, overlap = 12.5
PHY-3002 : Step(1621): len = 662629, overlap = 12.75
PHY-3002 : Step(1622): len = 666064, overlap = 12.75
PHY-3002 : Step(1623): len = 669576, overlap = 13.75
PHY-3002 : Step(1624): len = 670511, overlap = 13.25
PHY-3002 : Step(1625): len = 673108, overlap = 15
PHY-3002 : Step(1626): len = 673947, overlap = 14.5
PHY-3002 : Step(1627): len = 674462, overlap = 15.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00338036
PHY-3002 : Step(1628): len = 679205, overlap = 13.5
PHY-3002 : Step(1629): len = 681258, overlap = 13.75
PHY-3002 : Step(1630): len = 683272, overlap = 14.25
PHY-3002 : Step(1631): len = 685843, overlap = 12.75
PHY-3002 : Step(1632): len = 687669, overlap = 11.75
PHY-3002 : Step(1633): len = 689546, overlap = 12
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00606568
PHY-3002 : Step(1634): len = 691757, overlap = 11.75
PHY-3002 : Step(1635): len = 694062, overlap = 10.75
PHY-3002 : Step(1636): len = 696195, overlap = 10.75
PHY-3002 : Step(1637): len = 697640, overlap = 11
PHY-3002 : Step(1638): len = 699030, overlap = 10.5
PHY-3002 : Step(1639): len = 700834, overlap = 9.75
PHY-3002 : Step(1640): len = 701793, overlap = 10.25
PHY-3002 : Step(1641): len = 702587, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.543129s wall, 1.718750s user + 1.343750s system = 3.062500s CPU (198.5%)

PHY-3001 : Trial Legalized: Len = 713598
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57212e+06, over cnt = 344(0%), over = 407, worst = 4
PHY-1002 : len = 1.5732e+06, over cnt = 231(0%), over = 271, worst = 4
PHY-1002 : len = 1.57203e+06, over cnt = 140(0%), over = 170, worst = 4
PHY-1002 : len = 1.56627e+06, over cnt = 80(0%), over = 98, worst = 3
PHY-1002 : len = 1.56585e+06, over cnt = 70(0%), over = 85, worst = 3
PHY-1001 : End global iterations;  1.042372s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (164.9%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.25, top10 = 50.63, top15 = 46.88.
PHY-3001 : End congestion estimation;  1.767528s wall, 2.734375s user + 0.109375s system = 2.843750s CPU (160.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.609612s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (199.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548868
PHY-3002 : Step(1642): len = 685122, overlap = 14.5
PHY-3002 : Step(1643): len = 674432, overlap = 12.25
PHY-3002 : Step(1644): len = 664577, overlap = 14.5
PHY-3002 : Step(1645): len = 657935, overlap = 18.5
PHY-3002 : Step(1646): len = 651806, overlap = 20
PHY-3002 : Step(1647): len = 647382, overlap = 21.25
PHY-3002 : Step(1648): len = 641767, overlap = 21.75
PHY-3002 : Step(1649): len = 639129, overlap = 25
PHY-3002 : Step(1650): len = 635170, overlap = 24.75
PHY-3002 : Step(1651): len = 633331, overlap = 30.75
PHY-3002 : Step(1652): len = 630943, overlap = 30.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035865s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (174.3%)

PHY-3001 : Legalized: Len = 638888, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.048091s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (162.5%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 639182, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41773e+06, over cnt = 397(1%), over = 456, worst = 2
PHY-1002 : len = 1.41894e+06, over cnt = 278(0%), over = 315, worst = 2
PHY-1002 : len = 1.41674e+06, over cnt = 154(0%), over = 166, worst = 2
PHY-1002 : len = 1.41622e+06, over cnt = 98(0%), over = 106, worst = 2
PHY-1002 : len = 1.41259e+06, over cnt = 44(0%), over = 49, worst = 2
PHY-1001 : End global iterations;  1.057858s wall, 2.156250s user + 0.062500s system = 2.218750s CPU (209.7%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 51.88, top15 = 46.25.
PHY-1001 : End incremental global routing;  1.807955s wall, 3.562500s user + 0.062500s system = 3.625000s CPU (200.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.531475s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (138.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3657 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 640045
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41806e+06, over cnt = 392(1%), over = 449, worst = 2
PHY-1002 : len = 1.41937e+06, over cnt = 264(0%), over = 299, worst = 2
PHY-1002 : len = 1.41686e+06, over cnt = 150(0%), over = 162, worst = 2
PHY-1002 : len = 1.4159e+06, over cnt = 82(0%), over = 89, worst = 2
PHY-1002 : len = 1.41284e+06, over cnt = 40(0%), over = 46, worst = 2
PHY-1001 : End global iterations;  1.028150s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (168.7%)

PHY-1001 : Congestion index: top1 = 68.13, top5 = 56.88, top10 = 51.25, top15 = 46.25.
PHY-3001 : End congestion estimation;  2.984097s wall, 3.750000s user + 0.062500s system = 3.812500s CPU (127.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.677127s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (103.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1653): len = 639484, overlap = 0
PHY-3002 : Step(1654): len = 639484, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41268e+06, over cnt = 43(0%), over = 49, worst = 2
PHY-1002 : len = 1.41267e+06, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 1.41268e+06, over cnt = 35(0%), over = 39, worst = 2
PHY-1002 : len = 1.41262e+06, over cnt = 32(0%), over = 36, worst = 2
PHY-1002 : len = 1.41181e+06, over cnt = 28(0%), over = 31, worst = 2
PHY-1001 : End global iterations;  0.626644s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (107.2%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 56.25, top10 = 51.25, top15 = 46.25.
PHY-3001 : End congestion estimation;  1.214888s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (104.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.666828s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00105047
PHY-3002 : Step(1655): len = 639452, overlap = 0
PHY-3002 : Step(1656): len = 639452, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008104s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (192.8%)

PHY-3001 : Legalized: Len = 639457, Over = 0
PHY-3001 : End spreading;  0.022475s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (208.6%)

PHY-3001 : Final: Len = 639457, Over = 0
PHY-3001 : End incremental placement;  5.875350s wall, 6.890625s user + 0.109375s system = 7.000000s CPU (119.1%)

OPT-1001 : End high-fanout net optimization;  9.314808s wall, 12.234375s user + 0.281250s system = 12.515625s CPU (134.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4181e+06, over cnt = 399(1%), over = 458, worst = 2
PHY-1002 : len = 1.41931e+06, over cnt = 279(0%), over = 316, worst = 2
PHY-1002 : len = 1.41707e+06, over cnt = 155(0%), over = 167, worst = 2
PHY-1002 : len = 1.41654e+06, over cnt = 97(0%), over = 105, worst = 2
PHY-1002 : len = 1.41293e+06, over cnt = 43(0%), over = 48, worst = 2
PHY-1001 : End global iterations;  1.036034s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (164.4%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 57.50, top10 = 51.25, top15 = 46.88.
OPT-1001 : End congestion update;  1.676531s wall, 2.312500s user + 0.062500s system = 2.375000s CPU (141.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.466187s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (114.0%)

OPT-1001 : Start: WNS 1368 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 643539, Over = 0
PHY-3001 : End spreading;  0.018115s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (172.5%)

PHY-3001 : Final: Len = 643539, Over = 0
PHY-3001 : End incremental legalization;  0.188497s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.5%)

OPT-1001 : Iter 1: improved WNS 2102 TNS 0 NUM_FEPS 0 with 15 cells processed and 4535 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 648379, Over = 0
PHY-3001 : End spreading;  0.018708s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (250.6%)

PHY-3001 : Final: Len = 648379, Over = 0
PHY-3001 : End incremental legalization;  0.187607s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (108.3%)

OPT-1001 : Iter 2: improved WNS 2583 TNS 0 NUM_FEPS 0 with 10 cells processed and 4840 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 655229, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018229s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (171.4%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 655325, Over = 0
PHY-3001 : End incremental legalization;  0.184172s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (127.3%)

OPT-1001 : Iter 3: improved WNS 2791 TNS 0 NUM_FEPS 0 with 16 cells processed and 6515 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 660691, Over = 0
PHY-3001 : End spreading;  0.018558s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.2%)

PHY-3001 : Final: Len = 660691, Over = 0
PHY-3001 : End incremental legalization;  0.186374s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (109.0%)

OPT-1001 : Iter 4: improved WNS 2989 TNS 0 NUM_FEPS 0 with 22 cells processed and 8024 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3662 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3734 instances, 3622 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 660805, Over = 0
PHY-3001 : End spreading;  0.017910s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (174.5%)

PHY-3001 : Final: Len = 660805, Over = 0
PHY-3001 : End incremental legalization;  0.180665s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (121.1%)

OPT-1001 : Iter 5: improved WNS 3238 TNS 0 NUM_FEPS 0 with 6 cells processed and 811 slack improved
OPT-1001 : End path based optimization;  10.437321s wall, 11.500000s user + 0.328125s system = 11.828125s CPU (113.3%)

OPT-1001 : End physical optimization;  19.757707s wall, 23.734375s user + 0.609375s system = 24.343750s CPU (123.2%)

RUN-1003 : finish command "place" in  61.447833s wall, 113.546875s user + 8.718750s system = 122.265625s CPU (199.0%)

RUN-1004 : used memory is 1300 MB, reserved memory is 1391 MB, peak memory is 1909 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6893   out of  19600   35.17%
#reg                     1731   out of  19600    8.83%
#le                      6914
  #lut only              5183   out of   6914   74.96%
  #reg only                21   out of   6914    0.30%
  #lut&reg               1710   out of   6914   24.73%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6914  |6756   |137    |1742   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3736 instances
RUN-1001 : 1809 mslices, 1813 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7889 nets
RUN-1001 : 3179 nets have 2 pins
RUN-1001 : 3294 nets have [3 - 5] pins
RUN-1001 : 821 nets have [6 - 10] pins
RUN-1001 : 326 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44822e+06, over cnt = 376(1%), over = 432, worst = 3
PHY-1002 : len = 1.44926e+06, over cnt = 267(0%), over = 307, worst = 3
PHY-1002 : len = 1.44495e+06, over cnt = 130(0%), over = 144, worst = 3
PHY-1002 : len = 1.43988e+06, over cnt = 78(0%), over = 85, worst = 2
PHY-1002 : len = 1.41108e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.126388s wall, 1.890625s user + 0.046875s system = 1.937500s CPU (172.0%)

PHY-1001 : Congestion index: top1 = 68.13, top5 = 58.75, top10 = 51.88, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 14 out of 7889 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 751 to 13
PHY-1001 : End pin swap;  0.424443s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (110.4%)

PHY-1001 : End global routing;  5.209440s wall, 5.968750s user + 0.078125s system = 6.046875s CPU (116.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.163552s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 117216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.519489s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.22374e+06, over cnt = 853(0%), over = 861, worst = 2
PHY-1001 : End Routed; 33.968106s wall, 55.078125s user + 2.109375s system = 57.187500s CPU (168.4%)

PHY-1001 : Update timing.....
PHY-1001 : 2437/7657(31%) critical/total net(s), WNS -3.769ns, TNS -1183.877ns, False end point 628.
PHY-1001 : End update timing;  2.104824s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (99.5%)

RUN-1003 : finish command "route" in  43.252986s wall, 65.078125s user + 2.281250s system = 67.359375s CPU (155.7%)

RUN-1004 : used memory is 1373 MB, reserved memory is 1468 MB, peak memory is 1909 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(42)
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(43)
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(44)
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(45)
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(46)
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(47)
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(48)
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(49)
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(50)
HDL-8007 ERROR: procedural assignment to a non-register 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/GPIO_IO.v(1)
HDL-1007 : Verilog file '../rtl/GPIO_IO.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.061633s wall, 3.078125s user + 0.093750s system = 3.171875s CPU (103.6%)

RUN-1004 : used memory is 1012 MB, reserved memory is 1088 MB, peak memory is 1909 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24574/1949 useful/useless nets, 23189/751 useful/useless insts
SYN-1021 : Optimized 117 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3431 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24314/66 useful/useless nets, 22975/361 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 423 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24310/1 useful/useless nets, 22971/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 482 instances.
SYN-1015 : Optimize round 1, 506 better
SYN-1014 : Optimize round 2
SYN-1032 : 347/44 useful/useless nets, 190/12 useful/useless insts
SYN-1015 : Optimize round 2, 133 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.634748s wall, 5.593750s user + 0.468750s system = 6.062500s CPU (107.6%)

RUN-1004 : used memory is 1020 MB, reserved memory is 1095 MB, peak memory is 1909 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20796
  #and                   9876
  #nand                     0
  #or                    2109
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6518
  #bufif1                   3
  #MX21                   598
  #FADD                     0
  #DFF                   1619
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                269

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19177  |1619   |182    |
|  Interconncet |AHBlite_Interconnect |156    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.361212s wall, 2.140625s user + 0.078125s system = 2.218750s CPU (94.0%)

RUN-1004 : used memory is 1028 MB, reserved memory is 1103 MB, peak memory is 1909 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23098/34 useful/useless nets, 22181/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23556/177 useful/useless nets, 22639/157 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73061, tnet num: 23573, tinst num: 22641, tnode num: 100628, tedge num: 111984.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.039248s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (102.2%)

RUN-1004 : used memory is 1113 MB, reserved memory is 1195 MB, peak memory is 1909 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.26), #lev = 13 (3.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 581 (3.18), #lev = 13 (3.93)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1444 instances into 593 LUTs, name keeping = 64%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 88 (3.97), #lev = 5 (3.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 89 (3.90), #lev = 5 (3.16)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 36696.20 sec
SYN-3001 : Mapper mapped 288 instances into 89 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5144 (3.99), #lev = 21 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5241 (3.88), #lev = 18 (7.55)
SYN-3001 : Logic optimization runtime opt =   1.20 sec, map = 36696.43 sec
SYN-3001 : Mapper mapped 18818 instances into 5241 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6279
  #lut4                  4172
  #lut5                  1749
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6279   out of  19600   32.04%
#reg                     1607   out of  19600    8.20%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5921   |358    |1618   |37     |3      |
|  Interconncet |AHBlite_Interconnect |89     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5241   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8913/0 useful/useless nets, 8008/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.695171s wall, 19.656250s user + 0.328125s system = 19.984375s CPU (101.5%)

RUN-1004 : used memory is 1302 MB, reserved memory is 1400 MB, peak memory is 1909 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.830837s wall, 2.640625s user + 0.203125s system = 2.843750s CPU (100.5%)

RUN-1004 : used memory is 1305 MB, reserved memory is 1401 MB, peak memory is 1909 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7788 instances
RUN-1001 : 5918 luts, 1607 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8262 nets
RUN-1001 : 4226 nets have 2 pins
RUN-1001 : 2937 nets have [3 - 5] pins
RUN-1001 : 684 nets have [6 - 10] pins
RUN-1001 : 227 nets have [11 - 20] pins
RUN-1001 : 173 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7786 instances, 5918 luts, 1607 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37615, tnet num: 8216, tinst num: 7786, tnode num: 42858, tedge num: 60973.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.994378s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (105.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.8581e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7786.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1657): len = 1.60742e+06, overlap = 90
PHY-3002 : Step(1658): len = 1.4255e+06, overlap = 90.375
PHY-3002 : Step(1659): len = 1.31565e+06, overlap = 96.0313
PHY-3002 : Step(1660): len = 1.21585e+06, overlap = 104.938
PHY-3002 : Step(1661): len = 1.11088e+06, overlap = 116.875
PHY-3002 : Step(1662): len = 1.09331e+06, overlap = 117.031
PHY-3002 : Step(1663): len = 1.08331e+06, overlap = 118.781
PHY-3002 : Step(1664): len = 1.07128e+06, overlap = 118.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.31493e-05
PHY-3002 : Step(1665): len = 1.09277e+06, overlap = 105.156
PHY-3002 : Step(1666): len = 1.08234e+06, overlap = 98.5313
PHY-3002 : Step(1667): len = 1.07619e+06, overlap = 92.9688
PHY-3002 : Step(1668): len = 1.0685e+06, overlap = 92.125
PHY-3002 : Step(1669): len = 1.06047e+06, overlap = 84.375
PHY-3002 : Step(1670): len = 1.05481e+06, overlap = 85.6875
PHY-3002 : Step(1671): len = 990353, overlap = 98.25
PHY-3002 : Step(1672): len = 973023, overlap = 95.7188
PHY-3002 : Step(1673): len = 950875, overlap = 90.5625
PHY-3002 : Step(1674): len = 941664, overlap = 92.0625
PHY-3002 : Step(1675): len = 933709, overlap = 89.2813
PHY-3002 : Step(1676): len = 919365, overlap = 77.7188
PHY-3002 : Step(1677): len = 903237, overlap = 78.5625
PHY-3002 : Step(1678): len = 897106, overlap = 78.5313
PHY-3002 : Step(1679): len = 890483, overlap = 75.2813
PHY-3002 : Step(1680): len = 880524, overlap = 72.9063
PHY-3002 : Step(1681): len = 872911, overlap = 75.1563
PHY-3002 : Step(1682): len = 867563, overlap = 77.1875
PHY-3002 : Step(1683): len = 858967, overlap = 77.2813
PHY-3002 : Step(1684): len = 848480, overlap = 83.75
PHY-3002 : Step(1685): len = 843194, overlap = 83.6875
PHY-3002 : Step(1686): len = 838398, overlap = 78.125
PHY-3002 : Step(1687): len = 830666, overlap = 82.7813
PHY-3002 : Step(1688): len = 820247, overlap = 83.5
PHY-3002 : Step(1689): len = 815742, overlap = 86.375
PHY-3002 : Step(1690): len = 810859, overlap = 90.5938
PHY-3002 : Step(1691): len = 798437, overlap = 85.6563
PHY-3002 : Step(1692): len = 789776, overlap = 90.8125
PHY-3002 : Step(1693): len = 787560, overlap = 93.4688
PHY-3002 : Step(1694): len = 780045, overlap = 95.3438
PHY-3002 : Step(1695): len = 769362, overlap = 91.6875
PHY-3002 : Step(1696): len = 764458, overlap = 89.9375
PHY-3002 : Step(1697): len = 761832, overlap = 89.8438
PHY-3002 : Step(1698): len = 750574, overlap = 98.3438
PHY-3002 : Step(1699): len = 746845, overlap = 92.5938
PHY-3002 : Step(1700): len = 744268, overlap = 94.5
PHY-3002 : Step(1701): len = 740935, overlap = 90.7813
PHY-3002 : Step(1702): len = 732253, overlap = 87.4063
PHY-3002 : Step(1703): len = 729790, overlap = 83.0313
PHY-3002 : Step(1704): len = 725830, overlap = 88.2188
PHY-3002 : Step(1705): len = 722740, overlap = 90.5313
PHY-3002 : Step(1706): len = 716934, overlap = 96.0313
PHY-3002 : Step(1707): len = 712622, overlap = 94.1875
PHY-3002 : Step(1708): len = 709470, overlap = 97.7813
PHY-3002 : Step(1709): len = 707585, overlap = 96.4063
PHY-3002 : Step(1710): len = 700673, overlap = 96.9688
PHY-3002 : Step(1711): len = 696863, overlap = 99.5
PHY-3002 : Step(1712): len = 693848, overlap = 106.844
PHY-3002 : Step(1713): len = 690513, overlap = 109.188
PHY-3002 : Step(1714): len = 685341, overlap = 117.594
PHY-3002 : Step(1715): len = 682527, overlap = 118
PHY-3002 : Step(1716): len = 679539, overlap = 116.656
PHY-3002 : Step(1717): len = 676420, overlap = 117.969
PHY-3002 : Step(1718): len = 672763, overlap = 126
PHY-3002 : Step(1719): len = 669952, overlap = 123.719
PHY-3002 : Step(1720): len = 663154, overlap = 124.688
PHY-3002 : Step(1721): len = 660036, overlap = 121.344
PHY-3002 : Step(1722): len = 658135, overlap = 124.656
PHY-3002 : Step(1723): len = 652955, overlap = 131.563
PHY-3002 : Step(1724): len = 647478, overlap = 127.594
PHY-3002 : Step(1725): len = 644274, overlap = 120.813
PHY-3002 : Step(1726): len = 642092, overlap = 127.75
PHY-3002 : Step(1727): len = 638763, overlap = 133.938
PHY-3002 : Step(1728): len = 635357, overlap = 133.813
PHY-3002 : Step(1729): len = 627878, overlap = 128.031
PHY-3002 : Step(1730): len = 623951, overlap = 125.25
PHY-3002 : Step(1731): len = 621992, overlap = 124.938
PHY-3002 : Step(1732): len = 619990, overlap = 130.031
PHY-3002 : Step(1733): len = 616913, overlap = 130.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000166299
PHY-3002 : Step(1734): len = 618661, overlap = 127.563
PHY-3002 : Step(1735): len = 620681, overlap = 112.406
PHY-3002 : Step(1736): len = 630508, overlap = 97.9375
PHY-3002 : Step(1737): len = 637114, overlap = 81.4688
PHY-3002 : Step(1738): len = 638237, overlap = 76.75
PHY-3002 : Step(1739): len = 639367, overlap = 91.0313
PHY-3002 : Step(1740): len = 641480, overlap = 87.25
PHY-3002 : Step(1741): len = 644046, overlap = 82.7188
PHY-3002 : Step(1742): len = 646345, overlap = 77
PHY-3002 : Step(1743): len = 647351, overlap = 78.7813
PHY-3002 : Step(1744): len = 649044, overlap = 79.625
PHY-3002 : Step(1745): len = 651158, overlap = 65.75
PHY-3002 : Step(1746): len = 653165, overlap = 75.5
PHY-3002 : Step(1747): len = 653813, overlap = 72.0313
PHY-3002 : Step(1748): len = 653683, overlap = 68.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000308303
PHY-3002 : Step(1749): len = 654952, overlap = 72.3438
PHY-3002 : Step(1750): len = 660109, overlap = 55.625
PHY-3002 : Step(1751): len = 667418, overlap = 53.9375
PHY-3002 : Step(1752): len = 669230, overlap = 55.2188
PHY-3002 : Step(1753): len = 669890, overlap = 56.375
PHY-3002 : Step(1754): len = 671922, overlap = 64.2188
PHY-3002 : Step(1755): len = 674103, overlap = 57.5938
PHY-3002 : Step(1756): len = 676410, overlap = 52.9063
PHY-3002 : Step(1757): len = 678240, overlap = 50.75
PHY-3002 : Step(1758): len = 679467, overlap = 54.4063
PHY-3002 : Step(1759): len = 681059, overlap = 51.7813
PHY-3002 : Step(1760): len = 683377, overlap = 53.9375
PHY-3002 : Step(1761): len = 687435, overlap = 53.2813
PHY-3002 : Step(1762): len = 688522, overlap = 57.4688
PHY-3002 : Step(1763): len = 689107, overlap = 50.125
PHY-3002 : Step(1764): len = 691276, overlap = 49.625
PHY-3002 : Step(1765): len = 693830, overlap = 52
PHY-3002 : Step(1766): len = 694664, overlap = 44.9688
PHY-3002 : Step(1767): len = 694711, overlap = 49.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000524706
PHY-3002 : Step(1768): len = 695450, overlap = 44.8125
PHY-3002 : Step(1769): len = 699428, overlap = 42.375
PHY-3002 : Step(1770): len = 706884, overlap = 42.2813
PHY-3002 : Step(1771): len = 707389, overlap = 35.3438
PHY-3002 : Step(1772): len = 707852, overlap = 46.25
PHY-3002 : Step(1773): len = 709654, overlap = 43.2813
PHY-3002 : Step(1774): len = 712380, overlap = 43.2813
PHY-3002 : Step(1775): len = 713720, overlap = 42.9688
PHY-3002 : Step(1776): len = 714458, overlap = 36.125
PHY-3002 : Step(1777): len = 715991, overlap = 36.0313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020427s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (153.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.54798e+06, over cnt = 1397(3%), over = 1951, worst = 8
PHY-1002 : len = 1.5538e+06, over cnt = 1108(3%), over = 1461, worst = 8
PHY-1002 : len = 1.55998e+06, over cnt = 845(2%), over = 1118, worst = 8
PHY-1002 : len = 1.5711e+06, over cnt = 536(1%), over = 712, worst = 8
PHY-1002 : len = 1.57629e+06, over cnt = 378(1%), over = 514, worst = 8
PHY-1001 : End global iterations;  1.256598s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (152.9%)

PHY-1001 : Congestion index: top1 = 89.38, top5 = 79.38, top10 = 73.75, top15 = 66.88.
PHY-3001 : End congestion estimation;  1.828543s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (136.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.492945s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.21606e-05
PHY-3002 : Step(1778): len = 679189, overlap = 32.6875
PHY-3002 : Step(1779): len = 639539, overlap = 56.4375
PHY-3002 : Step(1780): len = 613887, overlap = 70.1563
PHY-3002 : Step(1781): len = 587042, overlap = 85.5313
PHY-3002 : Step(1782): len = 552880, overlap = 111.406
PHY-3002 : Step(1783): len = 518272, overlap = 132.438
PHY-3002 : Step(1784): len = 496486, overlap = 147.438
PHY-3002 : Step(1785): len = 473863, overlap = 161.125
PHY-3002 : Step(1786): len = 455557, overlap = 170.5
PHY-3002 : Step(1787): len = 441269, overlap = 174.906
PHY-3002 : Step(1788): len = 429320, overlap = 170.188
PHY-3002 : Step(1789): len = 421318, overlap = 166.313
PHY-3002 : Step(1790): len = 415896, overlap = 162.094
PHY-3002 : Step(1791): len = 411621, overlap = 157.156
PHY-3002 : Step(1792): len = 410333, overlap = 153.906
PHY-3002 : Step(1793): len = 408793, overlap = 150.969
PHY-3002 : Step(1794): len = 408115, overlap = 147.125
PHY-3002 : Step(1795): len = 406872, overlap = 141.719
PHY-3002 : Step(1796): len = 405503, overlap = 133.625
PHY-3002 : Step(1797): len = 404316, overlap = 129.25
PHY-3002 : Step(1798): len = 403564, overlap = 128
PHY-3002 : Step(1799): len = 402788, overlap = 127.313
PHY-3002 : Step(1800): len = 401158, overlap = 126.875
PHY-3002 : Step(1801): len = 399431, overlap = 123.938
PHY-3002 : Step(1802): len = 396267, overlap = 126.25
PHY-3002 : Step(1803): len = 394299, overlap = 123.625
PHY-3002 : Step(1804): len = 391801, overlap = 123.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.43212e-05
PHY-3002 : Step(1805): len = 405043, overlap = 101.219
PHY-3002 : Step(1806): len = 424591, overlap = 76.8125
PHY-3002 : Step(1807): len = 421794, overlap = 77.0313
PHY-3002 : Step(1808): len = 420922, overlap = 76.4063
PHY-3002 : Step(1809): len = 420560, overlap = 75.8125
PHY-3002 : Step(1810): len = 421432, overlap = 77.7188
PHY-3002 : Step(1811): len = 422389, overlap = 78.9688
PHY-3002 : Step(1812): len = 425248, overlap = 77.6875
PHY-3002 : Step(1813): len = 426089, overlap = 79.2188
PHY-3002 : Step(1814): len = 427099, overlap = 77.0625
PHY-3002 : Step(1815): len = 427869, overlap = 75.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000168642
PHY-3002 : Step(1816): len = 444394, overlap = 56.2188
PHY-3002 : Step(1817): len = 463949, overlap = 38
PHY-3002 : Step(1818): len = 466256, overlap = 32.5
PHY-3002 : Step(1819): len = 469638, overlap = 30.625
PHY-3002 : Step(1820): len = 472295, overlap = 28.8125
PHY-3002 : Step(1821): len = 476943, overlap = 27.4688
PHY-3002 : Step(1822): len = 477001, overlap = 25.375
PHY-3002 : Step(1823): len = 477951, overlap = 23.9688
PHY-3002 : Step(1824): len = 477974, overlap = 23.1875
PHY-3002 : Step(1825): len = 478779, overlap = 23.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000337285
PHY-3002 : Step(1826): len = 493940, overlap = 18.5625
PHY-3002 : Step(1827): len = 507466, overlap = 14.0938
PHY-3002 : Step(1828): len = 520087, overlap = 12.6563
PHY-3002 : Step(1829): len = 524046, overlap = 14.1875
PHY-3002 : Step(1830): len = 527830, overlap = 13.75
PHY-3002 : Step(1831): len = 530071, overlap = 13.1875
PHY-3002 : Step(1832): len = 532175, overlap = 12.25
PHY-3002 : Step(1833): len = 534213, overlap = 10.5
PHY-3002 : Step(1834): len = 533220, overlap = 9.9375
PHY-3002 : Step(1835): len = 531936, overlap = 10.2813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00067457
PHY-3002 : Step(1836): len = 544198, overlap = 6.59375
PHY-3002 : Step(1837): len = 553757, overlap = 2.53125
PHY-3002 : Step(1838): len = 562116, overlap = 1.625
PHY-3002 : Step(1839): len = 567999, overlap = 1.8125
PHY-3002 : Step(1840): len = 571218, overlap = 0.4375
PHY-3002 : Step(1841): len = 571941, overlap = 0.9375
PHY-3002 : Step(1842): len = 571467, overlap = 1.25
PHY-3002 : Step(1843): len = 570815, overlap = 1.75
PHY-3002 : Step(1844): len = 570663, overlap = 2
PHY-3002 : Step(1845): len = 570529, overlap = 1.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00134914
PHY-3002 : Step(1846): len = 579814, overlap = 2.21875
PHY-3002 : Step(1847): len = 586225, overlap = 1.5625
PHY-3002 : Step(1848): len = 591466, overlap = 1.0625
PHY-3002 : Step(1849): len = 596145, overlap = 1.8125
PHY-3002 : Step(1850): len = 598721, overlap = 1.6875
PHY-3002 : Step(1851): len = 597254, overlap = 1
PHY-3002 : Step(1852): len = 597405, overlap = 1.0625
PHY-3002 : Step(1853): len = 597246, overlap = 1.78125
PHY-3002 : Step(1854): len = 596083, overlap = 2.53125
PHY-3002 : Step(1855): len = 594628, overlap = 2.78125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00255512
PHY-3002 : Step(1856): len = 600673, overlap = 2.6875
PHY-3002 : Step(1857): len = 604661, overlap = 2
PHY-3002 : Step(1858): len = 607885, overlap = 2.65625
PHY-3002 : Step(1859): len = 608308, overlap = 2.03125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00511024
PHY-3002 : Step(1860): len = 612552, overlap = 1.65625
PHY-3002 : Step(1861): len = 618385, overlap = 0.5625
PHY-3002 : Step(1862): len = 622647, overlap = 0.125
PHY-3002 : Step(1863): len = 623054, overlap = 0.0625
PHY-3002 : Step(1864): len = 623240, overlap = 0
PHY-3002 : Step(1865): len = 623550, overlap = 0
PHY-3002 : Step(1866): len = 624790, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48598e+06, over cnt = 539(1%), over = 714, worst = 4
PHY-1002 : len = 1.4901e+06, over cnt = 289(0%), over = 360, worst = 3
PHY-1002 : len = 1.4912e+06, over cnt = 160(0%), over = 201, worst = 3
PHY-1002 : len = 1.4887e+06, over cnt = 104(0%), over = 132, worst = 3
PHY-1002 : len = 1.48863e+06, over cnt = 92(0%), over = 116, worst = 3
PHY-1001 : End global iterations;  1.081466s wall, 1.859375s user + 0.125000s system = 1.984375s CPU (183.5%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.771108s wall, 2.687500s user + 0.265625s system = 2.953125s CPU (166.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.507441s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (107.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0010227
PHY-3002 : Step(1867): len = 614771, overlap = 14.625
PHY-3002 : Step(1868): len = 600137, overlap = 9.46875
PHY-3002 : Step(1869): len = 586358, overlap = 8.25
PHY-3002 : Step(1870): len = 574822, overlap = 10.0625
PHY-3002 : Step(1871): len = 565803, overlap = 7.09375
PHY-3002 : Step(1872): len = 558272, overlap = 8.21875
PHY-3002 : Step(1873): len = 552463, overlap = 5.34375
PHY-3002 : Step(1874): len = 546412, overlap = 9.71875
PHY-3002 : Step(1875): len = 541176, overlap = 9.1875
PHY-3002 : Step(1876): len = 536639, overlap = 10.3125
PHY-3002 : Step(1877): len = 531833, overlap = 9.75
PHY-3002 : Step(1878): len = 527782, overlap = 9.96875
PHY-3002 : Step(1879): len = 524121, overlap = 9.9375
PHY-3002 : Step(1880): len = 520885, overlap = 12.8438
PHY-3002 : Step(1881): len = 517714, overlap = 13.4375
PHY-3002 : Step(1882): len = 516224, overlap = 11.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0020454
PHY-3002 : Step(1883): len = 523402, overlap = 10.6563
PHY-3002 : Step(1884): len = 528777, overlap = 6.46875
PHY-3002 : Step(1885): len = 532709, overlap = 6.3125
PHY-3002 : Step(1886): len = 538362, overlap = 4.53125
PHY-3002 : Step(1887): len = 540047, overlap = 4.5625
PHY-3002 : Step(1888): len = 541414, overlap = 4.46875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00409081
PHY-3002 : Step(1889): len = 546293, overlap = 3.34375
PHY-3002 : Step(1890): len = 553360, overlap = 3.90625
PHY-3002 : Step(1891): len = 556309, overlap = 4.28125
PHY-3002 : Step(1892): len = 559859, overlap = 3.75
PHY-3002 : Step(1893): len = 561653, overlap = 3.96875
PHY-3002 : Step(1894): len = 563451, overlap = 4.09375
PHY-3002 : Step(1895): len = 565305, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00771938
PHY-3002 : Step(1896): len = 566850, overlap = 3.28125
PHY-3002 : Step(1897): len = 569597, overlap = 2.84375
PHY-3002 : Step(1898): len = 573344, overlap = 2.8125
PHY-3002 : Step(1899): len = 574653, overlap = 2.9375
PHY-3002 : Step(1900): len = 576657, overlap = 3.21875
PHY-3002 : Step(1901): len = 579805, overlap = 3.125
PHY-3002 : Step(1902): len = 581732, overlap = 3.25
PHY-3002 : Step(1903): len = 582602, overlap = 3.34375
PHY-3002 : Step(1904): len = 583422, overlap = 3.21875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0142789
PHY-3002 : Step(1905): len = 584179, overlap = 2.90625
PHY-3002 : Step(1906): len = 586393, overlap = 2.4375
PHY-3002 : Step(1907): len = 589809, overlap = 2.25
PHY-3002 : Step(1908): len = 590676, overlap = 2.03125
PHY-3002 : Step(1909): len = 591236, overlap = 1.96875
PHY-3002 : Step(1910): len = 592739, overlap = 1.65625
PHY-3002 : Step(1911): len = 593700, overlap = 1.59375
PHY-3002 : Step(1912): len = 594345, overlap = 1.59375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0231033
PHY-3002 : Step(1913): len = 595080, overlap = 1.59375
PHY-3002 : Step(1914): len = 596452, overlap = 1.65625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 81.66 peak overflow 1.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43083e+06, over cnt = 394(1%), over = 489, worst = 4
PHY-1002 : len = 1.43266e+06, over cnt = 218(0%), over = 256, worst = 3
PHY-1002 : len = 1.43257e+06, over cnt = 157(0%), over = 189, worst = 3
PHY-1002 : len = 1.43194e+06, over cnt = 123(0%), over = 152, worst = 3
PHY-1002 : len = 1.43042e+06, over cnt = 85(0%), over = 106, worst = 3
PHY-1001 : End global iterations;  1.029022s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (171.6%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 50.00, top10 = 46.88, top15 = 43.13.
PHY-1001 : End incremental global routing;  1.635365s wall, 2.359375s user + 0.109375s system = 2.468750s CPU (151.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.489281s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.0%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7693 has valid locations, 155 needs to be replaced
PHY-3001 : design contains 7920 instances, 5938 luts, 1721 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 615249
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3627e+06, over cnt = 440(1%), over = 535, worst = 3
PHY-1002 : len = 1.36496e+06, over cnt = 237(0%), over = 273, worst = 3
PHY-1002 : len = 1.36421e+06, over cnt = 149(0%), over = 176, worst = 3
PHY-1002 : len = 1.3627e+06, over cnt = 92(0%), over = 111, worst = 3
PHY-1002 : len = 1.36166e+06, over cnt = 71(0%), over = 89, worst = 3
PHY-1001 : End global iterations;  1.000426s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (160.9%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.63, top10 = 46.25, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.374080s wall, 3.093750s user + 0.093750s system = 3.187500s CPU (134.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.499490s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1915): len = 614211, overlap = 0
PHY-3002 : Step(1916): len = 614211, overlap = 0
PHY-3002 : Step(1917): len = 613761, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36325e+06, over cnt = 103(0%), over = 120, worst = 3
PHY-1002 : len = 1.36338e+06, over cnt = 87(0%), over = 104, worst = 3
PHY-1002 : len = 1.36318e+06, over cnt = 66(0%), over = 81, worst = 3
PHY-1002 : len = 1.36298e+06, over cnt = 62(0%), over = 77, worst = 3
PHY-1002 : len = 1.36298e+06, over cnt = 61(0%), over = 76, worst = 3
PHY-1001 : End global iterations;  0.619083s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (108.5%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 46.88, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.174895s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (103.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.525678s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (107.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00809955
PHY-3002 : Step(1918): len = 613580, overlap = 1.65625
PHY-3002 : Step(1919): len = 613580, overlap = 1.65625
PHY-3001 : Final: Len = 613580, Over = 1.65625
PHY-3001 : End incremental placement;  4.914071s wall, 5.843750s user + 0.218750s system = 6.062500s CPU (123.4%)

OPT-1001 : End high-fanout net optimization;  7.687581s wall, 9.343750s user + 0.359375s system = 9.703125s CPU (126.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36497e+06, over cnt = 434(1%), over = 527, worst = 3
PHY-1002 : len = 1.3663e+06, over cnt = 253(0%), over = 291, worst = 3
PHY-1002 : len = 1.36637e+06, over cnt = 160(0%), over = 188, worst = 3
PHY-1002 : len = 1.36426e+06, over cnt = 90(0%), over = 110, worst = 3
PHY-1002 : len = 1.36309e+06, over cnt = 56(0%), over = 73, worst = 3
PHY-1001 : End global iterations;  1.068756s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (163.7%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 46.25, top15 = 42.50.
OPT-1001 : End congestion update;  1.699663s wall, 2.343750s user + 0.078125s system = 2.421875s CPU (142.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.453909s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (110.2%)

OPT-1001 : Start: WNS 1427 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2139 TNS 0 NUM_FEPS 0 with 9 cells processed and 3816 slack improved
OPT-1001 : Iter 2: improved WNS 2461 TNS 0 NUM_FEPS 0 with 23 cells processed and 9482 slack improved
OPT-1001 : Iter 3: improved WNS 2800 TNS 0 NUM_FEPS 0 with 18 cells processed and 7532 slack improved
OPT-1001 : Iter 4: improved WNS 3020 TNS 0 NUM_FEPS 0 with 22 cells processed and 9650 slack improved
OPT-1001 : End global optimization;  3.197991s wall, 3.875000s user + 0.109375s system = 3.984375s CPU (124.6%)

OPT-1001 : End physical optimization;  10.894371s wall, 13.218750s user + 0.468750s system = 13.687500s CPU (125.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5938 LUT to BLE ...
SYN-4008 : Packed 5938 LUT and 696 SEQ to BLE.
SYN-4003 : Packing 1025 remaining SEQ's ...
SYN-4005 : Packed 985 SEQ with LUT/SLICE
SYN-4006 : 4261 single LUT's are left
SYN-4006 : 40 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5978/6242 primitive instances ...
PHY-3001 : End packing;  1.171139s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (101.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3738 instances
RUN-1001 : 1812 mslices, 1812 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7886 nets
RUN-1001 : 3170 nets have 2 pins
RUN-1001 : 3322 nets have [3 - 5] pins
RUN-1001 : 810 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3736 instances, 3624 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 637751, Over = 29.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41571e+06, over cnt = 344(0%), over = 410, worst = 3
PHY-1002 : len = 1.41675e+06, over cnt = 223(0%), over = 261, worst = 3
PHY-1002 : len = 1.41619e+06, over cnt = 147(0%), over = 166, worst = 3
PHY-1002 : len = 1.41513e+06, over cnt = 102(0%), over = 117, worst = 3
PHY-1002 : len = 1.41454e+06, over cnt = 78(0%), over = 90, worst = 3
PHY-1001 : End global iterations;  1.268926s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (162.5%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 52.50, top10 = 46.88, top15 = 43.13.
PHY-3001 : End congestion estimation;  3.201952s wall, 4.015625s user + 0.031250s system = 4.046875s CPU (126.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.572444s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000211859
PHY-3002 : Step(1920): len = 617647, overlap = 34.75
PHY-3002 : Step(1921): len = 605746, overlap = 39.5
PHY-3002 : Step(1922): len = 597875, overlap = 39.75
PHY-3002 : Step(1923): len = 589594, overlap = 46
PHY-3002 : Step(1924): len = 583557, overlap = 50
PHY-3002 : Step(1925): len = 577183, overlap = 54.75
PHY-3002 : Step(1926): len = 571721, overlap = 62
PHY-3002 : Step(1927): len = 564694, overlap = 67
PHY-3002 : Step(1928): len = 561273, overlap = 69.5
PHY-3002 : Step(1929): len = 555902, overlap = 71.25
PHY-3002 : Step(1930): len = 552191, overlap = 68.5
PHY-3002 : Step(1931): len = 549626, overlap = 69.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000423719
PHY-3002 : Step(1932): len = 565747, overlap = 53.75
PHY-3002 : Step(1933): len = 568895, overlap = 58
PHY-3002 : Step(1934): len = 572427, overlap = 55.25
PHY-3002 : Step(1935): len = 578257, overlap = 54
PHY-3002 : Step(1936): len = 582319, overlap = 52
PHY-3002 : Step(1937): len = 585305, overlap = 48.25
PHY-3002 : Step(1938): len = 588225, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000847437
PHY-3002 : Step(1939): len = 599495, overlap = 38.25
PHY-3002 : Step(1940): len = 602757, overlap = 34.25
PHY-3002 : Step(1941): len = 606712, overlap = 36.5
PHY-3002 : Step(1942): len = 611820, overlap = 30.5
PHY-3002 : Step(1943): len = 615822, overlap = 29.75
PHY-3002 : Step(1944): len = 618347, overlap = 28.25
PHY-3002 : Step(1945): len = 622010, overlap = 26.75
PHY-3002 : Step(1946): len = 624073, overlap = 26
PHY-3002 : Step(1947): len = 625927, overlap = 26.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00164559
PHY-3002 : Step(1948): len = 631927, overlap = 22.25
PHY-3002 : Step(1949): len = 634829, overlap = 23.75
PHY-3002 : Step(1950): len = 637878, overlap = 21.5
PHY-3002 : Step(1951): len = 641383, overlap = 22.25
PHY-3002 : Step(1952): len = 643922, overlap = 21.25
PHY-3002 : Step(1953): len = 645766, overlap = 19.25
PHY-3002 : Step(1954): len = 648671, overlap = 19.5
PHY-3002 : Step(1955): len = 649676, overlap = 19.25
PHY-3002 : Step(1956): len = 650535, overlap = 18.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00315134
PHY-3002 : Step(1957): len = 655246, overlap = 17.75
PHY-3002 : Step(1958): len = 657346, overlap = 15.5
PHY-3002 : Step(1959): len = 659571, overlap = 13.25
PHY-3002 : Step(1960): len = 661750, overlap = 11.75
PHY-3002 : Step(1961): len = 663685, overlap = 11.75
PHY-3002 : Step(1962): len = 664818, overlap = 11.25
PHY-3002 : Step(1963): len = 666026, overlap = 12.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00545201
PHY-3002 : Step(1964): len = 668227, overlap = 12.5
PHY-3002 : Step(1965): len = 670266, overlap = 12
PHY-3002 : Step(1966): len = 672166, overlap = 11.25
PHY-3002 : Step(1967): len = 673361, overlap = 11.25
PHY-3002 : Step(1968): len = 674651, overlap = 11
PHY-3002 : Step(1969): len = 675866, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.651160s wall, 1.796875s user + 1.406250s system = 3.203125s CPU (194.0%)

PHY-3001 : Trial Legalized: Len = 689957
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.54648e+06, over cnt = 319(0%), over = 368, worst = 4
PHY-1002 : len = 1.54742e+06, over cnt = 216(0%), over = 238, worst = 3
PHY-1002 : len = 1.54743e+06, over cnt = 137(0%), over = 150, worst = 3
PHY-1002 : len = 1.54581e+06, over cnt = 90(0%), over = 98, worst = 3
PHY-1002 : len = 1.54118e+06, over cnt = 53(0%), over = 56, worst = 3
PHY-1001 : End global iterations;  1.075560s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (145.3%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 56.88, top10 = 50.00, top15 = 45.00.
PHY-3001 : End congestion estimation;  1.754942s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (129.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.514732s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000506773
PHY-3002 : Step(1970): len = 662500, overlap = 9
PHY-3002 : Step(1971): len = 651367, overlap = 11.25
PHY-3002 : Step(1972): len = 641043, overlap = 14.75
PHY-3002 : Step(1973): len = 634245, overlap = 19.5
PHY-3002 : Step(1974): len = 628445, overlap = 25.25
PHY-3002 : Step(1975): len = 624798, overlap = 24.5
PHY-3002 : Step(1976): len = 620792, overlap = 24
PHY-3002 : Step(1977): len = 616099, overlap = 28.25
PHY-3002 : Step(1978): len = 613838, overlap = 32
PHY-3002 : Step(1979): len = 612410, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027435s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.9%)

PHY-3001 : Legalized: Len = 621408, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020290s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (231.0%)

PHY-3001 : 7 instances has been re-located, deltaX = 2, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 621570, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4089e+06, over cnt = 406(1%), over = 467, worst = 3
PHY-1002 : len = 1.41012e+06, over cnt = 263(0%), over = 294, worst = 3
PHY-1002 : len = 1.4075e+06, over cnt = 142(0%), over = 161, worst = 3
PHY-1002 : len = 1.40454e+06, over cnt = 96(0%), over = 109, worst = 3
PHY-1002 : len = 1.40358e+06, over cnt = 72(0%), over = 81, worst = 3
PHY-1001 : End global iterations;  1.008738s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (170.4%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 57.50, top10 = 51.25, top15 = 46.88.
PHY-1001 : End incremental global routing;  1.658632s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (143.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.501099s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (99.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.170025s wall, 3.859375s user + 0.062500s system = 3.921875s CPU (123.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4089e+06, over cnt = 406(1%), over = 467, worst = 3
PHY-1002 : len = 1.41012e+06, over cnt = 263(0%), over = 294, worst = 3
PHY-1002 : len = 1.4075e+06, over cnt = 142(0%), over = 161, worst = 3
PHY-1002 : len = 1.40454e+06, over cnt = 96(0%), over = 109, worst = 3
PHY-1002 : len = 1.40358e+06, over cnt = 72(0%), over = 81, worst = 3
PHY-1001 : End global iterations;  0.993034s wall, 1.531250s user + 0.062500s system = 1.593750s CPU (160.5%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 57.50, top10 = 51.25, top15 = 46.88.
OPT-1001 : End congestion update;  1.626597s wall, 2.187500s user + 0.062500s system = 2.250000s CPU (138.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.427196s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.4%)

OPT-1001 : Start: WNS 1928 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3664 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3736 instances, 3624 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 624920, Over = 0
PHY-3001 : End spreading;  0.018711s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.5%)

PHY-3001 : Final: Len = 624920, Over = 0
PHY-3001 : End incremental legalization;  0.190054s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (131.5%)

OPT-1001 : Iter 1: improved WNS 2511 TNS 0 NUM_FEPS 0 with 14 cells processed and 1632 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3664 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3736 instances, 3624 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 630278, Over = 0
PHY-3001 : End spreading;  0.018964s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (164.8%)

PHY-3001 : Final: Len = 630278, Over = 0
PHY-3001 : End incremental legalization;  0.182054s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (120.2%)

OPT-1001 : Iter 2: improved WNS 2718 TNS 0 NUM_FEPS 0 with 18 cells processed and 2644 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3664 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3736 instances, 3624 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 631736, Over = 0
PHY-3001 : End spreading;  0.017880s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.4%)

PHY-3001 : Final: Len = 631736, Over = 0
PHY-3001 : End incremental legalization;  0.204230s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (160.7%)

OPT-1001 : Iter 3: improved WNS 2950 TNS 0 NUM_FEPS 0 with 9 cells processed and 2462 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3664 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3736 instances, 3624 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633178, Over = 0
PHY-3001 : End spreading;  0.017837s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (175.2%)

PHY-3001 : Final: Len = 633178, Over = 0
PHY-3001 : End incremental legalization;  0.188075s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.7%)

OPT-1001 : Iter 4: improved WNS 3174 TNS 0 NUM_FEPS 0 with 4 cells processed and 1159 slack improved
OPT-1001 : End path based optimization;  21.414328s wall, 23.093750s user + 0.500000s system = 23.593750s CPU (110.2%)

OPT-1001 : End physical optimization;  24.588672s wall, 26.953125s user + 0.562500s system = 27.515625s CPU (111.9%)

RUN-1003 : finish command "place" in  66.306060s wall, 111.187500s user + 8.953125s system = 120.140625s CPU (181.2%)

RUN-1004 : used memory is 1333 MB, reserved memory is 1425 MB, peak memory is 1909 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6872   out of  19600   35.06%
#reg                     1721   out of  19600    8.78%
#le                      6912
  #lut only              5191   out of   6912   75.10%
  #reg only                40   out of   6912    0.58%
  #lut&reg               1681   out of   6912   24.32%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        M10        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        N12        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        P12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        N11        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6912  |6735   |137    |1732   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3738 instances
RUN-1001 : 1812 mslices, 1812 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7886 nets
RUN-1001 : 3170 nets have 2 pins
RUN-1001 : 3322 nets have [3 - 5] pins
RUN-1001 : 810 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 270 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4273e+06, over cnt = 421(1%), over = 484, worst = 2
PHY-1002 : len = 1.42843e+06, over cnt = 272(0%), over = 306, worst = 2
PHY-1002 : len = 1.42405e+06, over cnt = 158(0%), over = 179, worst = 2
PHY-1002 : len = 1.41673e+06, over cnt = 43(0%), over = 51, worst = 2
PHY-1002 : len = 1.39526e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.060347s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (159.1%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 57.50, top10 = 51.88, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 13 out of 7886 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 750 to 21
PHY-1001 : End pin swap;  0.396024s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.6%)

PHY-1001 : End global routing;  4.635441s wall, 5.265625s user + 0.000000s system = 5.265625s CPU (113.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 97912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.156526s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 118320, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.551636s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (102.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 118216, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009889s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 118216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.006119s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.1717e+06, over cnt = 875(0%), over = 881, worst = 2
PHY-1001 : End Routed; 30.369649s wall, 48.968750s user + 0.578125s system = 49.546875s CPU (163.1%)

PHY-1001 : Update timing.....
PHY-1001 : 2451/7654(32%) critical/total net(s), WNS -4.350ns, TNS -1133.961ns, False end point 652.
PHY-1001 : End update timing;  2.157902s wall, 2.203125s user + 0.109375s system = 2.312500s CPU (107.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.18026e+06, over cnt = 289(0%), over = 289, worst = 1
PHY-1001 : End DR Iter 1; 2.255781s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (128.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.18268e+06, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End DR Iter 2; 1.010466s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (109.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.18352e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 3; 0.325680s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (110.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.18374e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.129411s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.18382e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.107965s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.18382e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.128202s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.18382e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.182791s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.18381e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.165837s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.18382e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.18382e+06
PHY-1001 : End LB Iter 2; 0.184458s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (118.6%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  42.479754s wall, 61.890625s user + 0.859375s system = 62.750000s CPU (147.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  47.550453s wall, 67.609375s user + 0.859375s system = 68.468750s CPU (144.0%)

RUN-1004 : used memory is 1413 MB, reserved memory is 1501 MB, peak memory is 1909 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6872   out of  19600   35.06%
#reg                     1721   out of  19600    8.78%
#le                      6912
  #lut only              5191   out of   6912   75.10%
  #reg only                40   out of   6912    0.58%
  #lut&reg               1681   out of   6912   24.32%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT        M10        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT        M12        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R16        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        P13        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        N12        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        P12        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        N11        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         L5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6912  |6735   |137    |1732   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3101  
    #2         2       2078  
    #3         3       801   
    #4         4       443   
    #5        5-10     862   
    #6       11-50     510   
    #7       51-100     15   
  Average     3.77           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.296365s wall, 3.109375s user + 0.234375s system = 3.343750s CPU (101.4%)

RUN-1004 : used memory is 1414 MB, reserved memory is 1501 MB, peak memory is 1909 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 38881, tnet num: 7840, tinst num: 3737, tnode num: 43845, tedge num: 65589.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.238566s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (102.2%)

RUN-1004 : used memory is 1414 MB, reserved memory is 1500 MB, peak memory is 1909 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.394267s wall, 2.468750s user + 0.062500s system = 2.531250s CPU (105.7%)

RUN-1004 : used memory is 1750 MB, reserved memory is 1834 MB, peak memory is 1909 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3739
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7886, pip num: 94741
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2989 valid insts, and 251284 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  13.676066s wall, 93.718750s user + 0.453125s system = 94.171875s CPU (688.6%)

RUN-1004 : used memory is 1836 MB, reserved memory is 1923 MB, peak memory is 1952 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.596258s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (99.8%)

RUN-1004 : used memory is 1909 MB, reserved memory is 1994 MB, peak memory is 1952 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.088092s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 1940 MB, reserved memory is 2026 MB, peak memory is 1952 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.166631s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (21.3%)

RUN-1004 : used memory is 1898 MB, reserved memory is 1984 MB, peak memory is 1952 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-8007 ERROR: non-net port 'IO' cannot be of mode inout in ../rtl/GPIO_IO.v(15)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/GPIO_IO.v(1)
HDL-1007 : Verilog file '../rtl/GPIO_IO.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.614787s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (99.7%)

RUN-1004 : used memory is 1666 MB, reserved memory is 2034 MB, peak memory is 1952 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.210299s wall, 0.203125s user + 0.093750s system = 0.296875s CPU (4.1%)

RUN-1004 : used memory is 1678 MB, reserved memory is 2048 MB, peak memory is 1952 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.315188s wall, 1.890625s user + 0.171875s system = 2.062500s CPU (22.1%)

RUN-1004 : used memory is 1636 MB, reserved memory is 2005 MB, peak memory is 1952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.441366s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (100.8%)

RUN-1004 : used memory is 1664 MB, reserved memory is 2039 MB, peak memory is 1952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.188119s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (5.0%)

RUN-1004 : used memory is 1672 MB, reserved memory is 2048 MB, peak memory is 1952 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.114970s wall, 1.796875s user + 0.140625s system = 1.937500s CPU (21.3%)

RUN-1004 : used memory is 1630 MB, reserved memory is 2006 MB, peak memory is 1952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.453615s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (104.3%)

RUN-1004 : used memory is 1664 MB, reserved memory is 2040 MB, peak memory is 1952 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.176284s wall, 0.234375s user + 0.109375s system = 0.343750s CPU (4.8%)

RUN-1004 : used memory is 1673 MB, reserved memory is 2050 MB, peak memory is 1952 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.172994s wall, 1.875000s user + 0.187500s system = 2.062500s CPU (22.5%)

RUN-1004 : used memory is 1631 MB, reserved memory is 2007 MB, peak memory is 1952 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-8007 ERROR: concurrent assignment to a non-net 'HRDATA' is not permitted in ../rtl/GPIO_IO.v(79)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/GPIO_IO.v(1)
HDL-1007 : Verilog file '../rtl/GPIO_IO.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'data' is already implicitly declared on line 94 in ../rtl/CortexM0_SoC.v(134)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 191 in ../rtl/CortexM0_SoC.v(214)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../rtl/out/AND.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file key_16.v
HDL-1007 : analyze verilog file ../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../lcd/WriteCtrl.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: port 'HRDATA' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(973)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module bzmusic_ctrl in ../rtl/out/bzmusic_ctrl.v(1)
HDL-1007 : elaborate module addr_cnt in ../rtl/out/addr_cnt.v(2)
HDL-1007 : elaborate module BlockROM1(ADDR_WIDTH=8) in ../rtl/out/BlockROM1.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM1.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : elaborate module BlockROM2(ADDR_WIDTH=8) in ../rtl/out/BlockROM2.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM2.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(118)
HDL-1007 : elaborate module BlockROM3(ADDR_WIDTH=8) in ../rtl/out/BlockROM3.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../rtl/out/BlockROM3.v(10)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 8 for port 'addr_i' in ../rtl/CortexM0_SoC.v(129)
HDL-1007 : elaborate module AND in ../rtl/out/AND.v(23)
HDL-1007 : elaborate module tune_decoder in ../rtl/out/tune_decoder.v(1)
HDL-1007 : elaborate module tune_pwm in ../rtl/out/tune_pwm.v(1)
HDL-1007 : elaborate module beat_decoder in ../rtl/out/beat_decoder.v(1)
HDL-1007 : elaborate module beat_cnt in ../rtl/out/beat_cnt.v(1)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(702)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(759)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_PAJ_IIC in AHBlite_PAJ_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1007 : elaborate module AHBlite_LCD in ../lcd/AHBlite_LCD.v(1)
HDL-5007 WARNING: using initial value of 'led_test_reg' since it is never assigned in ../lcd/AHBlite_LCD.v(36)
HDL-1007 : elaborate module LCD_INI in ../lcd/LCD_INI.v(1)
HDL-1007 : elaborate module WriteCtrl in ../lcd/WriteCtrl.v(1)
HDL-1007 : elaborate module AddrIni in ../lcd/AddrIni.v(1)
HDL-1007 : elaborate module BlockROM16 in ../lcd/BlockROM16.v(1)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM16.v(10)
HDL-1007 : elaborate module BlockROM9 in ../lcd/BlockROM9.v(1)
HDL-5007 WARNING: entry size 4 at F:/jichuangsai/week_yizhi/lcd/sign.txt:1 does not match memory width 1 in ../lcd/BlockROM9.v(13)
HDL-5007 WARNING: net 'mem' does not have a driver in ../lcd/BlockROM9.v(10)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(435)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(436)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(437)
HDL-5007 WARNING: net 'HRDATA_P10[31]' does not have a driver in ../rtl/CortexM0_SoC.v(493)
HDL-5007 WARNING: net 'HRESP_P10' does not have a driver in ../rtl/CortexM0_SoC.v(494)
HDL-5007 WARNING: net 'en' does not have a driver in ../rtl/CortexM0_SoC.v(77)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 7 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.245783s wall, 3.265625s user + 0.062500s system = 3.328125s CPU (102.5%)

RUN-1004 : used memory is 1108 MB, reserved memory is 1218 MB, peak memory is 1952 MB
RUN-1002 : start command "read_adc ../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = T15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_BL_CTR   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_CS   LOCATION = K12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[0]   LOCATION = J11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[10]   LOCATION = K11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[11]   LOCATION = P16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[12]   LOCATION = M13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[13]   LOCATION = P15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[14]   LOCATION = M15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[15]   LOCATION = L12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[1]   LOCATION = P14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[2]   LOCATION = K15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[3]   LOCATION = L16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[4]   LOCATION = J14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[5]   LOCATION = M16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[6]   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[7]   LOCATION = N16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[8]   LOCATION = L14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_DATA[9]   LOCATION = N14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RD   LOCATION = H15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RS   LOCATION = H13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_RST   LOCATION = M14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LCD_WR   LOCATION = L13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SCL   LOCATION = D8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  PAJ_IIC_SDA   LOCATION = C7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_IRQ   LOCATION = H14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en2   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  en3   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  led_test_mode   LOCATION = B15; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin key[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin key[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AND"
SYN-1012 : SanityCheck: Model "BlockROM1(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM2(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "BlockROM3(ADDR_WIDTH=8)"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "LCD_INI"
SYN-1012 : SanityCheck: Model "AddrIni"
SYN-1012 : SanityCheck: Model "BlockROM16"
SYN-1012 : SanityCheck: Model "BlockROM9"
SYN-1012 : SanityCheck: Model "WriteCtrl"
SYN-1012 : SanityCheck: Model "AHBlite_LCD"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_PAJ_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "addr_cnt"
SYN-1012 : SanityCheck: Model "beat_cnt"
SYN-1012 : SanityCheck: Model "beat_decoder"
SYN-1012 : SanityCheck: Model "bzmusic_ctrl"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "Keyboard"
SYN-1012 : SanityCheck: Model "tune_decoder"
SYN-1012 : SanityCheck: Model "tune_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark AHBlite_PAJ_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 15 instances.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 5 instances.
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AND
SYN-1011 : Flatten model BlockROM1(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM2(ADDR_WIDTH=8)
SYN-1011 : Flatten model BlockROM3(ADDR_WIDTH=8)
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model LCD_INI
SYN-1011 : Flatten model AddrIni
SYN-1011 : Flatten model BlockROM16
SYN-1011 : Flatten model BlockROM9
SYN-1011 : Flatten model WriteCtrl
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model AHBlite_LCD
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_PAJ_IIC
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model addr_cnt
SYN-1011 : Flatten model beat_cnt
SYN-1011 : Flatten model beat_decoder
SYN-1011 : Flatten model bzmusic_ctrl
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model Keyboard
SYN-1011 : Flatten model tune_decoder
SYN-1011 : Flatten model tune_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 73 instances.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(493)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P10[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[10]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[11]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[12]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[13]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[14]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[15]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[16]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[17]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[18]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[19]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[20]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[21]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[22]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[23]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[24]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[25]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[26]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[27]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[28]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[29]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[30]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[31]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[8]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(436)
SYN-5014 WARNING: the net's pin: pin "HRDATA_P6[9]" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(435)
SYN-5014 WARNING: the net's pin: pin "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P10" in ../rtl/CortexM0_SoC.v(494)
SYN-5014 WARNING: the net's pin: pin "HRESP_P10" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(437)
SYN-5014 WARNING: the net's pin: pin "HRESP_P6" in ../rtl/CortexM0_SoC.v(495)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "en" in ../rtl/CortexM0_SoC.v(77)
SYN-5014 WARNING: the net's pin: pin "i3" in ../rtl/out/bzmusic_ctrl.v(15)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24561/1943 useful/useless nets, 23176/752 useful/useless insts
SYN-1021 : Optimized 116 onehot mux instances.
SYN-1020 : Optimized 187 distributor mux.
SYN-5043 WARNING: Register "bzmusic_ctrl/state[0]" in ../rtl/out/bzmusic_ctrl.v(11) is described with both an asynchronous reset/set and an initialization value of the opposite polarity.
SYN-1016 : Merged 203 instances.
SYN-1015 : Optimize round 1, 3431 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 24311/57 useful/useless nets, 22972/351 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     bzmusic_ctrl/reg0_b2
SYN-1015 : Optimize round 2, 404 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 24307/1 useful/useless nets, 22968/0 useful/useless insts
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1016 : Merged 454 instances.
SYN-1015 : Optimize round 1, 478 better
SYN-1014 : Optimize round 2
SYN-1032 : 368/44 useful/useless nets, 204/12 useful/useless insts
SYN-1015 : Optimize round 2, 147 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21033/365 useful/useless nets, 20797/311 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3883 better
SYN-1014 : Optimize round 2
SYN-1032 : 20051/1 useful/useless nets, 19815/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20046/0 useful/useless nets, 19810/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.148788s wall, 5.156250s user + 0.234375s system = 5.390625s CPU (104.7%)

RUN-1004 : used memory is 1115 MB, reserved memory is 1225 MB, peak memory is 1952 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Gate Statistics
#Basic gates            20808
  #and                   9883
  #nand                     0
  #or                    2116
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6518
  #bufif1                   3
  #MX21                   597
  #FADD                     0
  #DFF                   1618
  #LATCH                    0
#MACRO_ADD                 24
#MACRO_EQ                 142
#MACRO_MULT                 1
#MACRO_MUX                268

Report Hierarchy Area:
+-------------------------------------------------------------+
|Instance       |Module               |gates  |seq    |macros |
+-------------------------------------------------------------+
|top            |CortexM0_SoC         |19190  |1618   |182    |
|  Interconncet |AHBlite_Interconnect |170    |11     |21     |
|  u_logic      |cortexm0ds_logic     |18465  |1300   |14     |
+-------------------------------------------------------------+

RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.224392s wall, 2.109375s user + 0.140625s system = 2.250000s CPU (101.2%)

RUN-1004 : used memory is 1119 MB, reserved memory is 1228 MB, peak memory is 1952 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 67 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "BlockROM1/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM2/ram_mem0"
SYN-2512 : LOGIC BRAM "BlockROM3/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Data/ram_mem0"
SYN-2512 : LOGIC BRAM "LCD_INI/BlockROM_Flag/ram_mem0"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 399 instances.
SYN-2501 : Optimize round 1, 1092 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 24 instances.
SYN-1032 : 23110/34 useful/useless nets, 22186/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 184 instances.
SYN-2501 : Optimize round 1, 470 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20139/68 useful/useless nets, 19815/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20573/2 useful/useless nets, 20317/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21210/4 useful/useless nets, 20954/4 useful/useless insts
SYN-1032 : 23568/177 useful/useless nets, 22644/157 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 73071, tnet num: 23585, tinst num: 22646, tnode num: 100621, tedge num: 111979.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.053817s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (100.8%)

RUN-1004 : used memory is 1183 MB, reserved memory is 1292 MB, peak memory is 1952 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 23585 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 577 (3.27), #lev = 12 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 557 (3.22), #lev = 12 (3.97)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1436 instances into 569 LUTs, name keeping = 65%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.02), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (4.12), #lev = 5 (3.18)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 41838.30 sec
SYN-3001 : Mapper mapped 302 instances into 93 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.99), #lev = 20 (8.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5227 (3.90), #lev = 18 (7.68)
SYN-3001 : Logic optimization runtime opt =   1.16 sec, map = 41838.52 sec
SYN-3001 : Mapper mapped 18818 instances into 5227 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

LUT Statistics
#Total_luts              6245
  #lut4                  4068
  #lut5                  1819
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                     6245   out of  19600   31.86%
#reg                     1606   out of  19600    8.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance       |Module               |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------------+
|top            |CortexM0_SoC         |5887   |358    |1617   |37     |3      |
|  Interconncet |AHBlite_Interconnect |93     |0      |11     |0      |0      |
|  u_logic      |cortexm0ds_logic     |5227   |173    |1299   |0      |3      |
+-----------------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8885/0 useful/useless nets, 7973/1 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 84 adder to BLE ...
SYN-4008 : Packed 84 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "AHBlite_Interconnect" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 11 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1299 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.194214s wall, 19.218750s user + 0.406250s system = 19.625000s CPU (102.2%)

RUN-1004 : used memory is 1237 MB, reserved memory is 1327 MB, peak memory is 1952 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.893790s wall, 2.750000s user + 0.187500s system = 2.937500s CPU (101.5%)

RUN-1004 : used memory is 1244 MB, reserved memory is 1334 MB, peak memory is 1952 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7753 instances
RUN-1001 : 5884 luts, 1606 seqs, 92 mslices, 57 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 8227 nets
RUN-1001 : 4207 nets have 2 pins
RUN-1001 : 2923 nets have [3 - 5] pins
RUN-1001 : 683 nets have [6 - 10] pins
RUN-1001 : 224 nets have [11 - 20] pins
RUN-1001 : 175 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7751 instances, 5884 luts, 1606 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 37602, tnet num: 8181, tinst num: 7751, tnode num: 42842, tedge num: 61017.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.990966s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85741e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7751.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1980): len = 1.62114e+06, overlap = 90
PHY-3002 : Step(1981): len = 1.43302e+06, overlap = 90
PHY-3002 : Step(1982): len = 1.33299e+06, overlap = 93.5938
PHY-3002 : Step(1983): len = 1.22987e+06, overlap = 108.438
PHY-3002 : Step(1984): len = 1.11965e+06, overlap = 117.031
PHY-3002 : Step(1985): len = 1.10212e+06, overlap = 117.406
PHY-3002 : Step(1986): len = 1.0921e+06, overlap = 118.906
PHY-3002 : Step(1987): len = 1.03421e+06, overlap = 135.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.50138e-05
PHY-3002 : Step(1988): len = 1.01955e+06, overlap = 123.156
PHY-3002 : Step(1989): len = 1.01025e+06, overlap = 121.625
PHY-3002 : Step(1990): len = 1.00118e+06, overlap = 116.75
PHY-3002 : Step(1991): len = 986977, overlap = 118.969
PHY-3002 : Step(1992): len = 979422, overlap = 120.406
PHY-3002 : Step(1993): len = 972762, overlap = 123.594
PHY-3002 : Step(1994): len = 963113, overlap = 123.438
PHY-3002 : Step(1995): len = 956604, overlap = 121.281
PHY-3002 : Step(1996): len = 950991, overlap = 112.469
PHY-3002 : Step(1997): len = 942378, overlap = 109.219
PHY-3002 : Step(1998): len = 933852, overlap = 108.125
PHY-3002 : Step(1999): len = 928782, overlap = 109.625
PHY-3002 : Step(2000): len = 921778, overlap = 104.438
PHY-3002 : Step(2001): len = 896285, overlap = 102.656
PHY-3002 : Step(2002): len = 872756, overlap = 103.438
PHY-3002 : Step(2003): len = 863530, overlap = 103.313
PHY-3002 : Step(2004): len = 860805, overlap = 101.125
PHY-3002 : Step(2005): len = 858491, overlap = 101.5
PHY-3002 : Step(2006): len = 846149, overlap = 104.406
PHY-3002 : Step(2007): len = 827298, overlap = 106.188
PHY-3002 : Step(2008): len = 822428, overlap = 102.563
PHY-3002 : Step(2009): len = 819016, overlap = 102.25
PHY-3002 : Step(2010): len = 808765, overlap = 95.3125
PHY-3002 : Step(2011): len = 803496, overlap = 94.4688
PHY-3002 : Step(2012): len = 800911, overlap = 90.3438
PHY-3002 : Step(2013): len = 795129, overlap = 97.6563
PHY-3002 : Step(2014): len = 787265, overlap = 98.8438
PHY-3002 : Step(2015): len = 782225, overlap = 99.0625
PHY-3002 : Step(2016): len = 778977, overlap = 97.5313
PHY-3002 : Step(2017): len = 772994, overlap = 95.4063
PHY-3002 : Step(2018): len = 764952, overlap = 90.0938
PHY-3002 : Step(2019): len = 760714, overlap = 90.4688
PHY-3002 : Step(2020): len = 757866, overlap = 94.9375
PHY-3002 : Step(2021): len = 751088, overlap = 99.7188
PHY-3002 : Step(2022): len = 743101, overlap = 98.125
PHY-3002 : Step(2023): len = 739268, overlap = 101
PHY-3002 : Step(2024): len = 736333, overlap = 96.3438
PHY-3002 : Step(2025): len = 729324, overlap = 97.6563
PHY-3002 : Step(2026): len = 726071, overlap = 93.8438
PHY-3002 : Step(2027): len = 722477, overlap = 94.3125
PHY-3002 : Step(2028): len = 719284, overlap = 94.1563
PHY-3002 : Step(2029): len = 713166, overlap = 96.6875
PHY-3002 : Step(2030): len = 708694, overlap = 96.875
PHY-3002 : Step(2031): len = 705693, overlap = 99.9375
PHY-3002 : Step(2032): len = 701166, overlap = 97.5938
PHY-3002 : Step(2033): len = 696461, overlap = 103.063
PHY-3002 : Step(2034): len = 693333, overlap = 103.625
PHY-3002 : Step(2035): len = 689259, overlap = 107.938
PHY-3002 : Step(2036): len = 687067, overlap = 111.406
PHY-3002 : Step(2037): len = 680664, overlap = 114.063
PHY-3002 : Step(2038): len = 675623, overlap = 117.75
PHY-3002 : Step(2039): len = 673219, overlap = 120.063
PHY-3002 : Step(2040): len = 669362, overlap = 122.813
PHY-3002 : Step(2041): len = 665290, overlap = 126.156
PHY-3002 : Step(2042): len = 663570, overlap = 124
PHY-3002 : Step(2043): len = 659223, overlap = 124.094
PHY-3002 : Step(2044): len = 656064, overlap = 127.438
PHY-3002 : Step(2045): len = 653051, overlap = 120.844
PHY-3002 : Step(2046): len = 649953, overlap = 120.031
PHY-3002 : Step(2047): len = 646929, overlap = 122.063
PHY-3002 : Step(2048): len = 642204, overlap = 124.281
PHY-3002 : Step(2049): len = 636683, overlap = 124.938
PHY-3002 : Step(2050): len = 635003, overlap = 125.844
PHY-3002 : Step(2051): len = 631477, overlap = 118.906
PHY-3002 : Step(2052): len = 628298, overlap = 125.688
PHY-3002 : Step(2053): len = 624786, overlap = 124.406
PHY-3002 : Step(2054): len = 621564, overlap = 129.375
PHY-3002 : Step(2055): len = 618749, overlap = 130.063
PHY-3002 : Step(2056): len = 615360, overlap = 125.75
PHY-3002 : Step(2057): len = 612552, overlap = 125.594
PHY-3002 : Step(2058): len = 609334, overlap = 125.313
PHY-3002 : Step(2059): len = 604680, overlap = 129.438
PHY-3002 : Step(2060): len = 602977, overlap = 129.313
PHY-3002 : Step(2061): len = 600031, overlap = 128.313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000150028
PHY-3002 : Step(2062): len = 601527, overlap = 127.875
PHY-3002 : Step(2063): len = 607669, overlap = 118.063
PHY-3002 : Step(2064): len = 616280, overlap = 102.813
PHY-3002 : Step(2065): len = 618316, overlap = 99.875
PHY-3002 : Step(2066): len = 617823, overlap = 109.344
PHY-3002 : Step(2067): len = 618637, overlap = 102.969
PHY-3002 : Step(2068): len = 619806, overlap = 110.344
PHY-3002 : Step(2069): len = 620866, overlap = 103.375
PHY-3002 : Step(2070): len = 622818, overlap = 98.3125
PHY-3002 : Step(2071): len = 625880, overlap = 89.5625
PHY-3002 : Step(2072): len = 627204, overlap = 91.5313
PHY-3002 : Step(2073): len = 628720, overlap = 92.3438
PHY-3002 : Step(2074): len = 629227, overlap = 93.6563
PHY-3002 : Step(2075): len = 630729, overlap = 88.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000261084
PHY-3002 : Step(2076): len = 632127, overlap = 90.875
PHY-3002 : Step(2077): len = 635621, overlap = 85.0313
PHY-3002 : Step(2078): len = 639212, overlap = 78.9063
PHY-3002 : Step(2079): len = 642487, overlap = 86.5313
PHY-3002 : Step(2080): len = 644948, overlap = 80.8438
PHY-3002 : Step(2081): len = 646328, overlap = 78.4375
PHY-3002 : Step(2082): len = 649282, overlap = 87.0938
PHY-3002 : Step(2083): len = 652274, overlap = 81.6563
PHY-3002 : Step(2084): len = 653923, overlap = 79.9688
PHY-3002 : Step(2085): len = 656852, overlap = 80.3438
PHY-3002 : Step(2086): len = 658347, overlap = 80.125
PHY-3002 : Step(2087): len = 659006, overlap = 82.2188
PHY-3002 : Step(2088): len = 661685, overlap = 78.0938
PHY-3002 : Step(2089): len = 670848, overlap = 64.5625
PHY-3002 : Step(2090): len = 671810, overlap = 62.2813
PHY-3002 : Step(2091): len = 671962, overlap = 57.5938
PHY-3002 : Step(2092): len = 671937, overlap = 68.3438
PHY-3002 : Step(2093): len = 672210, overlap = 72.625
PHY-3002 : Step(2094): len = 672527, overlap = 72.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000422537
PHY-3002 : Step(2095): len = 673913, overlap = 70.1875
PHY-3002 : Step(2096): len = 678562, overlap = 54
PHY-3002 : Step(2097): len = 684166, overlap = 53.8438
PHY-3002 : Step(2098): len = 685594, overlap = 51.5
PHY-3002 : Step(2099): len = 686631, overlap = 60.3125
PHY-3002 : Step(2100): len = 688500, overlap = 65.0938
PHY-3002 : Step(2101): len = 689857, overlap = 64.6875
PHY-3002 : Step(2102): len = 692424, overlap = 57.7813
PHY-3002 : Step(2103): len = 694035, overlap = 46.3125
PHY-3002 : Step(2104): len = 696243, overlap = 62.125
PHY-3002 : Step(2105): len = 697438, overlap = 57.5
PHY-3002 : Step(2106): len = 698179, overlap = 59.6875
PHY-3002 : Step(2107): len = 698690, overlap = 64.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023195s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (202.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.52663e+06, over cnt = 1432(4%), over = 1932, worst = 5
PHY-1002 : len = 1.53301e+06, over cnt = 1182(3%), over = 1466, worst = 5
PHY-1002 : len = 1.54086e+06, over cnt = 883(2%), over = 1054, worst = 4
PHY-1002 : len = 1.55401e+06, over cnt = 545(1%), over = 642, worst = 4
PHY-1002 : len = 1.55387e+06, over cnt = 261(0%), over = 317, worst = 4
PHY-1001 : End global iterations;  1.250466s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (147.4%)

PHY-1001 : Congestion index: top1 = 89.38, top5 = 80.63, top10 = 73.13, top15 = 68.13.
PHY-3001 : End congestion estimation;  1.832417s wall, 2.406250s user + 0.031250s system = 2.437500s CPU (133.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.496601s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.62931e-05
PHY-3002 : Step(2108): len = 664803, overlap = 43.125
PHY-3002 : Step(2109): len = 625254, overlap = 62.5
PHY-3002 : Step(2110): len = 598232, overlap = 77.8438
PHY-3002 : Step(2111): len = 571927, overlap = 94.875
PHY-3002 : Step(2112): len = 543729, overlap = 112.625
PHY-3002 : Step(2113): len = 511226, overlap = 134.5
PHY-3002 : Step(2114): len = 489275, overlap = 153.469
PHY-3002 : Step(2115): len = 469706, overlap = 166.469
PHY-3002 : Step(2116): len = 452371, overlap = 182.063
PHY-3002 : Step(2117): len = 439493, overlap = 189.938
PHY-3002 : Step(2118): len = 428348, overlap = 188.688
PHY-3002 : Step(2119): len = 415882, overlap = 186.313
PHY-3002 : Step(2120): len = 408550, overlap = 185.125
PHY-3002 : Step(2121): len = 402029, overlap = 176.406
PHY-3002 : Step(2122): len = 397445, overlap = 170.063
PHY-3002 : Step(2123): len = 394570, overlap = 171.25
PHY-3002 : Step(2124): len = 390958, overlap = 171.031
PHY-3002 : Step(2125): len = 389838, overlap = 168.656
PHY-3002 : Step(2126): len = 387660, overlap = 171.125
PHY-3002 : Step(2127): len = 385702, overlap = 171.031
PHY-3002 : Step(2128): len = 383965, overlap = 168.594
PHY-3002 : Step(2129): len = 382752, overlap = 168.656
PHY-3002 : Step(2130): len = 381917, overlap = 168.938
PHY-3002 : Step(2131): len = 380624, overlap = 169.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.25861e-05
PHY-3002 : Step(2132): len = 392732, overlap = 147.031
PHY-3002 : Step(2133): len = 412117, overlap = 109.188
PHY-3002 : Step(2134): len = 414679, overlap = 102.969
PHY-3002 : Step(2135): len = 418563, overlap = 97.25
PHY-3002 : Step(2136): len = 419340, overlap = 96.125
PHY-3002 : Step(2137): len = 420738, overlap = 92.2188
PHY-3002 : Step(2138): len = 421076, overlap = 90.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145172
PHY-3002 : Step(2139): len = 440471, overlap = 70.0313
PHY-3002 : Step(2140): len = 456792, overlap = 49.0938
PHY-3002 : Step(2141): len = 464467, overlap = 44.5313
PHY-3002 : Step(2142): len = 477177, overlap = 40
PHY-3002 : Step(2143): len = 479257, overlap = 37.5625
PHY-3002 : Step(2144): len = 479567, overlap = 34.9063
PHY-3002 : Step(2145): len = 480676, overlap = 32.7188
PHY-3002 : Step(2146): len = 479511, overlap = 32.25
PHY-3002 : Step(2147): len = 477873, overlap = 27.5
PHY-3002 : Step(2148): len = 476918, overlap = 24.25
PHY-3002 : Step(2149): len = 476313, overlap = 21.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000290344
PHY-3002 : Step(2150): len = 489701, overlap = 17.4063
PHY-3002 : Step(2151): len = 496786, overlap = 15.2188
PHY-3002 : Step(2152): len = 513086, overlap = 9.96875
PHY-3002 : Step(2153): len = 522986, overlap = 8.375
PHY-3002 : Step(2154): len = 525699, overlap = 7.375
PHY-3002 : Step(2155): len = 526275, overlap = 7.1875
PHY-3002 : Step(2156): len = 526829, overlap = 7.1875
PHY-3002 : Step(2157): len = 526201, overlap = 6.3125
PHY-3002 : Step(2158): len = 525968, overlap = 5.96875
PHY-3002 : Step(2159): len = 526970, overlap = 5.625
PHY-3002 : Step(2160): len = 526724, overlap = 5.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000580689
PHY-3002 : Step(2161): len = 541068, overlap = 3.1875
PHY-3002 : Step(2162): len = 552038, overlap = 1.78125
PHY-3002 : Step(2163): len = 558273, overlap = 1.3125
PHY-3002 : Step(2164): len = 565297, overlap = 0.5625
PHY-3002 : Step(2165): len = 574131, overlap = 0.1875
PHY-3002 : Step(2166): len = 576237, overlap = 0.375
PHY-3002 : Step(2167): len = 575824, overlap = 1.09375
PHY-3002 : Step(2168): len = 574161, overlap = 0.75
PHY-3002 : Step(2169): len = 572724, overlap = 0.8125
PHY-3002 : Step(2170): len = 571476, overlap = 0.1875
PHY-3002 : Step(2171): len = 570778, overlap = 0.125
PHY-3002 : Step(2172): len = 571034, overlap = 0.3125
PHY-3002 : Step(2173): len = 570392, overlap = 0.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31498e+06, over cnt = 715(2%), over = 942, worst = 3
PHY-1002 : len = 1.3198e+06, over cnt = 398(1%), over = 485, worst = 3
PHY-1002 : len = 1.31924e+06, over cnt = 229(0%), over = 275, worst = 3
PHY-1002 : len = 1.3199e+06, over cnt = 133(0%), over = 157, worst = 3
PHY-1002 : len = 1.31352e+06, over cnt = 90(0%), over = 109, worst = 3
PHY-1001 : End global iterations;  0.976568s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (172.8%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 52.50, top10 = 46.88, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.572900s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (144.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.485346s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (106.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000602673
PHY-3002 : Step(2174): len = 569083, overlap = 14.2188
PHY-3002 : Step(2175): len = 558814, overlap = 11.0625
PHY-3002 : Step(2176): len = 549998, overlap = 14.0625
PHY-3002 : Step(2177): len = 540976, overlap = 13.4688
PHY-3002 : Step(2178): len = 531948, overlap = 15.0625
PHY-3002 : Step(2179): len = 524257, overlap = 16.875
PHY-3002 : Step(2180): len = 518416, overlap = 18.8125
PHY-3002 : Step(2181): len = 511913, overlap = 21.9063
PHY-3002 : Step(2182): len = 506748, overlap = 24.5625
PHY-3002 : Step(2183): len = 503965, overlap = 21.75
PHY-3002 : Step(2184): len = 500776, overlap = 21.9688
PHY-3002 : Step(2185): len = 498108, overlap = 22
PHY-3002 : Step(2186): len = 496061, overlap = 21.7813
PHY-3002 : Step(2187): len = 494529, overlap = 21.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00120535
PHY-3002 : Step(2188): len = 503048, overlap = 18
PHY-3002 : Step(2189): len = 509772, overlap = 14.7813
PHY-3002 : Step(2190): len = 515890, overlap = 13.5625
PHY-3002 : Step(2191): len = 520700, overlap = 9.75
PHY-3002 : Step(2192): len = 523194, overlap = 12.4375
PHY-3002 : Step(2193): len = 525635, overlap = 10.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00241069
PHY-3002 : Step(2194): len = 531253, overlap = 8.75
PHY-3002 : Step(2195): len = 536615, overlap = 7.21875
PHY-3002 : Step(2196): len = 541962, overlap = 7.6875
PHY-3002 : Step(2197): len = 545641, overlap = 5.6875
PHY-3002 : Step(2198): len = 548433, overlap = 4.8125
PHY-3002 : Step(2199): len = 553264, overlap = 6.34375
PHY-3002 : Step(2200): len = 554732, overlap = 4.59375
PHY-3002 : Step(2201): len = 555881, overlap = 5.03125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00482139
PHY-3002 : Step(2202): len = 560049, overlap = 3.71875
PHY-3002 : Step(2203): len = 563577, overlap = 3.84375
PHY-3002 : Step(2204): len = 566174, overlap = 3.40625
PHY-3002 : Step(2205): len = 570223, overlap = 2.90625
PHY-3002 : Step(2206): len = 574476, overlap = 3.4375
PHY-3002 : Step(2207): len = 576964, overlap = 3.15625
PHY-3002 : Step(2208): len = 578538, overlap = 2.90625
PHY-3002 : Step(2209): len = 581203, overlap = 3.125
PHY-3002 : Step(2210): len = 582411, overlap = 4.0625
PHY-3002 : Step(2211): len = 582287, overlap = 3
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00950317
PHY-3002 : Step(2212): len = 583820, overlap = 4.0625
PHY-3002 : Step(2213): len = 585540, overlap = 1.875
PHY-3002 : Step(2214): len = 587728, overlap = 1.6875
PHY-3002 : Step(2215): len = 589363, overlap = 1.3125
PHY-3002 : Step(2216): len = 591162, overlap = 1.28125
PHY-3002 : Step(2217): len = 593348, overlap = 1.0625
PHY-3002 : Step(2218): len = 595815, overlap = 1.1875
PHY-3002 : Step(2219): len = 596696, overlap = 0.9375
PHY-3002 : Step(2220): len = 598125, overlap = 1.3125
PHY-3002 : Step(2221): len = 599795, overlap = 2.0625
PHY-3002 : Step(2222): len = 600294, overlap = 1.375
PHY-3002 : Step(2223): len = 600611, overlap = 2.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0181496
PHY-3002 : Step(2224): len = 601496, overlap = 1.65625
PHY-3002 : Step(2225): len = 602935, overlap = 1.28125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 82.75 peak overflow 0.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41195e+06, over cnt = 344(0%), over = 431, worst = 4
PHY-1002 : len = 1.41326e+06, over cnt = 218(0%), over = 266, worst = 4
PHY-1002 : len = 1.41294e+06, over cnt = 132(0%), over = 164, worst = 3
PHY-1002 : len = 1.41102e+06, over cnt = 86(0%), over = 110, worst = 3
PHY-1002 : len = 1.41043e+06, over cnt = 64(0%), over = 85, worst = 3
PHY-1001 : End global iterations;  1.055389s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.649720s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (144.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.489093s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (108.6%)

OPT-1001 : 22 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7657 has valid locations, 151 needs to be replaced
PHY-3001 : design contains 7880 instances, 5900 luts, 1719 seqs, 149 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 621665
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33648e+06, over cnt = 431(1%), over = 527, worst = 4
PHY-1002 : len = 1.33808e+06, over cnt = 266(0%), over = 323, worst = 3
PHY-1002 : len = 1.33727e+06, over cnt = 155(0%), over = 195, worst = 3
PHY-1002 : len = 1.33528e+06, over cnt = 99(0%), over = 125, worst = 3
PHY-1002 : len = 1.33291e+06, over cnt = 53(0%), over = 71, worst = 3
PHY-1001 : End global iterations;  1.019005s wall, 1.765625s user + 0.062500s system = 1.828125s CPU (179.4%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.399000s wall, 3.140625s user + 0.125000s system = 3.265625s CPU (136.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8310 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.488995s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (105.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2226): len = 620749, overlap = 0
PHY-3002 : Step(2227): len = 620749, overlap = 0
PHY-3002 : Step(2228): len = 620199, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33393e+06, over cnt = 108(0%), over = 126, worst = 3
PHY-1002 : len = 1.33425e+06, over cnt = 78(0%), over = 96, worst = 3
PHY-1002 : len = 1.33335e+06, over cnt = 60(0%), over = 75, worst = 3
PHY-1002 : len = 1.33336e+06, over cnt = 58(0%), over = 73, worst = 3
PHY-1002 : len = 1.33301e+06, over cnt = 49(0%), over = 64, worst = 3
PHY-1001 : End global iterations;  0.613645s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.9%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.145387s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (102.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8310 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.549753s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00945877
PHY-3002 : Step(2229): len = 620019, overlap = 1.46875
PHY-3002 : Step(2230): len = 620019, overlap = 1.46875
PHY-3001 : Final: Len = 620019, Over = 1.46875
PHY-3001 : End incremental placement;  4.904292s wall, 5.953125s user + 0.218750s system = 6.171875s CPU (125.8%)

OPT-1001 : End high-fanout net optimization;  7.734511s wall, 9.562500s user + 0.218750s system = 9.781250s CPU (126.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34041e+06, over cnt = 422(1%), over = 519, worst = 3
PHY-1002 : len = 1.34217e+06, over cnt = 251(0%), over = 302, worst = 3
PHY-1002 : len = 1.34079e+06, over cnt = 136(0%), over = 173, worst = 3
PHY-1002 : len = 1.33583e+06, over cnt = 82(0%), over = 103, worst = 3
PHY-1002 : len = 1.33457e+06, over cnt = 48(0%), over = 63, worst = 3
PHY-1001 : End global iterations;  1.061514s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (166.3%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 50.00, top10 = 45.63, top15 = 41.25.
OPT-1001 : End congestion update;  1.668269s wall, 2.296875s user + 0.093750s system = 2.390625s CPU (143.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8310 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.426855s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.8%)

OPT-1001 : Start: WNS 1503 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 2419 TNS 0 NUM_FEPS 0 with 14 cells processed and 4632 slack improved
OPT-1001 : Iter 2: improved WNS 2708 TNS 0 NUM_FEPS 0 with 13 cells processed and 6050 slack improved
OPT-1001 : Iter 3: improved WNS 2753 TNS 0 NUM_FEPS 0 with 19 cells processed and 6717 slack improved
OPT-1001 : Iter 4: improved WNS 2753 TNS 0 NUM_FEPS 0 with 16 cells processed and 4366 slack improved
OPT-1001 : Iter 5: improved WNS 2753 TNS 0 NUM_FEPS 0 with 12 cells processed and 3300 slack improved
OPT-1001 : Iter 6: improved WNS 2753 TNS 0 NUM_FEPS 0 with 10 cells processed and 2500 slack improved
OPT-1001 : End global optimization;  3.613628s wall, 4.281250s user + 0.125000s system = 4.406250s CPU (121.9%)

OPT-1001 : End physical optimization;  11.356903s wall, 13.843750s user + 0.343750s system = 14.187500s CPU (124.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5900 LUT to BLE ...
SYN-4008 : Packed 5900 LUT and 695 SEQ to BLE.
SYN-4003 : Packing 1024 remaining SEQ's ...
SYN-4005 : Packed 996 SEQ with LUT/SLICE
SYN-4006 : 4214 single LUT's are left
SYN-4006 : 28 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5928/6192 primitive instances ...
PHY-3001 : End packing;  1.235539s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (101.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3728 instances
RUN-1001 : 1807 mslices, 1807 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7848 nets
RUN-1001 : 3120 nets have 2 pins
RUN-1001 : 3339 nets have [3 - 5] pins
RUN-1001 : 803 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 272 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3726 instances, 3614 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 644094, Over = 37.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.40211e+06, over cnt = 367(1%), over = 439, worst = 4
PHY-1002 : len = 1.40323e+06, over cnt = 239(0%), over = 284, worst = 4
PHY-1002 : len = 1.40254e+06, over cnt = 151(0%), over = 179, worst = 4
PHY-1002 : len = 1.40045e+06, over cnt = 72(0%), over = 84, worst = 4
PHY-1002 : len = 1.39893e+06, over cnt = 58(0%), over = 66, worst = 3
PHY-1001 : End global iterations;  0.971218s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (162.5%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 52.50, top10 = 46.88, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.768425s wall, 3.390625s user + 0.015625s system = 3.406250s CPU (123.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.515488s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191175
PHY-3002 : Step(2231): len = 624149, overlap = 34.5
PHY-3002 : Step(2232): len = 611722, overlap = 41
PHY-3002 : Step(2233): len = 602690, overlap = 48.75
PHY-3002 : Step(2234): len = 593457, overlap = 56.5
PHY-3002 : Step(2235): len = 585867, overlap = 61
PHY-3002 : Step(2236): len = 579275, overlap = 66.5
PHY-3002 : Step(2237): len = 571618, overlap = 64.75
PHY-3002 : Step(2238): len = 566665, overlap = 68.5
PHY-3002 : Step(2239): len = 559295, overlap = 79.75
PHY-3002 : Step(2240): len = 555148, overlap = 80.75
PHY-3002 : Step(2241): len = 549846, overlap = 86.5
PHY-3002 : Step(2242): len = 546277, overlap = 88.25
PHY-3002 : Step(2243): len = 541697, overlap = 91.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00038235
PHY-3002 : Step(2244): len = 559196, overlap = 64.5
PHY-3002 : Step(2245): len = 562568, overlap = 66.5
PHY-3002 : Step(2246): len = 566860, overlap = 61.25
PHY-3002 : Step(2247): len = 571727, overlap = 56
PHY-3002 : Step(2248): len = 575751, overlap = 50.5
PHY-3002 : Step(2249): len = 579530, overlap = 46.25
PHY-3002 : Step(2250): len = 584035, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0007647
PHY-3002 : Step(2251): len = 596345, overlap = 37.25
PHY-3002 : Step(2252): len = 600140, overlap = 35.25
PHY-3002 : Step(2253): len = 604386, overlap = 32.75
PHY-3002 : Step(2254): len = 609350, overlap = 29.5
PHY-3002 : Step(2255): len = 613833, overlap = 27.5
PHY-3002 : Step(2256): len = 617009, overlap = 28.5
PHY-3002 : Step(2257): len = 620328, overlap = 24.75
PHY-3002 : Step(2258): len = 624902, overlap = 19.75
PHY-3002 : Step(2259): len = 626378, overlap = 21.75
PHY-3002 : Step(2260): len = 627975, overlap = 23.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00149621
PHY-3002 : Step(2261): len = 634687, overlap = 18.75
PHY-3002 : Step(2262): len = 638054, overlap = 16
PHY-3002 : Step(2263): len = 642065, overlap = 14.25
PHY-3002 : Step(2264): len = 645865, overlap = 14.5
PHY-3002 : Step(2265): len = 648445, overlap = 15.5
PHY-3002 : Step(2266): len = 649861, overlap = 15.75
PHY-3002 : Step(2267): len = 653165, overlap = 14.5
PHY-3002 : Step(2268): len = 655511, overlap = 14.5
PHY-3002 : Step(2269): len = 656184, overlap = 14.75
PHY-3002 : Step(2270): len = 658007, overlap = 14
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00293495
PHY-3002 : Step(2271): len = 663461, overlap = 13.5
PHY-3002 : Step(2272): len = 665297, overlap = 13.25
PHY-3002 : Step(2273): len = 667955, overlap = 13.75
PHY-3002 : Step(2274): len = 670097, overlap = 12.75
PHY-3002 : Step(2275): len = 672789, overlap = 11.75
PHY-3002 : Step(2276): len = 673748, overlap = 11.25
PHY-3002 : Step(2277): len = 675705, overlap = 11
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00527065
PHY-3002 : Step(2278): len = 677906, overlap = 10.5
PHY-3002 : Step(2279): len = 680456, overlap = 9.5
PHY-3002 : Step(2280): len = 682476, overlap = 10
PHY-3002 : Step(2281): len = 684127, overlap = 10.5
PHY-3002 : Step(2282): len = 685379, overlap = 10
PHY-3002 : Step(2283): len = 687148, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.470880s wall, 1.546875s user + 1.453125s system = 3.000000s CPU (204.0%)

PHY-3001 : Trial Legalized: Len = 700501
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55602e+06, over cnt = 373(1%), over = 437, worst = 4
PHY-1002 : len = 1.55731e+06, over cnt = 230(0%), over = 266, worst = 4
PHY-1002 : len = 1.55684e+06, over cnt = 152(0%), over = 177, worst = 4
PHY-1002 : len = 1.55342e+06, over cnt = 78(0%), over = 91, worst = 4
PHY-1002 : len = 1.55202e+06, over cnt = 56(0%), over = 62, worst = 3
PHY-1001 : End global iterations;  1.018752s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (170.2%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 58.13, top10 = 51.88, top15 = 46.25.
PHY-3001 : End congestion estimation;  1.720680s wall, 2.406250s user + 0.015625s system = 2.421875s CPU (140.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.519211s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000582909
PHY-3002 : Step(2284): len = 671633, overlap = 11.25
PHY-3002 : Step(2285): len = 662399, overlap = 10.75
PHY-3002 : Step(2286): len = 652728, overlap = 15.5
PHY-3002 : Step(2287): len = 646330, overlap = 14.25
PHY-3002 : Step(2288): len = 640652, overlap = 15.75
PHY-3002 : Step(2289): len = 636080, overlap = 17.75
PHY-3002 : Step(2290): len = 631811, overlap = 20
PHY-3002 : Step(2291): len = 628568, overlap = 20.75
PHY-3002 : Step(2292): len = 626381, overlap = 22.25
PHY-3002 : Step(2293): len = 623533, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.060726s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.9%)

PHY-3001 : Legalized: Len = 630702, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019074s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.9%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 630758, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39271e+06, over cnt = 402(1%), over = 465, worst = 4
PHY-1002 : len = 1.39391e+06, over cnt = 240(0%), over = 277, worst = 4
PHY-1002 : len = 1.39406e+06, over cnt = 137(0%), over = 157, worst = 4
PHY-1002 : len = 1.3889e+06, over cnt = 58(0%), over = 67, worst = 3
PHY-1002 : len = 1.38504e+06, over cnt = 39(0%), over = 43, worst = 3
PHY-1001 : End global iterations;  0.990208s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (165.7%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 50.00, top15 = 45.63.
PHY-1001 : End incremental global routing;  1.616640s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (140.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.495773s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.134235s wall, 3.765625s user + 0.015625s system = 3.781250s CPU (120.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39271e+06, over cnt = 402(1%), over = 465, worst = 4
PHY-1002 : len = 1.39391e+06, over cnt = 240(0%), over = 277, worst = 4
PHY-1002 : len = 1.39406e+06, over cnt = 137(0%), over = 157, worst = 4
PHY-1002 : len = 1.3889e+06, over cnt = 58(0%), over = 67, worst = 3
PHY-1002 : len = 1.38504e+06, over cnt = 39(0%), over = 43, worst = 3
PHY-1001 : End global iterations;  1.016383s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (170.6%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 57.50, top10 = 50.00, top15 = 45.63.
OPT-1001 : End congestion update;  1.665777s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (145.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.414890s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (101.7%)

OPT-1001 : Start: WNS 1209 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3654 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3614 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 632514, Over = 0
PHY-3001 : End spreading;  0.019210s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.3%)

PHY-3001 : Final: Len = 632514, Over = 0
PHY-3001 : End incremental legalization;  0.186484s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.5%)

OPT-1001 : Iter 1: improved WNS 1847 TNS 0 NUM_FEPS 0 with 7 cells processed and 1462 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3654 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3614 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 633722, Over = 0
PHY-3001 : End spreading;  0.017087s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.4%)

PHY-3001 : Final: Len = 633722, Over = 0
PHY-3001 : End incremental legalization;  0.182210s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.3%)

OPT-1001 : Iter 2: improved WNS 2412 TNS 0 NUM_FEPS 0 with 6 cells processed and 1865 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3654 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3614 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 637210, Over = 0
PHY-3001 : End spreading;  0.019228s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.3%)

PHY-3001 : Final: Len = 637210, Over = 0
PHY-3001 : End incremental legalization;  0.185429s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (160.1%)

OPT-1001 : Iter 3: improved WNS 2812 TNS 0 NUM_FEPS 0 with 15 cells processed and 3295 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 67 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3654 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3726 instances, 3614 slices, 22 macros(149 instances: 92 mslices 57 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Initial: Len = 641240, Over = 0
PHY-3001 : End spreading;  0.018764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.3%)

PHY-3001 : Final: Len = 641240, Over = 0
PHY-3001 : End incremental legalization;  0.182371s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (154.2%)

OPT-1001 : Iter 4: improved WNS 3197 TNS 0 NUM_FEPS 0 with 19 cells processed and 4262 slack improved
OPT-1001 : End path based optimization;  8.176021s wall, 9.250000s user + 0.078125s system = 9.328125s CPU (114.1%)

OPT-1001 : End physical optimization;  11.314684s wall, 13.140625s user + 0.093750s system = 13.234375s CPU (117.0%)

RUN-1003 : finish command "place" in  50.046583s wall, 93.093750s user + 6.968750s system = 100.062500s CPU (199.9%)

RUN-1004 : used memory is 1294 MB, reserved memory is 1393 MB, peak memory is 1952 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6860   out of  19600   35.00%
#reg                     1719   out of  19600    8.77%
#le                      6888
  #lut only              5169   out of   6888   75.04%
  #reg only                28   out of   6888    0.41%
  #lut&reg               1691   out of   6888   24.55%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6888  |6723   |137    |1730   |37     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3728 instances
RUN-1001 : 1807 mslices, 1807 lslices, 67 pads, 37 brams, 3 dsps
RUN-1001 : There are total 7848 nets
RUN-1001 : 3120 nets have 2 pins
RUN-1001 : 3339 nets have [3 - 5] pins
RUN-1001 : 803 nets have [6 - 10] pins
RUN-1001 : 311 nets have [11 - 20] pins
RUN-1001 : 272 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41422e+06, over cnt = 418(1%), over = 487, worst = 4
PHY-1002 : len = 1.41566e+06, over cnt = 251(0%), over = 294, worst = 4
PHY-1002 : len = 1.41134e+06, over cnt = 120(0%), over = 136, worst = 4
PHY-1002 : len = 1.40082e+06, over cnt = 51(0%), over = 59, worst = 2
PHY-1002 : len = 1.37609e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.026836s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (150.6%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 57.50, top10 = 50.63, top15 = 46.88.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 59 out of 7848 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 800 to 17
PHY-1001 : End pin swap;  0.428857s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.4%)

PHY-1001 : End global routing;  4.470306s wall, 5.015625s user + 0.046875s system = 5.062500s CPU (113.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 100624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.157769s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (118.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 119096, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.478935s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (107.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 119064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006294s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.20922e+06, over cnt = 843(0%), over = 850, worst = 2
PHY-1001 : End Routed; 27.564376s wall, 46.218750s user + 0.515625s system = 46.734375s CPU (169.5%)

PHY-1001 : Update timing.....
PHY-1001 : 2387/7616(31%) critical/total net(s), WNS -4.357ns, TNS -714.215ns, False end point 600.
PHY-1001 : End update timing;  1.924092s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (101.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.2147e+06, over cnt = 358(0%), over = 361, worst = 2
PHY-1001 : End DR Iter 1; 2.091897s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (121.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.21731e+06, over cnt = 102(0%), over = 103, worst = 2
PHY-1001 : End DR Iter 2; 1.075339s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (122.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.21894e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 3; 0.321984s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (111.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.21927e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.186715s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.21946e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.21946e+06
PHY-1001 : End DR Iter 5; 0.093430s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  38.547073s wall, 57.828125s user + 0.796875s system = 58.625000s CPU (152.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  43.450869s wall, 63.281250s user + 0.843750s system = 64.125000s CPU (147.6%)

RUN-1004 : used memory is 1403 MB, reserved memory is 1505 MB, peak memory is 1952 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        76
  #input                   21
  #output                  44
  #inout                   11

Utilization Statistics
#lut                     6860   out of  19600   35.00%
#reg                     1719   out of  19600    8.77%
#le                      6888
  #lut only              5169   out of   6888   75.04%
  #reg only                28   out of   6888    0.41%
  #lut&reg               1691   out of   6888   24.55%
#dsp                        3   out of     29   10.34%
#bram                      37   out of     64   57.81%
  #bram9k                  37
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       67   out of    188   35.64%
  #ireg                     0
  #oreg                    11
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT        P10        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K3        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         M1        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         J1        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        R14        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT        R11        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT        P11        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT        T11        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D8        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         P7        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        R12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT        D12        LVCMOS33           8            NONE       NONE    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       NONE    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      NONE    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      NONE    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      NONE    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      NONE    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      NONE    
      IO[2]          INOUT        T15        LVCMOS33           8           PULLUP      NONE    
      IO[1]          INOUT        H16        LVCMOS33           8            N/A        NONE    
      IO[0]          INOUT         P5        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SDA       INOUT         C7        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         L8        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6888  |6723   |137    |1730   |37     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3051  
    #2         2       2071  
    #3         3       777   
    #4         4       491   
    #5        5-10     856   
    #6       11-50     510   
    #7       51-100     16   
  Average     3.81           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.398069s wall, 3.218750s user + 0.218750s system = 3.437500s CPU (101.2%)

RUN-1004 : used memory is 1404 MB, reserved memory is 1505 MB, peak memory is 1952 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 34, tpin num: 38954, tnet num: 7802, tinst num: 3726, tnode num: 43910, tedge num: 65862.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.276754s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (101.6%)

RUN-1004 : used memory is 1406 MB, reserved memory is 1507 MB, peak memory is 1952 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.388068s wall, 2.421875s user + 0.015625s system = 2.437500s CPU (102.1%)

RUN-1004 : used memory is 1755 MB, reserved memory is 1859 MB, peak memory is 1952 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3728
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7848, pip num: 94938
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3017 valid insts, and 251185 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:001100000000000000000000" in  12.473063s wall, 88.437500s user + 0.187500s system = 88.625000s CPU (710.5%)

RUN-1004 : used memory is 1855 MB, reserved memory is 1960 MB, peak memory is 1971 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1327, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.452202s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (102.2%)

RUN-1004 : used memory is 1934 MB, reserved memory is 2038 MB, peak memory is 1971 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.123416s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (5.0%)

RUN-1004 : used memory is 1966 MB, reserved memory is 2070 MB, peak memory is 1971 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.068506s wall, 1.765625s user + 0.218750s system = 1.984375s CPU (21.9%)

RUN-1004 : used memory is 1924 MB, reserved memory is 2028 MB, peak memory is 1971 MB
GUI-1001 : Download success!
