# FPGA-VHDL
FIR Filter / pipelined / parallel processs

Implementation of an 8-bit FIR filter on zybo board in VHDL.
