Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Master Degree/PCSUPL/GPR/TB_FSM_Unit_isim_beh.exe -prj E:/Master Degree/PCSUPL/GPR/TB_FSM_Unit_beh.prj work.TB_FSM_Unit 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/GPRMP.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/ROM_IF.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/ROM.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/RAM_IF.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/RAM.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/ROM_UNIT.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/REGA.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/RAM_UNIT.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/OB_UNIT.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/ROM_UNIT_X.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/REGA_UNIT.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/RAM_UNIT_X.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/OB_UNIT_X.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/FSM.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/FSM_Unit.vhd" into library work
Parsing VHDL file "E:/Master Degree/PCSUPL/GPR/TB_FSM_Unit.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package gprmp
Compiling architecture behavioral of entity FSM [fsm_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ROM [rom_default]
Compiling architecture behavioral of entity ROM_IF [rom_if_default]
Compiling architecture structural of entity ROM_UNIT [rom_unit_default]
Compiling architecture structural of entity ROM_UNIT_X [rom_unit_x_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture behavioral of entity RAM_IF [ram_if_default]
Compiling architecture structural of entity RAM_UNIT [ram_unit_default]
Compiling architecture behavioral of entity RAM_UNIT_X [ram_unit_x_default]
Compiling architecture behavioral of entity REGA [rega_default]
Compiling architecture behavioral of entity REGA_UNIT [rega_unit_default]
Compiling architecture behavioral of entity OB_UNIT [ob_unit_default]
Compiling architecture structural of entity OB_UNIT_X [ob_unit_x_default]
Compiling architecture structural of entity FSM_Unit [fsm_unit_default]
Compiling architecture behavior of entity tb_fsm_unit
Time Resolution for simulation is 1ps.
Compiled 34 VHDL Units
Built simulation executable E:/Master Degree/PCSUPL/GPR/TB_FSM_Unit_isim_beh.exe
Fuse Memory Usage: 36244 KB
Fuse CPU Usage: 359 ms
