$date
	Wed Jul 28 17:28:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mut2 $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module u1 $end
$var wire 1 " a $end
$var wire 1 % a1 $end
$var wire 1 # b $end
$var wire 1 & b1 $end
$var wire 1 ! out $end
$var wire 1 $ sel $end
$var wire 1 ' selnot $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#10
1#
#20
1!
1%
0#
1"
#30
1#
#40
0!
0'
0%
1$
0#
0"
#50
1!
1&
1#
#60
0!
0&
0#
1"
#70
1!
1&
1#
#10000
