#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f7ffbd0fea0 .scope module, "matrix_mult_matrix_tb" "matrix_mult_matrix_tb" 2 8;
 .timescale -12 -12;
P_0x7f7ffbd2ac28 .param/l "TB_CLK_PERIOD" 2 13, +C4<011111010000>;
P_0x7f7ffbd2ac50 .param/l "TB_RST_PERIOD" 2 14, +C4<0111110100000>;
P_0x7f7ffbd2ac78 .param/l "TB_TIMEOUT" 2 12, +C4<011000011010100000>;
v0x7f7ffbd42230_0 .net "inps", 8 0, v0x7f7ffbd42030_0; 1 drivers
v0x7f7ffbd422b0_0 .net "outp", 71 0, L_0x7f7ffbd479e0; 1 drivers
v0x7f7ffbd42330_0 .var "tb_clk", 0 0;
S_0x7f7ffbd13d30 .scope module, "my_matrix_mult_vector_test" "matrix_mult_matrix_test" 2 33, 3 1, S_0x7f7ffbd0fea0;
 .timescale 0 0;
P_0x7f7ffbd0fb58 .param/l "data_width" 3 5, +C4<011>;
P_0x7f7ffbd0fb80 .param/l "m_rows" 3 3, +C4<011>;
P_0x7f7ffbd0fba8 .param/l "n_columns" 3 4, +C4<011>;
P_0x7f7ffbd0fbd0 .param/l "num_bits" 3 14, +C4<01001>;
v0x7f7ffbd41fb0_0 .net "clk", 0 0, v0x7f7ffbd42330_0; 1 drivers
v0x7f7ffbd42030_0 .var "count", 8 0;
v0x7f7ffbd420b0_0 .var "multiple_counts", 26 0;
v0x7f7ffbd42130_0 .alias "outp", 71 0, v0x7f7ffbd422b0_0;
v0x7f7ffbd421b0_0 .alias "outp_inps", 8 0, v0x7f7ffbd42230_0;
S_0x7f7ffbd2b140 .scope module, "my_matrix_mult_matrix" "matrix_mult_matrix" 3 31, 4 1, S_0x7f7ffbd13d30;
 .timescale 0 0;
P_0x7f7ffbd13c38 .param/l "out_dw" 4 9, +C4<01000>;
P_0x7f7ffbd13c60 .param/l "row_dw" 4 10, +C4<011000>;
RS_0x100c88798/0/0 .resolv tri, L_0x7f7ffbd432c0, L_0x7f7ffbd44130, L_0x7f7ffbd44f90, L_0x7f7ffbd45d60;
RS_0x100c88798/0/4 .resolv tri, L_0x7f7ffbd46bb0, L_0x7f7ffbd47aa0, L_0x7f7ffbd48800, L_0x7f7ffbd49670;
RS_0x100c88798/0/8 .resolv tri, L_0x7f7ffbd4a4c0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x100c88798 .resolv tri, RS_0x100c88798/0/0, RS_0x100c88798/0/4, RS_0x100c88798/0/8, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
L_0x7f7ffbd479e0 .functor BUFZ 72, RS_0x100c88798, C4<000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7f7ffbd416c0_0 .net *"_s29", 2 0, L_0x7f7ffbd4a550; 1 drivers
v0x7f7ffbd41740_0 .net *"_s31", 2 0, L_0x7f7ffbd4a430; 1 drivers
v0x7f7ffbd417c0_0 .net *"_s33", 2 0, L_0x7f7ffbd4a680; 1 drivers
v0x7f7ffbd41470_0 .net *"_s38", 2 0, L_0x7f7ffbd4a850; 1 drivers
v0x7f7ffbd41840_0 .net *"_s40", 2 0, L_0x7f7ffbd4a9a0; 1 drivers
v0x7f7ffbd418c0_0 .net *"_s42", 2 0, L_0x7f7ffbd4a710; 1 drivers
v0x7f7ffbd41940_0 .net *"_s47", 2 0, L_0x7f7ffbd4acc0; 1 drivers
v0x7f7ffbd41a00_0 .net *"_s49", 2 0, L_0x7f7ffbd4ad50; 1 drivers
v0x7f7ffbd41a90_0 .net *"_s51", 2 0, L_0x7f7ffbd4ade0; 1 drivers
v0x7f7ffbd41b60_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd41be0_0 .net8 "dot_products", 71 0, RS_0x100c88798; 9 drivers
v0x7f7ffbd41cc0_0 .net "matrix_inp1", 26 0, v0x7f7ffbd420b0_0; 1 drivers
v0x7f7ffbd41d40_0 .alias "matrix_inp2", 26 0, v0x7f7ffbd41cc0_0;
v0x7f7ffbd41e30_0 .alias "outp", 71 0, v0x7f7ffbd422b0_0;
v0x7f7ffbd41eb0 .array "vectors", 2 0;
v0x7f7ffbd41eb0_0 .net v0x7f7ffbd41eb0 0, 8 0, L_0x7f7ffbd4af60; 1 drivers
v0x7f7ffbd41eb0_1 .net v0x7f7ffbd41eb0 1, 8 0, L_0x7f7ffbd4ac30; 1 drivers
v0x7f7ffbd41eb0_2 .net v0x7f7ffbd41eb0 2, 8 0, L_0x7f7ffbd4a7c0; 1 drivers
L_0x7f7ffbd431f0 .part v0x7f7ffbd420b0_0, 0, 9;
L_0x7f7ffbd432c0 .part/pv L_0x7f7ffbd430c0, 0, 8, 72;
L_0x7f7ffbd43fe0 .part v0x7f7ffbd420b0_0, 0, 9;
L_0x7f7ffbd44130 .part/pv L_0x7f7ffbd43eb0, 8, 8, 72;
L_0x7f7ffbd44ec0 .part v0x7f7ffbd420b0_0, 0, 9;
L_0x7f7ffbd44f90 .part/pv L_0x7f7ffbd44d90, 16, 8, 72;
L_0x7f7ffbd45c90 .part v0x7f7ffbd420b0_0, 9, 9;
L_0x7f7ffbd45d60 .part/pv L_0x7f7ffbd45b60, 24, 8, 72;
L_0x7f7ffbd46b20 .part v0x7f7ffbd420b0_0, 9, 9;
L_0x7f7ffbd46bb0 .part/pv L_0x7f7ffbd46a30, 32, 8, 72;
L_0x7f7ffbd478d0 .part v0x7f7ffbd420b0_0, 9, 9;
L_0x7f7ffbd47aa0 .part/pv L_0x7f7ffbd477a0, 40, 8, 72;
L_0x7f7ffbd48730 .part v0x7f7ffbd420b0_0, 18, 9;
L_0x7f7ffbd48800 .part/pv L_0x7f7ffbd48600, 48, 8, 72;
L_0x7f7ffbd49520 .part v0x7f7ffbd420b0_0, 18, 9;
L_0x7f7ffbd49670 .part/pv L_0x7f7ffbd493f0, 56, 8, 72;
L_0x7f7ffbd4a360 .part v0x7f7ffbd420b0_0, 18, 9;
L_0x7f7ffbd4a4c0 .part/pv L_0x7f7ffbd4a270, 64, 8, 72;
L_0x7f7ffbd4a550 .part v0x7f7ffbd420b0_0, 24, 3;
L_0x7f7ffbd4a430 .part v0x7f7ffbd420b0_0, 15, 3;
L_0x7f7ffbd4a680 .part v0x7f7ffbd420b0_0, 6, 3;
L_0x7f7ffbd4a7c0 .concat [ 3 3 3 0], L_0x7f7ffbd4a680, L_0x7f7ffbd4a430, L_0x7f7ffbd4a550;
L_0x7f7ffbd4a850 .part v0x7f7ffbd420b0_0, 21, 3;
L_0x7f7ffbd4a9a0 .part v0x7f7ffbd420b0_0, 12, 3;
L_0x7f7ffbd4a710 .part v0x7f7ffbd420b0_0, 3, 3;
L_0x7f7ffbd4ac30 .concat [ 3 3 3 0], L_0x7f7ffbd4a710, L_0x7f7ffbd4a9a0, L_0x7f7ffbd4a850;
L_0x7f7ffbd4acc0 .part v0x7f7ffbd420b0_0, 18, 3;
L_0x7f7ffbd4ad50 .part v0x7f7ffbd420b0_0, 9, 3;
L_0x7f7ffbd4ade0 .part v0x7f7ffbd420b0_0, 0, 3;
L_0x7f7ffbd4af60 .concat [ 3 3 3 0], L_0x7f7ffbd4ade0, L_0x7f7ffbd4ad50, L_0x7f7ffbd4acc0;
S_0x7f7ffbd3e640 .scope generate, "product_loop1[0]" "product_loop1[0]" 4 23, 4 23, S_0x7f7ffbd2b140;
 .timescale 0 0;
P_0x7f7ffbd3dff8 .param/l "i" 4 23, +C4<00>;
S_0x7f7ffbd406b0 .scope generate, "product_loop2[0]" "product_loop2[0]" 4 24, 4 24, S_0x7f7ffbd3e640;
 .timescale 0 0;
P_0x7f7ffbd40068 .param/l "j" 4 24, +C4<00>;
S_0x7f7ffbd407a0 .scope module, "my_inner_product" "pipelined_inner_product" 4 26, 5 1, S_0x7f7ffbd406b0;
 .timescale -12 -12;
v0x7f7ffbd40460_0 .net *"_s12", 23 0, L_0x7f7ffbd428d0; 1 drivers
v0x7f7ffbd40880_0 .net *"_s15", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd40900_0 .net *"_s16", 23 0, L_0x7f7ffbd42a10; 1 drivers
v0x7f7ffbd409a0_0 .net *"_s19", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd40a30_0 .net *"_s2", 2 0, L_0x7f7ffbd42450; 1 drivers
v0x7f7ffbd40af0_0 .net *"_s23", 23 0, L_0x7f7ffbd42cd0; 1 drivers
v0x7f7ffbd40b80_0 .net *"_s26", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd40c40_0 .net *"_s27", 23 0, L_0x7f7ffbd42de0; 1 drivers
v0x7f7ffbd40cc0_0 .net *"_s3", 20 0, L_0x7f7ffbd42500; 1 drivers
v0x7f7ffbd40d90_0 .net *"_s30", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd40e10_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7f7ffbd40ef0_0 .net *"_s8", 2 0, L_0x7f7ffbd426b0; 1 drivers
v0x7f7ffbd40f70_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd3d0a0_0 .net "inp1", 8 0, L_0x7f7ffbd431f0; 1 drivers
v0x7f7ffbd41160_0 .alias "inp2", 8 0, v0x7f7ffbd41eb0_0;
v0x7f7ffbd41260_0 .net "outp", 7 0, L_0x7f7ffbd430c0; 1 drivers
v0x7f7ffbd412e0_0 .var "rprod2", 7 0;
v0x7f7ffbd411e0_0 .var "rprod3", 7 0;
v0x7f7ffbd413f0_0 .var "rprod3_1", 7 0;
v0x7f7ffbd41510_0 .var "rsum1", 7 0;
v0x7f7ffbd41590_0 .var "rsum2", 7 0;
v0x7f7ffbd41360 .array "sums", 2 0;
v0x7f7ffbd41360_0 .net v0x7f7ffbd41360 0, 23 0, L_0x7f7ffbd427c0; 1 drivers
v0x7f7ffbd41360_1 .net v0x7f7ffbd41360 1, 23 0, L_0x7f7ffbd42b40; 1 drivers
v0x7f7ffbd41360_2 .net v0x7f7ffbd41360 2, 23 0, L_0x7f7ffbd42f90; 1 drivers
L_0x7f7ffbd42450 .part L_0x7f7ffbd431f0, 0, 3;
L_0x7f7ffbd42500 .concat [ 3 18 0 0], L_0x7f7ffbd42450, C4<000000000000000000>;
L_0x7f7ffbd426b0 .part L_0x7f7ffbd4af60, 0, 3;
L_0x7f7ffbd427c0 .arith/mult 24, L_0x7f7ffbd42500, L_0x7f7ffbd426b0;
L_0x7f7ffbd428d0 .concat [ 8 16 0 0], v0x7f7ffbd41510_0, C4<0000000000000000>;
L_0x7f7ffbd42a10 .concat [ 8 16 0 0], v0x7f7ffbd412e0_0, C4<0000000000000000>;
L_0x7f7ffbd42b40 .arith/sum 24, L_0x7f7ffbd428d0, L_0x7f7ffbd42a10;
L_0x7f7ffbd42cd0 .concat [ 8 16 0 0], v0x7f7ffbd41590_0, C4<0000000000000000>;
L_0x7f7ffbd42de0 .concat [ 8 16 0 0], v0x7f7ffbd413f0_0, C4<0000000000000000>;
L_0x7f7ffbd42f90 .arith/sum 24, L_0x7f7ffbd42cd0, L_0x7f7ffbd42de0;
L_0x7f7ffbd430c0 .part L_0x7f7ffbd42f90, 0, 8;
S_0x7f7ffbd3f720 .scope generate, "product_loop2[1]" "product_loop2[1]" 4 24, 4 24, S_0x7f7ffbd3e640;
 .timescale 0 0;
P_0x7f7ffbd3f0d8 .param/l "j" 4 24, +C4<01>;
S_0x7f7ffbd3f810 .scope module, "my_inner_product" "pipelined_inner_product" 4 26, 5 1, S_0x7f7ffbd3f720;
 .timescale -12 -12;
v0x7f7ffbd3f4d0_0 .net *"_s12", 23 0, L_0x7f7ffbd43710; 1 drivers
v0x7f7ffbd3f8f0_0 .net *"_s15", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3f970_0 .net *"_s16", 23 0, L_0x7f7ffbd43860; 1 drivers
v0x7f7ffbd3fa10_0 .net *"_s19", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3faa0_0 .net *"_s2", 2 0, L_0x7f7ffbd43350; 1 drivers
v0x7f7ffbd3fb60_0 .net *"_s23", 23 0, L_0x7f7ffbd43ae0; 1 drivers
v0x7f7ffbd3fbf0_0 .net *"_s26", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3fcb0_0 .net *"_s27", 23 0, L_0x7f7ffbd43c40; 1 drivers
v0x7f7ffbd3fd30_0 .net *"_s3", 20 0, L_0x7f7ffbd433e0; 1 drivers
v0x7f7ffbd3fe00_0 .net *"_s30", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3fe80_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7f7ffbd3ff60_0 .net *"_s8", 2 0, L_0x7f7ffbd43530; 1 drivers
v0x7f7ffbd3ffe0_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd400d0_0 .net "inp1", 8 0, L_0x7f7ffbd43fe0; 1 drivers
v0x7f7ffbd40150_0 .alias "inp2", 8 0, v0x7f7ffbd41eb0_1;
v0x7f7ffbd40250_0 .net "outp", 7 0, L_0x7f7ffbd43eb0; 1 drivers
v0x7f7ffbd402d0_0 .var "rprod2", 7 0;
v0x7f7ffbd401d0_0 .var "rprod3", 7 0;
v0x7f7ffbd403e0_0 .var "rprod3_1", 7 0;
v0x7f7ffbd40500_0 .var "rsum1", 7 0;
v0x7f7ffbd40580_0 .var "rsum2", 7 0;
v0x7f7ffbd40350 .array "sums", 2 0;
v0x7f7ffbd40350_0 .net v0x7f7ffbd40350 0, 23 0, L_0x7f7ffbd43640; 1 drivers
v0x7f7ffbd40350_1 .net v0x7f7ffbd40350 1, 23 0, L_0x7f7ffbd43970; 1 drivers
v0x7f7ffbd40350_2 .net v0x7f7ffbd40350 2, 23 0, L_0x7f7ffbd43d80; 1 drivers
L_0x7f7ffbd43350 .part L_0x7f7ffbd43fe0, 0, 3;
L_0x7f7ffbd433e0 .concat [ 3 18 0 0], L_0x7f7ffbd43350, C4<000000000000000000>;
L_0x7f7ffbd43530 .part L_0x7f7ffbd4ac30, 0, 3;
L_0x7f7ffbd43640 .arith/mult 24, L_0x7f7ffbd433e0, L_0x7f7ffbd43530;
L_0x7f7ffbd43710 .concat [ 8 16 0 0], v0x7f7ffbd40500_0, C4<0000000000000000>;
L_0x7f7ffbd43860 .concat [ 8 16 0 0], v0x7f7ffbd402d0_0, C4<0000000000000000>;
L_0x7f7ffbd43970 .arith/sum 24, L_0x7f7ffbd43710, L_0x7f7ffbd43860;
L_0x7f7ffbd43ae0 .concat [ 8 16 0 0], v0x7f7ffbd40580_0, C4<0000000000000000>;
L_0x7f7ffbd43c40 .concat [ 8 16 0 0], v0x7f7ffbd403e0_0, C4<0000000000000000>;
L_0x7f7ffbd43d80 .arith/sum 24, L_0x7f7ffbd43ae0, L_0x7f7ffbd43c40;
L_0x7f7ffbd43eb0 .part L_0x7f7ffbd43d80, 0, 8;
S_0x7f7ffbd3e720 .scope generate, "product_loop2[2]" "product_loop2[2]" 4 24, 4 24, S_0x7f7ffbd3e640;
 .timescale 0 0;
P_0x7f7ffbd3e3f8 .param/l "j" 4 24, +C4<010>;
S_0x7f7ffbd3e800 .scope module, "my_inner_product" "pipelined_inner_product" 4 26, 5 1, S_0x7f7ffbd3e720;
 .timescale -12 -12;
v0x7f7ffbd3e8e0_0 .net *"_s12", 23 0, L_0x7f7ffbd445a0; 1 drivers
v0x7f7ffbd3e960_0 .net *"_s15", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3e9e0_0 .net *"_s16", 23 0, L_0x7f7ffbd446e0; 1 drivers
v0x7f7ffbd3ea80_0 .net *"_s19", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3eb10_0 .net *"_s2", 2 0, L_0x7f7ffbd441c0; 1 drivers
v0x7f7ffbd3ebd0_0 .net *"_s23", 23 0, L_0x7f7ffbd44990; 1 drivers
v0x7f7ffbd3ec60_0 .net *"_s26", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3ed20_0 .net *"_s27", 23 0, L_0x7f7ffbd44aa0; 1 drivers
v0x7f7ffbd3eda0_0 .net *"_s3", 20 0, L_0x7f7ffbd44250; 1 drivers
v0x7f7ffbd3ee70_0 .net *"_s30", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3eef0_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7f7ffbd3efd0_0 .net *"_s8", 2 0, L_0x7f7ffbd44400; 1 drivers
v0x7f7ffbd3f050_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd3f140_0 .net "inp1", 8 0, L_0x7f7ffbd44ec0; 1 drivers
v0x7f7ffbd3f1c0_0 .alias "inp2", 8 0, v0x7f7ffbd41eb0_2;
v0x7f7ffbd3f2c0_0 .net "outp", 7 0, L_0x7f7ffbd44d90; 1 drivers
v0x7f7ffbd3f340_0 .var "rprod2", 7 0;
v0x7f7ffbd3f240_0 .var "rprod3", 7 0;
v0x7f7ffbd3f450_0 .var "rprod3_1", 7 0;
v0x7f7ffbd3f570_0 .var "rsum1", 7 0;
v0x7f7ffbd3f5f0_0 .var "rsum2", 7 0;
v0x7f7ffbd3f3c0 .array "sums", 2 0;
v0x7f7ffbd3f3c0_0 .net v0x7f7ffbd3f3c0 0, 23 0, L_0x7f7ffbd44510; 1 drivers
v0x7f7ffbd3f3c0_1 .net v0x7f7ffbd3f3c0 1, 23 0, L_0x7f7ffbd44880; 1 drivers
v0x7f7ffbd3f3c0_2 .net v0x7f7ffbd3f3c0 2, 23 0, L_0x7f7ffbd44ca0; 1 drivers
L_0x7f7ffbd441c0 .part L_0x7f7ffbd44ec0, 0, 3;
L_0x7f7ffbd44250 .concat [ 3 18 0 0], L_0x7f7ffbd441c0, C4<000000000000000000>;
L_0x7f7ffbd44400 .part L_0x7f7ffbd4a7c0, 0, 3;
L_0x7f7ffbd44510 .arith/mult 24, L_0x7f7ffbd44250, L_0x7f7ffbd44400;
L_0x7f7ffbd445a0 .concat [ 8 16 0 0], v0x7f7ffbd3f570_0, C4<0000000000000000>;
L_0x7f7ffbd446e0 .concat [ 8 16 0 0], v0x7f7ffbd3f340_0, C4<0000000000000000>;
L_0x7f7ffbd44880 .arith/sum 24, L_0x7f7ffbd445a0, L_0x7f7ffbd446e0;
L_0x7f7ffbd44990 .concat [ 8 16 0 0], v0x7f7ffbd3f5f0_0, C4<0000000000000000>;
L_0x7f7ffbd44aa0 .concat [ 8 16 0 0], v0x7f7ffbd3f450_0, C4<0000000000000000>;
L_0x7f7ffbd44ca0 .arith/sum 24, L_0x7f7ffbd44990, L_0x7f7ffbd44aa0;
L_0x7f7ffbd44d90 .part L_0x7f7ffbd44ca0, 0, 8;
S_0x7f7ffbd3b600 .scope generate, "product_loop1[1]" "product_loop1[1]" 4 23, 4 23, S_0x7f7ffbd2b140;
 .timescale 0 0;
P_0x7f7ffbd3afb8 .param/l "i" 4 23, +C4<01>;
S_0x7f7ffbd3d700 .scope generate, "product_loop2[0]" "product_loop2[0]" 4 24, 4 24, S_0x7f7ffbd3b600;
 .timescale 0 0;
P_0x7f7ffbd3ced8 .param/l "j" 4 24, +C4<00>;
S_0x7f7ffbd3d7e0 .scope module, "my_inner_product" "pipelined_inner_product" 4 26, 5 1, S_0x7f7ffbd3d700;
 .timescale -12 -12;
v0x7f7ffbd3d4b0_0 .net *"_s12", 23 0, L_0x7f7ffbd453a0; 1 drivers
v0x7f7ffbd3d8c0_0 .net *"_s15", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3d940_0 .net *"_s16", 23 0, L_0x7f7ffbd45570; 1 drivers
v0x7f7ffbd3d9c0_0 .net *"_s19", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3da40_0 .net *"_s2", 2 0, L_0x7f7ffbd45020; 1 drivers
v0x7f7ffbd3daf0_0 .net *"_s23", 23 0, L_0x7f7ffbd457b0; 1 drivers
v0x7f7ffbd3db80_0 .net *"_s26", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3dc40_0 .net *"_s27", 23 0, L_0x7f7ffbd454e0; 1 drivers
v0x7f7ffbd3dcc0_0 .net *"_s3", 20 0, L_0x7f7ffbd450b0; 1 drivers
v0x7f7ffbd3dd90_0 .net *"_s30", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3de10_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7f7ffbd3def0_0 .net *"_s8", 2 0, L_0x7f7ffbd45200; 1 drivers
v0x7f7ffbd3df70_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd3e060_0 .net "inp1", 8 0, L_0x7f7ffbd45c90; 1 drivers
v0x7f7ffbd3e0e0_0 .alias "inp2", 8 0, v0x7f7ffbd41eb0_0;
v0x7f7ffbd3e1e0_0 .net "outp", 7 0, L_0x7f7ffbd45b60; 1 drivers
v0x7f7ffbd3e260_0 .var "rprod2", 7 0;
v0x7f7ffbd3e160_0 .var "rprod3", 7 0;
v0x7f7ffbd3e370_0 .var "rprod3_1", 7 0;
v0x7f7ffbd3e490_0 .var "rsum1", 7 0;
v0x7f7ffbd3e510_0 .var "rsum2", 7 0;
v0x7f7ffbd3e2e0 .array "sums", 2 0;
v0x7f7ffbd3e2e0_0 .net v0x7f7ffbd3e2e0 0, 23 0, L_0x7f7ffbd45290; 1 drivers
v0x7f7ffbd3e2e0_1 .net v0x7f7ffbd3e2e0 1, 23 0, L_0x7f7ffbd45640; 1 drivers
v0x7f7ffbd3e2e0_2 .net v0x7f7ffbd3e2e0 2, 23 0, L_0x7f7ffbd45a30; 1 drivers
L_0x7f7ffbd45020 .part L_0x7f7ffbd45c90, 0, 3;
L_0x7f7ffbd450b0 .concat [ 3 18 0 0], L_0x7f7ffbd45020, C4<000000000000000000>;
L_0x7f7ffbd45200 .part L_0x7f7ffbd4af60, 0, 3;
L_0x7f7ffbd45290 .arith/mult 24, L_0x7f7ffbd450b0, L_0x7f7ffbd45200;
L_0x7f7ffbd453a0 .concat [ 8 16 0 0], v0x7f7ffbd3e490_0, C4<0000000000000000>;
L_0x7f7ffbd45570 .concat [ 8 16 0 0], v0x7f7ffbd3e260_0, C4<0000000000000000>;
L_0x7f7ffbd45640 .arith/sum 24, L_0x7f7ffbd453a0, L_0x7f7ffbd45570;
L_0x7f7ffbd457b0 .concat [ 8 16 0 0], v0x7f7ffbd3e510_0, C4<0000000000000000>;
L_0x7f7ffbd454e0 .concat [ 8 16 0 0], v0x7f7ffbd3e370_0, C4<0000000000000000>;
L_0x7f7ffbd45a30 .arith/sum 24, L_0x7f7ffbd457b0, L_0x7f7ffbd454e0;
L_0x7f7ffbd45b60 .part L_0x7f7ffbd45a30, 0, 8;
S_0x7f7ffbd3c700 .scope generate, "product_loop2[1]" "product_loop2[1]" 4 24, 4 24, S_0x7f7ffbd3b600;
 .timescale 0 0;
P_0x7f7ffbd3c0b8 .param/l "j" 4 24, +C4<01>;
S_0x7f7ffbd3c7e0 .scope module, "my_inner_product" "pipelined_inner_product" 4 26, 5 1, S_0x7f7ffbd3c700;
 .timescale -12 -12;
v0x7f7ffbd3c4b0_0 .net *"_s12", 23 0, L_0x7f7ffbd46210; 1 drivers
v0x7f7ffbd3c8c0_0 .net *"_s15", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3c940_0 .net *"_s16", 23 0, L_0x7f7ffbd46320; 1 drivers
v0x7f7ffbd3c9e0_0 .net *"_s19", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3ca70_0 .net *"_s2", 2 0, L_0x7f7ffbd45e70; 1 drivers
v0x7f7ffbd3cb30_0 .net *"_s23", 23 0, L_0x7f7ffbd46600; 1 drivers
v0x7f7ffbd3cbc0_0 .net *"_s26", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3cc80_0 .net *"_s27", 23 0, L_0x7f7ffbd46710; 1 drivers
v0x7f7ffbd3cd00_0 .net *"_s3", 20 0, L_0x7f7ffbd45f00; 1 drivers
v0x7f7ffbd3cdd0_0 .net *"_s30", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3ce50_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7f7ffbd3cf30_0 .net *"_s8", 2 0, L_0x7f7ffbd46100; 1 drivers
v0x7f7ffbd3cfb0_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd3d120_0 .net "inp1", 8 0, L_0x7f7ffbd46b20; 1 drivers
v0x7f7ffbd3d1a0_0 .alias "inp2", 8 0, v0x7f7ffbd41eb0_1;
v0x7f7ffbd3d2a0_0 .net "outp", 7 0, L_0x7f7ffbd46a30; 1 drivers
v0x7f7ffbd3d320_0 .var "rprod2", 7 0;
v0x7f7ffbd3d220_0 .var "rprod3", 7 0;
v0x7f7ffbd3d430_0 .var "rprod3_1", 7 0;
v0x7f7ffbd3d550_0 .var "rsum1", 7 0;
v0x7f7ffbd3d5d0_0 .var "rsum2", 7 0;
v0x7f7ffbd3d3a0 .array "sums", 2 0;
v0x7f7ffbd3d3a0_0 .net v0x7f7ffbd3d3a0 0, 23 0, L_0x7f7ffbd458c0; 1 drivers
v0x7f7ffbd3d3a0_1 .net v0x7f7ffbd3d3a0 1, 23 0, L_0x7f7ffbd46510; 1 drivers
v0x7f7ffbd3d3a0_2 .net v0x7f7ffbd3d3a0 2, 23 0, L_0x7f7ffbd46940; 1 drivers
L_0x7f7ffbd45e70 .part L_0x7f7ffbd46b20, 0, 3;
L_0x7f7ffbd45f00 .concat [ 3 18 0 0], L_0x7f7ffbd45e70, C4<000000000000000000>;
L_0x7f7ffbd46100 .part L_0x7f7ffbd4ac30, 0, 3;
L_0x7f7ffbd458c0 .arith/mult 24, L_0x7f7ffbd45f00, L_0x7f7ffbd46100;
L_0x7f7ffbd46210 .concat [ 8 16 0 0], v0x7f7ffbd3d550_0, C4<0000000000000000>;
L_0x7f7ffbd46320 .concat [ 8 16 0 0], v0x7f7ffbd3d320_0, C4<0000000000000000>;
L_0x7f7ffbd46510 .arith/sum 24, L_0x7f7ffbd46210, L_0x7f7ffbd46320;
L_0x7f7ffbd46600 .concat [ 8 16 0 0], v0x7f7ffbd3d5d0_0, C4<0000000000000000>;
L_0x7f7ffbd46710 .concat [ 8 16 0 0], v0x7f7ffbd3d430_0, C4<0000000000000000>;
L_0x7f7ffbd46940 .arith/sum 24, L_0x7f7ffbd46600, L_0x7f7ffbd46710;
L_0x7f7ffbd46a30 .part L_0x7f7ffbd46940, 0, 8;
S_0x7f7ffbd3b700 .scope generate, "product_loop2[2]" "product_loop2[2]" 4 24, 4 24, S_0x7f7ffbd3b600;
 .timescale 0 0;
P_0x7f7ffbd3b3b8 .param/l "j" 4 24, +C4<010>;
S_0x7f7ffbd3b7e0 .scope module, "my_inner_product" "pipelined_inner_product" 4 26, 5 1, S_0x7f7ffbd3b700;
 .timescale -12 -12;
v0x7f7ffbd3b8c0_0 .net *"_s12", 23 0, L_0x7f7ffbd46fc0; 1 drivers
v0x7f7ffbd3b940_0 .net *"_s15", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3b9c0_0 .net *"_s16", 23 0, L_0x7f7ffbd471e0; 1 drivers
v0x7f7ffbd3ba60_0 .net *"_s19", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3baf0_0 .net *"_s2", 2 0, L_0x7f7ffbd46c40; 1 drivers
v0x7f7ffbd3bbb0_0 .net *"_s23", 23 0, L_0x7f7ffbd473e0; 1 drivers
v0x7f7ffbd3bc40_0 .net *"_s26", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3bd00_0 .net *"_s27", 23 0, L_0x7f7ffbd475e0; 1 drivers
v0x7f7ffbd3bd80_0 .net *"_s3", 20 0, L_0x7f7ffbd46cd0; 1 drivers
v0x7f7ffbd3be50_0 .net *"_s30", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3bed0_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7f7ffbd3bfb0_0 .net *"_s8", 2 0, L_0x7f7ffbd46e20; 1 drivers
v0x7f7ffbd3c030_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd3c120_0 .net "inp1", 8 0, L_0x7f7ffbd478d0; 1 drivers
v0x7f7ffbd3c1a0_0 .alias "inp2", 8 0, v0x7f7ffbd41eb0_2;
v0x7f7ffbd3c2a0_0 .net "outp", 7 0, L_0x7f7ffbd477a0; 1 drivers
v0x7f7ffbd3c320_0 .var "rprod2", 7 0;
v0x7f7ffbd3c220_0 .var "rprod3", 7 0;
v0x7f7ffbd3c430_0 .var "rprod3_1", 7 0;
v0x7f7ffbd3c550_0 .var "rsum1", 7 0;
v0x7f7ffbd3c5d0_0 .var "rsum2", 7 0;
v0x7f7ffbd3c3a0 .array "sums", 2 0;
v0x7f7ffbd3c3a0_0 .net v0x7f7ffbd3c3a0 0, 23 0, L_0x7f7ffbd46eb0; 1 drivers
v0x7f7ffbd3c3a0_1 .net v0x7f7ffbd3c3a0 1, 23 0, L_0x7f7ffbd47270; 1 drivers
v0x7f7ffbd3c3a0_2 .net v0x7f7ffbd3c3a0 2, 23 0, L_0x7f7ffbd47670; 1 drivers
L_0x7f7ffbd46c40 .part L_0x7f7ffbd478d0, 0, 3;
L_0x7f7ffbd46cd0 .concat [ 3 18 0 0], L_0x7f7ffbd46c40, C4<000000000000000000>;
L_0x7f7ffbd46e20 .part L_0x7f7ffbd4a7c0, 0, 3;
L_0x7f7ffbd46eb0 .arith/mult 24, L_0x7f7ffbd46cd0, L_0x7f7ffbd46e20;
L_0x7f7ffbd46fc0 .concat [ 8 16 0 0], v0x7f7ffbd3c550_0, C4<0000000000000000>;
L_0x7f7ffbd471e0 .concat [ 8 16 0 0], v0x7f7ffbd3c320_0, C4<0000000000000000>;
L_0x7f7ffbd47270 .arith/sum 24, L_0x7f7ffbd46fc0, L_0x7f7ffbd471e0;
L_0x7f7ffbd473e0 .concat [ 8 16 0 0], v0x7f7ffbd3c5d0_0, C4<0000000000000000>;
L_0x7f7ffbd475e0 .concat [ 8 16 0 0], v0x7f7ffbd3c430_0, C4<0000000000000000>;
L_0x7f7ffbd47670 .arith/sum 24, L_0x7f7ffbd473e0, L_0x7f7ffbd475e0;
L_0x7f7ffbd477a0 .part L_0x7f7ffbd47670, 0, 8;
S_0x7f7ffbd27450 .scope generate, "product_loop1[2]" "product_loop1[2]" 4 23, 4 23, S_0x7f7ffbd2b140;
 .timescale 0 0;
P_0x7f7ffbd27538 .param/l "i" 4 23, +C4<010>;
S_0x7f7ffbd3a670 .scope generate, "product_loop2[0]" "product_loop2[0]" 4 24, 4 24, S_0x7f7ffbd27450;
 .timescale 0 0;
P_0x7f7ffbd3a028 .param/l "j" 4 24, +C4<00>;
S_0x7f7ffbd3a760 .scope module, "my_inner_product" "pipelined_inner_product" 4 26, 5 1, S_0x7f7ffbd3a670;
 .timescale -12 -12;
v0x7f7ffbd3a420_0 .net *"_s12", 23 0, L_0x7f7ffbd47e60; 1 drivers
v0x7f7ffbd3a840_0 .net *"_s15", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3a8c0_0 .net *"_s16", 23 0, L_0x7f7ffbd47f90; 1 drivers
v0x7f7ffbd3a960_0 .net *"_s19", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3a9f0_0 .net *"_s2", 2 0, L_0x7f7ffbd47b30; 1 drivers
v0x7f7ffbd3aab0_0 .net *"_s23", 23 0, L_0x7f7ffbd48290; 1 drivers
v0x7f7ffbd3ab40_0 .net *"_s26", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3ac00_0 .net *"_s27", 23 0, L_0x7f7ffbd483a0; 1 drivers
v0x7f7ffbd3ac80_0 .net *"_s3", 20 0, L_0x7f7ffbd47bc0; 1 drivers
v0x7f7ffbd3ad50_0 .net *"_s30", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd3add0_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7f7ffbd3aeb0_0 .net *"_s8", 2 0, L_0x7f7ffbd47d90; 1 drivers
v0x7f7ffbd3af30_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd3b020_0 .net "inp1", 8 0, L_0x7f7ffbd48730; 1 drivers
v0x7f7ffbd3b0a0_0 .alias "inp2", 8 0, v0x7f7ffbd41eb0_0;
v0x7f7ffbd3b1a0_0 .net "outp", 7 0, L_0x7f7ffbd48600; 1 drivers
v0x7f7ffbd3b220_0 .var "rprod2", 7 0;
v0x7f7ffbd3b120_0 .var "rprod3", 7 0;
v0x7f7ffbd3b330_0 .var "rprod3_1", 7 0;
v0x7f7ffbd3b450_0 .var "rsum1", 7 0;
v0x7f7ffbd3b4d0_0 .var "rsum2", 7 0;
v0x7f7ffbd3b2a0 .array "sums", 2 0;
v0x7f7ffbd3b2a0_0 .net v0x7f7ffbd3b2a0 0, 23 0, L_0x7f7ffbd474f0; 1 drivers
v0x7f7ffbd3b2a0_1 .net v0x7f7ffbd3b2a0 1, 23 0, L_0x7f7ffbd47c90; 1 drivers
v0x7f7ffbd3b2a0_2 .net v0x7f7ffbd3b2a0 2, 23 0, L_0x7f7ffbd48100; 1 drivers
L_0x7f7ffbd47b30 .part L_0x7f7ffbd48730, 0, 3;
L_0x7f7ffbd47bc0 .concat [ 3 18 0 0], L_0x7f7ffbd47b30, C4<000000000000000000>;
L_0x7f7ffbd47d90 .part L_0x7f7ffbd4af60, 0, 3;
L_0x7f7ffbd474f0 .arith/mult 24, L_0x7f7ffbd47bc0, L_0x7f7ffbd47d90;
L_0x7f7ffbd47e60 .concat [ 8 16 0 0], v0x7f7ffbd3b450_0, C4<0000000000000000>;
L_0x7f7ffbd47f90 .concat [ 8 16 0 0], v0x7f7ffbd3b220_0, C4<0000000000000000>;
L_0x7f7ffbd47c90 .arith/sum 24, L_0x7f7ffbd47e60, L_0x7f7ffbd47f90;
L_0x7f7ffbd48290 .concat [ 8 16 0 0], v0x7f7ffbd3b4d0_0, C4<0000000000000000>;
L_0x7f7ffbd483a0 .concat [ 8 16 0 0], v0x7f7ffbd3b330_0, C4<0000000000000000>;
L_0x7f7ffbd48100 .arith/sum 24, L_0x7f7ffbd48290, L_0x7f7ffbd483a0;
L_0x7f7ffbd48600 .part L_0x7f7ffbd48100, 0, 8;
S_0x7f7ffbd396e0 .scope generate, "product_loop2[1]" "product_loop2[1]" 4 24, 4 24, S_0x7f7ffbd27450;
 .timescale 0 0;
P_0x7f7ffbd39098 .param/l "j" 4 24, +C4<01>;
S_0x7f7ffbd397d0 .scope module, "my_inner_product" "pipelined_inner_product" 4 26, 5 1, S_0x7f7ffbd396e0;
 .timescale -12 -12;
v0x7f7ffbd39490_0 .net *"_s12", 23 0, L_0x7f7ffbd48bd0; 1 drivers
v0x7f7ffbd398b0_0 .net *"_s15", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd39930_0 .net *"_s16", 23 0, L_0x7f7ffbd484e0; 1 drivers
v0x7f7ffbd399d0_0 .net *"_s19", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd39a60_0 .net *"_s2", 2 0, L_0x7f7ffbd48890; 1 drivers
v0x7f7ffbd39b20_0 .net *"_s23", 23 0, L_0x7f7ffbd49030; 1 drivers
v0x7f7ffbd39bb0_0 .net *"_s26", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd39c70_0 .net *"_s27", 23 0, L_0x7f7ffbd48d50; 1 drivers
v0x7f7ffbd39cf0_0 .net *"_s3", 20 0, L_0x7f7ffbd48920; 1 drivers
v0x7f7ffbd39dc0_0 .net *"_s30", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd39e40_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7f7ffbd39f20_0 .net *"_s8", 2 0, L_0x7f7ffbd48a70; 1 drivers
v0x7f7ffbd39fa0_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd3a090_0 .net "inp1", 8 0, L_0x7f7ffbd49520; 1 drivers
v0x7f7ffbd3a110_0 .alias "inp2", 8 0, v0x7f7ffbd41eb0_1;
v0x7f7ffbd3a210_0 .net "outp", 7 0, L_0x7f7ffbd493f0; 1 drivers
v0x7f7ffbd3a290_0 .var "rprod2", 7 0;
v0x7f7ffbd3a190_0 .var "rprod3", 7 0;
v0x7f7ffbd3a3a0_0 .var "rprod3_1", 7 0;
v0x7f7ffbd3a4c0_0 .var "rsum1", 7 0;
v0x7f7ffbd3a540_0 .var "rsum2", 7 0;
v0x7f7ffbd3a310 .array "sums", 2 0;
v0x7f7ffbd3a310_0 .net v0x7f7ffbd3a310 0, 23 0, L_0x7f7ffbd48b00; 1 drivers
v0x7f7ffbd3a310_1 .net v0x7f7ffbd3a310 1, 23 0, L_0x7f7ffbd48ec0; 1 drivers
v0x7f7ffbd3a310_2 .net v0x7f7ffbd3a310 2, 23 0, L_0x7f7ffbd492c0; 1 drivers
L_0x7f7ffbd48890 .part L_0x7f7ffbd49520, 0, 3;
L_0x7f7ffbd48920 .concat [ 3 18 0 0], L_0x7f7ffbd48890, C4<000000000000000000>;
L_0x7f7ffbd48a70 .part L_0x7f7ffbd4ac30, 0, 3;
L_0x7f7ffbd48b00 .arith/mult 24, L_0x7f7ffbd48920, L_0x7f7ffbd48a70;
L_0x7f7ffbd48bd0 .concat [ 8 16 0 0], v0x7f7ffbd3a4c0_0, C4<0000000000000000>;
L_0x7f7ffbd484e0 .concat [ 8 16 0 0], v0x7f7ffbd3a290_0, C4<0000000000000000>;
L_0x7f7ffbd48ec0 .arith/sum 24, L_0x7f7ffbd48bd0, L_0x7f7ffbd484e0;
L_0x7f7ffbd49030 .concat [ 8 16 0 0], v0x7f7ffbd3a540_0, C4<0000000000000000>;
L_0x7f7ffbd48d50 .concat [ 8 16 0 0], v0x7f7ffbd3a3a0_0, C4<0000000000000000>;
L_0x7f7ffbd492c0 .arith/sum 24, L_0x7f7ffbd49030, L_0x7f7ffbd48d50;
L_0x7f7ffbd493f0 .part L_0x7f7ffbd492c0, 0, 8;
S_0x7f7ffbd23760 .scope generate, "product_loop2[2]" "product_loop2[2]" 4 24, 4 24, S_0x7f7ffbd27450;
 .timescale 0 0;
P_0x7f7ffbd23848 .param/l "j" 4 24, +C4<010>;
S_0x7f7ffbd1f9c0 .scope module, "my_inner_product" "pipelined_inner_product" 4 26, 5 1, S_0x7f7ffbd23760;
 .timescale -12 -12;
v0x7f7ffbd26f30_0 .net *"_s12", 23 0, L_0x7f7ffbd49af0; 1 drivers
v0x7f7ffbd38910_0 .net *"_s15", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd389a0_0 .net *"_s16", 23 0, L_0x7f7ffbd49c00; 1 drivers
v0x7f7ffbd38a40_0 .net *"_s19", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd38ad0_0 .net *"_s2", 2 0, L_0x7f7ffbd49800; 1 drivers
v0x7f7ffbd38b90_0 .net *"_s23", 23 0, L_0x7f7ffbd49e70; 1 drivers
v0x7f7ffbd38c20_0 .net *"_s26", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd38ce0_0 .net *"_s27", 23 0, L_0x7f7ffbd49f80; 1 drivers
v0x7f7ffbd38d60_0 .net *"_s3", 20 0, L_0x7f7ffbd49890; 1 drivers
v0x7f7ffbd38e30_0 .net *"_s30", 15 0, C4<0000000000000000>; 1 drivers
v0x7f7ffbd38eb0_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7f7ffbd38f90_0 .net *"_s8", 2 0, L_0x7f7ffbd49140; 1 drivers
v0x7f7ffbd39010_0 .alias "clk", 0 0, v0x7f7ffbd41fb0_0;
v0x7f7ffbd39100_0 .net "inp1", 8 0, L_0x7f7ffbd4a360; 1 drivers
v0x7f7ffbd39180_0 .alias "inp2", 8 0, v0x7f7ffbd41eb0_2;
v0x7f7ffbd39280_0 .net "outp", 7 0, L_0x7f7ffbd4a270; 1 drivers
v0x7f7ffbd39300_0 .var "rprod2", 7 0;
v0x7f7ffbd39200_0 .var "rprod3", 7 0;
v0x7f7ffbd39410_0 .var "rprod3_1", 7 0;
v0x7f7ffbd39530_0 .var "rsum1", 7 0;
v0x7f7ffbd395b0_0 .var "rsum2", 7 0;
v0x7f7ffbd39380 .array "sums", 2 0;
v0x7f7ffbd39380_0 .net v0x7f7ffbd39380 0, 23 0, L_0x7f7ffbd491d0; 1 drivers
v0x7f7ffbd39380_1 .net v0x7f7ffbd39380 1, 23 0, L_0x7f7ffbd49920; 1 drivers
v0x7f7ffbd39380_2 .net v0x7f7ffbd39380 2, 23 0, L_0x7f7ffbd49d10; 1 drivers
E_0x7f7ffbd1faa0 .event posedge, v0x7f7ffbd39010_0;
L_0x7f7ffbd49800 .part L_0x7f7ffbd4a360, 0, 3;
L_0x7f7ffbd49890 .concat [ 3 18 0 0], L_0x7f7ffbd49800, C4<000000000000000000>;
L_0x7f7ffbd49140 .part L_0x7f7ffbd4a7c0, 0, 3;
L_0x7f7ffbd491d0 .arith/mult 24, L_0x7f7ffbd49890, L_0x7f7ffbd49140;
L_0x7f7ffbd49af0 .concat [ 8 16 0 0], v0x7f7ffbd39530_0, C4<0000000000000000>;
L_0x7f7ffbd49c00 .concat [ 8 16 0 0], v0x7f7ffbd39300_0, C4<0000000000000000>;
L_0x7f7ffbd49920 .arith/sum 24, L_0x7f7ffbd49af0, L_0x7f7ffbd49c00;
L_0x7f7ffbd49e70 .concat [ 8 16 0 0], v0x7f7ffbd395b0_0, C4<0000000000000000>;
L_0x7f7ffbd49f80 .concat [ 8 16 0 0], v0x7f7ffbd39410_0, C4<0000000000000000>;
L_0x7f7ffbd49d10 .arith/sum 24, L_0x7f7ffbd49e70, L_0x7f7ffbd49f80;
L_0x7f7ffbd4a270 .part L_0x7f7ffbd49d10, 0, 8;
    .scope S_0x7f7ffbd407a0;
T_0 ;
    %wait E_0x7f7ffbd1faa0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd41360, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd41510_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 16, v0x7f7ffbd3d0a0_0, 3;
    %jmp T_0.1;
T_0.0 ;
    %mov 16, 2, 3;
T_0.1 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 16, v0x7f7ffbd41160_0, 3;
    %movi 19, 0, 5;
    %jmp T_0.3;
T_0.2 ;
    %mov 16, 2, 8;
T_0.3 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd412e0_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd41360, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd41590_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 16, v0x7f7ffbd3d0a0_0, 3;
    %jmp T_0.5;
T_0.4 ;
    %mov 16, 2, 3;
T_0.5 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.6, 4;
    %load/x1p 16, v0x7f7ffbd41160_0, 3;
    %movi 19, 0, 5;
    %jmp T_0.7;
T_0.6 ;
    %mov 16, 2, 8;
T_0.7 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd411e0_0, 0, 8;
    %load/v 8, v0x7f7ffbd411e0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd413f0_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f7ffbd3f810;
T_1 ;
    %wait E_0x7f7ffbd1faa0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd40350, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd40500_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 16, v0x7f7ffbd400d0_0, 3;
    %jmp T_1.1;
T_1.0 ;
    %mov 16, 2, 3;
T_1.1 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 16, v0x7f7ffbd40150_0, 3;
    %movi 19, 0, 5;
    %jmp T_1.3;
T_1.2 ;
    %mov 16, 2, 8;
T_1.3 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd402d0_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd40350, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd40580_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.4, 4;
    %load/x1p 16, v0x7f7ffbd400d0_0, 3;
    %jmp T_1.5;
T_1.4 ;
    %mov 16, 2, 3;
T_1.5 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.6, 4;
    %load/x1p 16, v0x7f7ffbd40150_0, 3;
    %movi 19, 0, 5;
    %jmp T_1.7;
T_1.6 ;
    %mov 16, 2, 8;
T_1.7 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd401d0_0, 0, 8;
    %load/v 8, v0x7f7ffbd401d0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd403e0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7ffbd3e800;
T_2 ;
    %wait E_0x7f7ffbd1faa0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3f3c0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3f570_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.0, 4;
    %load/x1p 16, v0x7f7ffbd3f140_0, 3;
    %jmp T_2.1;
T_2.0 ;
    %mov 16, 2, 3;
T_2.1 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.2, 4;
    %load/x1p 16, v0x7f7ffbd3f1c0_0, 3;
    %movi 19, 0, 5;
    %jmp T_2.3;
T_2.2 ;
    %mov 16, 2, 8;
T_2.3 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3f340_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3f3c0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3f5f0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.4, 4;
    %load/x1p 16, v0x7f7ffbd3f140_0, 3;
    %jmp T_2.5;
T_2.4 ;
    %mov 16, 2, 3;
T_2.5 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.6, 4;
    %load/x1p 16, v0x7f7ffbd3f1c0_0, 3;
    %movi 19, 0, 5;
    %jmp T_2.7;
T_2.6 ;
    %mov 16, 2, 8;
T_2.7 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3f240_0, 0, 8;
    %load/v 8, v0x7f7ffbd3f240_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3f450_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f7ffbd3d7e0;
T_3 ;
    %wait E_0x7f7ffbd1faa0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3e2e0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3e490_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.0, 4;
    %load/x1p 16, v0x7f7ffbd3e060_0, 3;
    %jmp T_3.1;
T_3.0 ;
    %mov 16, 2, 3;
T_3.1 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 16, v0x7f7ffbd3e0e0_0, 3;
    %movi 19, 0, 5;
    %jmp T_3.3;
T_3.2 ;
    %mov 16, 2, 8;
T_3.3 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3e260_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3e2e0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3e510_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.4, 4;
    %load/x1p 16, v0x7f7ffbd3e060_0, 3;
    %jmp T_3.5;
T_3.4 ;
    %mov 16, 2, 3;
T_3.5 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 16, v0x7f7ffbd3e0e0_0, 3;
    %movi 19, 0, 5;
    %jmp T_3.7;
T_3.6 ;
    %mov 16, 2, 8;
T_3.7 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3e160_0, 0, 8;
    %load/v 8, v0x7f7ffbd3e160_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3e370_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7ffbd3c7e0;
T_4 ;
    %wait E_0x7f7ffbd1faa0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3d3a0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3d550_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.0, 4;
    %load/x1p 16, v0x7f7ffbd3d120_0, 3;
    %jmp T_4.1;
T_4.0 ;
    %mov 16, 2, 3;
T_4.1 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.2, 4;
    %load/x1p 16, v0x7f7ffbd3d1a0_0, 3;
    %movi 19, 0, 5;
    %jmp T_4.3;
T_4.2 ;
    %mov 16, 2, 8;
T_4.3 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3d320_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3d3a0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3d5d0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.4, 4;
    %load/x1p 16, v0x7f7ffbd3d120_0, 3;
    %jmp T_4.5;
T_4.4 ;
    %mov 16, 2, 3;
T_4.5 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.6, 4;
    %load/x1p 16, v0x7f7ffbd3d1a0_0, 3;
    %movi 19, 0, 5;
    %jmp T_4.7;
T_4.6 ;
    %mov 16, 2, 8;
T_4.7 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3d220_0, 0, 8;
    %load/v 8, v0x7f7ffbd3d220_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3d430_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f7ffbd3b7e0;
T_5 ;
    %wait E_0x7f7ffbd1faa0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3c3a0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3c550_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.0, 4;
    %load/x1p 16, v0x7f7ffbd3c120_0, 3;
    %jmp T_5.1;
T_5.0 ;
    %mov 16, 2, 3;
T_5.1 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.2, 4;
    %load/x1p 16, v0x7f7ffbd3c1a0_0, 3;
    %movi 19, 0, 5;
    %jmp T_5.3;
T_5.2 ;
    %mov 16, 2, 8;
T_5.3 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3c320_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3c3a0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3c5d0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 16, v0x7f7ffbd3c120_0, 3;
    %jmp T_5.5;
T_5.4 ;
    %mov 16, 2, 3;
T_5.5 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.6, 4;
    %load/x1p 16, v0x7f7ffbd3c1a0_0, 3;
    %movi 19, 0, 5;
    %jmp T_5.7;
T_5.6 ;
    %mov 16, 2, 8;
T_5.7 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3c220_0, 0, 8;
    %load/v 8, v0x7f7ffbd3c220_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3c430_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f7ffbd3a760;
T_6 ;
    %wait E_0x7f7ffbd1faa0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3b2a0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3b450_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.0, 4;
    %load/x1p 16, v0x7f7ffbd3b020_0, 3;
    %jmp T_6.1;
T_6.0 ;
    %mov 16, 2, 3;
T_6.1 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.2, 4;
    %load/x1p 16, v0x7f7ffbd3b0a0_0, 3;
    %movi 19, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %mov 16, 2, 8;
T_6.3 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3b220_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3b2a0, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3b4d0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.4, 4;
    %load/x1p 16, v0x7f7ffbd3b020_0, 3;
    %jmp T_6.5;
T_6.4 ;
    %mov 16, 2, 3;
T_6.5 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.6, 4;
    %load/x1p 16, v0x7f7ffbd3b0a0_0, 3;
    %movi 19, 0, 5;
    %jmp T_6.7;
T_6.6 ;
    %mov 16, 2, 8;
T_6.7 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3b120_0, 0, 8;
    %load/v 8, v0x7f7ffbd3b120_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3b330_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f7ffbd397d0;
T_7 ;
    %wait E_0x7f7ffbd1faa0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3a310, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3a4c0_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 16, v0x7f7ffbd3a090_0, 3;
    %jmp T_7.1;
T_7.0 ;
    %mov 16, 2, 3;
T_7.1 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.2, 4;
    %load/x1p 16, v0x7f7ffbd3a110_0, 3;
    %movi 19, 0, 5;
    %jmp T_7.3;
T_7.2 ;
    %mov 16, 2, 8;
T_7.3 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3a290_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd3a310, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3a540_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %load/x1p 16, v0x7f7ffbd3a090_0, 3;
    %jmp T_7.5;
T_7.4 ;
    %mov 16, 2, 3;
T_7.5 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 16, v0x7f7ffbd3a110_0, 3;
    %movi 19, 0, 5;
    %jmp T_7.7;
T_7.6 ;
    %mov 16, 2, 8;
T_7.7 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3a190_0, 0, 8;
    %load/v 8, v0x7f7ffbd3a190_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd3a3a0_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f7ffbd1f9c0;
T_8 ;
    %wait E_0x7f7ffbd1faa0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd39380, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd39530_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.0, 4;
    %load/x1p 16, v0x7f7ffbd39100_0, 3;
    %jmp T_8.1;
T_8.0 ;
    %mov 16, 2, 3;
T_8.1 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.2, 4;
    %load/x1p 16, v0x7f7ffbd39180_0, 3;
    %movi 19, 0, 5;
    %jmp T_8.3;
T_8.2 ;
    %mov 16, 2, 8;
T_8.3 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd39300_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7f7ffbd39380, 24;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd395b0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.4, 4;
    %load/x1p 16, v0x7f7ffbd39100_0, 3;
    %jmp T_8.5;
T_8.4 ;
    %mov 16, 2, 3;
T_8.5 ;
    %mov 8, 16, 3; Move signal select into place
    %mov 11, 0, 5;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.6, 4;
    %load/x1p 16, v0x7f7ffbd39180_0, 3;
    %movi 19, 0, 5;
    %jmp T_8.7;
T_8.6 ;
    %mov 16, 2, 8;
T_8.7 ;
; Save base=16 wid=8 in lookaside.
    %mul 8, 16, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd39200_0, 0, 8;
    %load/v 8, v0x7f7ffbd39200_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x7f7ffbd39410_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f7ffbd13d30;
T_9 ;
    %set/v v0x7f7ffbd42030_0, 0, 9;
    %set/v v0x7f7ffbd420b0_0, 0, 27;
    %end;
    .thread T_9;
    .scope S_0x7f7ffbd13d30;
T_10 ;
    %wait E_0x7f7ffbd1faa0;
    %load/v 8, v0x7f7ffbd42030_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %ix/load 0, 9, 0;
    %assign/v0 v0x7f7ffbd42030_0, 0, 8;
    %load/v 8, v0x7f7ffbd420b0_0, 27;
    %mov 35, 0, 5;
    %addi 8, 1, 32;
    %ix/load 0, 27, 0;
    %assign/v0 v0x7f7ffbd420b0_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f7ffbd0fea0;
T_11 ;
    %delay 100000, 0;
    %vpi_call 2 16 "$finish";
    %end;
    .thread T_11;
    .scope S_0x7f7ffbd0fea0;
T_12 ;
    %set/v v0x7f7ffbd42330_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7f7ffbd0fea0;
T_13 ;
    %delay 1000, 0;
    %load/v 8, v0x7f7ffbd42330_0, 1;
    %inv 8, 1;
    %set/v v0x7f7ffbd42330_0, 8, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f7ffbd0fea0;
T_14 ;
    %wait E_0x7f7ffbd1faa0;
    %vpi_call 2 40 "$display", "inps = ", v0x7f7ffbd42230_0, " => outp = ", v0x7f7ffbd422b0_0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "matrix_mult_matrix_tb.v";
    "matrix_mult_matrix_test.v";
    "matrix_mult_matrix.v";
    "pipelined_inner_product.v";
