
///////////////////////////////////
// Efinity Synthesis Started 
// Feb 26, 2024 14:24:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/intern/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/intern/project/apb_final/work_dbg/debug_top.v:4836)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/intern/project/apb_final/work_dbg/debug_top.v:5194)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/intern/project/apb_final/work_dbg/debug_top.v:5195)
[EFX-0011 VERI-WARNING] port 'probe121' remains unconnected for this instance (VERI-1927) (E:/intern/project/apb_final/work_dbg/debug_top.v:584)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:957)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/intern/project/apb_final/work_dbg/debug_top.v:4053)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:658)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01111001,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:6122)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01111001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:6122)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (E:/intern/project/apb_final/work_dbg/debug_top.v:4828)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010011111110,CAPTURE_CONTROL=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5271)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011111111)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5013)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:4963)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011111111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:867)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/intern/project/apb_final/work_dbg/debug_top.v:882)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:736)
[EFX-0011 VERI-WARNING] input port 'probe121[0]' remains unconnected for this instance (VDB-1053) (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/intern/project/apb_final/work_dbg/debug_top.v:5923)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/intern/project/apb_final/work_dbg/debug_top.v:5924)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/intern/project/apb_final/work_dbg/debug_top.v:6134)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/intern/project/apb_final/work_dbg/debug_top.v:6134)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (E:/intern/project/apb_final/work_dbg/debug_top.v:882)
[EFX-0200 WARNING] Removing redundant signal : din[1278]. (E:/intern/project/apb_final/work_dbg/debug_top.v:5026)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/intern/project/apb_final/work_dbg/debug_top.v:5305)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/intern/project/apb_final/work_dbg/debug_top.v:5306)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/intern/project/apb_final/work_dbg/debug_top.v:1490)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/intern/project/apb_final/work_dbg/debug_top.v:1492)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/intern/project/apb_final/work_dbg/debug_top.v:1493)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/intern/project/apb_final/work_dbg/debug_top.v:1497)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/intern/project/apb_final/work_dbg/debug_top.v:1508)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (E:/intern/project/apb_final/work_dbg/debug_top.v:741)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/intern/project/apb_final/work_dbg/debug_top.v:742)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/intern/project/apb_final/work_dbg/debug_top.v:744)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/intern/project/apb_final/work_dbg/debug_top.v:749)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe121[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe122[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe123[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe124[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe125[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe126[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe127[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe128[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe129[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe130[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011111111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011111111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011111111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011111111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010011111110,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010011111110,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 27s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 9425 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 3290 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 340 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 49s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8087, ed: 25373, lv: 7, pw: 20790.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 39s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 9425 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 3290 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	88
[EFX-0000 INFO] EFX_LUT4        : 	8073
[EFX-0000 INFO] EFX_FF          : 	12695
[EFX-0000 INFO] EFX_RAM_5K      : 	256
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 26, 2024 14:26:46
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : r_Rx_Byte[8]. (E:\intern\project\apb_final\uartrx.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[0]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[1]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[2]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[3]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[4]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[5]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[6]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[7]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[8]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[9]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[10]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[11]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[12]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[13]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[14]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[15]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[16]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[17]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[18]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[19]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[20]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[21]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[22]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[23]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[24]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[25]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[26]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[27]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[28]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[29]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[30]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[31]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (pstrobe[0]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (pstrobe[1]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[31]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[30]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[29]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[28]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[27]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[26]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[25]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[24]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[23]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[22]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_8_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_8_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_master" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_uart" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_uart" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 125 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clock_w with 9687 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 3283 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 5507 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 34s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 212, ed: 644, lv: 3, pw: 17407.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 4534 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n15 with 3283 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	98
[EFX-0000 INFO] EFX_LUT4        : 	8003
[EFX-0000 INFO] EFX_FF          : 	7816
[EFX-0000 INFO] EFX_RAM_5K      : 	258
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 26, 2024 15:57:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "E:/intern/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (E:/intern/project/apb_final/work_dbg/debug_top.v:4836)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (E:/intern/project/apb_final/work_dbg/debug_top.v:5194)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (E:/intern/project/apb_final/work_dbg/debug_top.v:5195)
[EFX-0011 VERI-WARNING] port 'probe121' remains unconnected for this instance (VERI-1927) (E:/intern/project/apb_final/work_dbg/debug_top.v:584)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:957)
[EFX-0011 VERI-WARNING] expression size 256 truncated to fit in target size 64 (VERI-1209) (E:/intern/project/apb_final/work_dbg/debug_top.v:4053)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:658)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0110,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5917)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01111001,PIPE=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:6122)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01111001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:6122)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (E:/intern/project/apb_final/work_dbg/debug_top.v:4828)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010011111110,CAPTURE_CONTROL=1)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5271)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010011111111)' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:5013)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:4963)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010011111111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:867)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (E:/intern/project/apb_final/work_dbg/debug_top.v:882)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (E:/intern/project/apb_final/work_dbg/debug_top.v:736)
[EFX-0011 VERI-WARNING] input port 'probe121[0]' remains unconnected for this instance (VDB-1053) (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (E:/intern/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (E:/intern/project/apb_final/work_dbg/debug_top.v:5923)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (E:/intern/project/apb_final/work_dbg/debug_top.v:5924)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/intern/project/apb_final/work_dbg/debug_top.v:6134)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (E:/intern/project/apb_final/work_dbg/debug_top.v:6134)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (E:/intern/project/apb_final/work_dbg/debug_top.v:882)
[EFX-0200 WARNING] Removing redundant signal : din[1278]. (E:/intern/project/apb_final/work_dbg/debug_top.v:5026)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (E:/intern/project/apb_final/work_dbg/debug_top.v:5305)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (E:/intern/project/apb_final/work_dbg/debug_top.v:5306)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/intern/project/apb_final/work_dbg/debug_top.v:1490)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/intern/project/apb_final/work_dbg/debug_top.v:1492)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (E:/intern/project/apb_final/work_dbg/debug_top.v:1493)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/intern/project/apb_final/work_dbg/debug_top.v:1497)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (E:/intern/project/apb_final/work_dbg/debug_top.v:1508)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (E:/intern/project/apb_final/work_dbg/debug_top.v:741)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (E:/intern/project/apb_final/work_dbg/debug_top.v:742)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (E:/intern/project/apb_final/work_dbg/debug_top.v:744)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (E:/intern/project/apb_final/work_dbg/debug_top.v:749)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe121[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe122[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe123[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe124[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe125[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe126[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe127[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe128[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe129[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe130[0]'. (E:/intern/project/apb_final/work_dbg/debug_top.v:443)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111001,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011111111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010011111111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011111111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010011111111)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010011111110,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010011111110,CAPTURE_CONTROL=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 4s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 38s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 9425 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 3290 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 341 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 55s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8068, ed: 25453, lv: 7, pw: 20805.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 40s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 9425 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 3290 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 2s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	88
[EFX-0000 INFO] EFX_LUT4        : 	8054
[EFX-0000 INFO] EFX_FF          : 	12695
[EFX-0000 INFO] EFX_RAM_5K      : 	256
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 26, 2024 16:00:04
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : r_Rx_Byte[8]. (E:\intern\project\apb_final\uartrx.v:21)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\intern\project\apb_final\sram.v:19)
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[0]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[1]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[2]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[3]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[4]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[5]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[6]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[7]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[8]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[9]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[10]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[11]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[12]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[13]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[14]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[15]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[16]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[17]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[18]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[19]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[20]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[21]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[22]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[23]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[24]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[25]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[26]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[27]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[28]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[29]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[30]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (ext_addr[31]=0).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (pstrobe[0]=1).
[EFX-0266 WARNING] Module Instance 'apb_master1' input pin tied to constant (pstrobe[1]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[31]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[30]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[29]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[28]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[27]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[26]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[25]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[24]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[23]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'apb_master1.slv_prdata[22]'. (E:\intern\project\apb_final\top.v:87)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_8_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_8_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_master" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_master" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "apb_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_uart" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctrl_uart" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 125 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clock_w with 9687 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 3283 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 5510 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 32s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 236, ed: 692, lv: 3, pw: 17424.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 4534 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n15 with 3283 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	98
[EFX-0000 INFO] EFX_LUT4        : 	8009
[EFX-0000 INFO] EFX_FF          : 	7816
[EFX-0000 INFO] EFX_RAM_5K      : 	258
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
