// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition"

// DATE "03/29/2021 10:38:24"

// 
// Device: Altera EPF10K100EBC356-1 Package BGA356
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module MKDS_first_half (
	CS,
	data_in,
	CLK,
	OE,
	dir,
	data_out_from_reg_0,
	data_out_from_reg_1,
	data_out_from_reg_2,
	data_out_from_reg_3,
	data_out_from_reg_4,
	data_out_from_reg_5,
	data_out_from_reg_6,
	data_out_from_reg_7,
	data_out_from_reg_8,
	data_out_from_reg_9,
	data_out_from_reg_10,
	data_out_from_reg_11,
	data_out_from_reg_12,
	data_out_from_reg_13,
	data_out_from_reg_14,
	data_out_from_reg_15);
input 	CS;
input 	[15:0] data_in;
input 	CLK;
output 	[15:0] OE;
output 	[15:0] dir;
output 	[7:0] data_out_from_reg_0;
output 	[7:0] data_out_from_reg_1;
output 	[7:0] data_out_from_reg_2;
output 	[7:0] data_out_from_reg_3;
output 	[7:0] data_out_from_reg_4;
output 	[7:0] data_out_from_reg_5;
output 	[7:0] data_out_from_reg_6;
output 	[7:0] data_out_from_reg_7;
output 	[7:0] data_out_from_reg_8;
output 	[7:0] data_out_from_reg_9;
output 	[7:0] data_out_from_reg_10;
output 	[7:0] data_out_from_reg_11;
output 	[7:0] data_out_from_reg_12;
output 	[7:0] data_out_from_reg_13;
output 	[7:0] data_out_from_reg_14;
output 	[7:0] data_out_from_reg_15;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("out_set_reg_v.sdo");
// synopsys translate_on

wire \CS~dataout ;
wire \CLK~dataout ;
wire \control_logic_unit|delay_3_my|d_trig_1|Q_out~regout ;
wire \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ;
wire \control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ;
wire \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout ;
wire \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q ;
wire [7:0] \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q ;
wire [7:0] \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q ;
wire [7:0] \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q ;
wire [15:0] \data_in~dataout ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q ;
wire [7:0] \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q ;
wire [7:0] \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q ;


// atom is at PIN_B14
flex10ke_io \data_in[1]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [1]),
	.padio(data_in[1]));
// synopsys translate_off
defparam \data_in[1]~I .feedback_mode = "from_pin";
defparam \data_in[1]~I .operation_mode = "input";
defparam \data_in[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AF14
flex10ke_io \data_in[15]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [15]),
	.padio(data_in[15]));
// synopsys translate_off
defparam \data_in[15]~I .feedback_mode = "from_pin";
defparam \data_in[15]~I .operation_mode = "input";
defparam \data_in[15]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_K24
flex10ke_io \data_in[12]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [12]),
	.padio(data_in[12]));
// synopsys translate_off
defparam \data_in[12]~I .feedback_mode = "from_pin";
defparam \data_in[12]~I .operation_mode = "input";
defparam \data_in[12]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_K25
flex10ke_io \CS~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CS~dataout ),
	.padio(CS));
// synopsys translate_off
defparam \CS~I .feedback_mode = "from_pin";
defparam \CS~I .operation_mode = "input";
defparam \CS~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_A14
flex10ke_io \CLK~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CLK~dataout ),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .feedback_mode = "from_pin";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC5_I52
flex10ke_lcell \control_logic_unit|delay_3_my|d_trig_1|Q_out (
// Equation(s):
// \control_logic_unit|delay_3_my|d_trig_1|Q_out~regout  = DFFEA(\CS~dataout , GLOBAL(\CLK~dataout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CS~dataout ),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\control_logic_unit|delay_3_my|d_trig_1|Q_out~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|delay_3_my|d_trig_1|Q_out .clock_enable_mode = "false";
defparam \control_logic_unit|delay_3_my|d_trig_1|Q_out .lut_mask = "ff00";
defparam \control_logic_unit|delay_3_my|d_trig_1|Q_out .operation_mode = "normal";
defparam \control_logic_unit|delay_3_my|d_trig_1|Q_out .output_mode = "reg_only";
defparam \control_logic_unit|delay_3_my|d_trig_1|Q_out .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I52
flex10ke_lcell \control_logic_unit|delay_3_my|d_trig_2|Q_out (
// Equation(s):
// \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  = DFFEA(\control_logic_unit|delay_3_my|d_trig_1|Q_out~regout , GLOBAL(\CLK~dataout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control_logic_unit|delay_3_my|d_trig_1|Q_out~regout ),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|delay_3_my|d_trig_2|Q_out .clock_enable_mode = "false";
defparam \control_logic_unit|delay_3_my|d_trig_2|Q_out .lut_mask = "ff00";
defparam \control_logic_unit|delay_3_my|d_trig_2|Q_out .operation_mode = "normal";
defparam \control_logic_unit|delay_3_my|d_trig_2|Q_out .output_mode = "reg_only";
defparam \control_logic_unit|delay_3_my|d_trig_2|Q_out .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I52
flex10ke_lcell \control_logic_unit|delay_3_my|d_trig_3|Q_out (
// Equation(s):
// \control_logic_unit|delay_3_my|d_trig_3|Q_out~regout  = DFFEA(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout , GLOBAL(\CLK~dataout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\CLK~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|delay_3_my|d_trig_3|Q_out .clock_enable_mode = "false";
defparam \control_logic_unit|delay_3_my|d_trig_3|Q_out .lut_mask = "ff00";
defparam \control_logic_unit|delay_3_my|d_trig_3|Q_out .operation_mode = "normal";
defparam \control_logic_unit|delay_3_my|d_trig_3|Q_out .output_mode = "reg_only";
defparam \control_logic_unit|delay_3_my|d_trig_3|Q_out .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I52
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout  = \data_in~dataout [12] & \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(vcc),
	.datab(\data_in~dataout [12]),
	.datac(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .lut_mask = "00c0";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_A13
flex10ke_io \data_in[9]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [9]),
	.padio(data_in[9]));
// synopsys translate_off
defparam \data_in[9]~I .feedback_mode = "from_pin";
defparam \data_in[9]~I .operation_mode = "input";
defparam \data_in[9]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_K3
flex10ke_io \data_in[8]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [8]),
	.padio(data_in[8]));
// synopsys translate_off
defparam \data_in[8]~I .feedback_mode = "from_pin";
defparam \data_in[8]~I .operation_mode = "input";
defparam \data_in[8]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_I35
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout  = \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout  & !\data_in~dataout [9] & !\data_in~dataout [8]

	.dataa(vcc),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.datac(\data_in~dataout [9]),
	.datad(\data_in~dataout [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .lut_mask = "000c";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_E34
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [1] = DFFEA(\data_in~dataout [1], GLOBAL(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_AF13
flex10ke_io \data_in[3]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [3]),
	.padio(data_in[3]));
// synopsys translate_off
defparam \data_in[3]~I .feedback_mode = "from_pin";
defparam \data_in[3]~I .operation_mode = "input";
defparam \data_in[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC2_L7
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [3] = DFFEA(\data_in~dataout [3], GLOBAL(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_AF17
flex10ke_io \data_in[5]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [5]),
	.padio(data_in[5]));
// synopsys translate_off
defparam \data_in[5]~I .feedback_mode = "from_pin";
defparam \data_in[5]~I .operation_mode = "input";
defparam \data_in[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC8_E46
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [5] = DFFEA(\data_in~dataout [5], GLOBAL(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_AE17
flex10ke_io \data_in[7]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [7]),
	.padio(data_in[7]));
// synopsys translate_off
defparam \data_in[7]~I .feedback_mode = "from_pin";
defparam \data_in[7]~I .operation_mode = "input";
defparam \data_in[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC3_E47
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [7] = DFFEA(\data_in~dataout [7], GLOBAL(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I35
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout  = \data_in~dataout [8] & \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout  & !\data_in~dataout [9]

	.dataa(vcc),
	.datab(\data_in~dataout [8]),
	.datac(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.datad(\data_in~dataout [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .lut_mask = "00c0";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_F29
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_F37
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_F37
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_F37
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I35
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout  = \data_in~dataout [9] & \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout  & !\data_in~dataout [8]

	.dataa(vcc),
	.datab(\data_in~dataout [9]),
	.datac(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.datad(\data_in~dataout [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .lut_mask = "00c0";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K28
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K47
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K47
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K47
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I49
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout  = \data_in~dataout [9] & \data_in~dataout [8] & \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout 

	.dataa(vcc),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [8]),
	.datad(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .lut_mask = "c000";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_G52
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_G52
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_G52
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_G52
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_B16
flex10ke_io \data_in[0]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [0]),
	.padio(data_in[0]));
// synopsys translate_off
defparam \data_in[0]~I .feedback_mode = "from_pin";
defparam \data_in[0]~I .operation_mode = "input";
defparam \data_in[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC4_A32
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0] = DFFEA(\data_in~dataout [0], GLOBAL(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_A24
flex10ke_io \data_in[2]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [2]),
	.padio(data_in[2]));
// synopsys translate_off
defparam \data_in[2]~I .feedback_mode = "from_pin";
defparam \data_in[2]~I .operation_mode = "input";
defparam \data_in[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC8_L50
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2] = DFFEA(\data_in~dataout [2], GLOBAL(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_C23
flex10ke_io \data_in[4]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [4]),
	.padio(data_in[4]));
// synopsys translate_off
defparam \data_in[4]~I .feedback_mode = "from_pin";
defparam \data_in[4]~I .operation_mode = "input";
defparam \data_in[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_H43
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4] = DFFEA(\data_in~dataout [4], GLOBAL(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_C20
flex10ke_io \data_in[6]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [6]),
	.padio(data_in[6]));
// synopsys translate_off
defparam \data_in[6]~I .feedback_mode = "from_pin";
defparam \data_in[6]~I .operation_mode = "input";
defparam \data_in[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC4_E39
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6] = DFFEA(\data_in~dataout [6], GLOBAL(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ), !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[0]~5_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_F33
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_F40
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_F37
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_F37
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[1]~6_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K47
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K47
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K47
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K47
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[2]~7_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_G52
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_G52
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_G52
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_G52
flex10ke_lcell \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] (
// Equation(s):
// \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_dir_1|strob_out_to_reg[3]~8_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_J2
flex10ke_io \data_in[10]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [10]),
	.padio(data_in[10]));
// synopsys translate_off
defparam \data_in[10]~I .feedback_mode = "from_pin";
defparam \data_in[10]~I .operation_mode = "input";
defparam \data_in[10]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_C17
flex10ke_io \data_in[11]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\data_in~dataout [11]),
	.padio(data_in[11]));
// synopsys translate_off
defparam \data_in[11]~I .feedback_mode = "from_pin";
defparam \data_in[11]~I .operation_mode = "input";
defparam \data_in[11]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_I34
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout  = !\data_in~dataout [8] & !\data_in~dataout [9] & !\data_in~dataout [10] & !\data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .lut_mask = "0001";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I31
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~0_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_J36
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_J11
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_J36
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_J36
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J36
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_J36
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_J36
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_G35
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[0]~16_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I41
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout  = \data_in~dataout [8] & !\data_in~dataout [9] & !\data_in~dataout [10] & !\data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .lut_mask = "0002";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I42
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~1_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_F31
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_F47
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_F47
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_F47
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_F47
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_F47
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_F30
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_F47
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[1]~17_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I32
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout  = !\data_in~dataout [8] & \data_in~dataout [9] & !\data_in~dataout [10] & !\data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .lut_mask = "0004";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I46
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~2_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K46
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[2]~18_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I33
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout  = \data_in~dataout [8] & \data_in~dataout [9] & !\data_in~dataout [10] & !\data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I42
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~3_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_H41
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_H41
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_H41
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_H41
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_H41
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_H41
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_H45
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H41
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[3]~19_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I32
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout  = !\data_in~dataout [8] & !\data_in~dataout [9] & \data_in~dataout [10] & !\data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .lut_mask = "0010";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I42
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~4_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D26
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D7
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D26
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_D26
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_D26
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_D26
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_D40
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_D26
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[4]~20_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I32
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout  = \data_in~dataout [8] & !\data_in~dataout [9] & \data_in~dataout [10] & !\data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .lut_mask = "0020";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I47
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~5_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D51
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_D51
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D51
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D47
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_D51
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_D51
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_D51
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_D51
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[5]~21_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I30
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout  = !\data_in~dataout [8] & \data_in~dataout [9] & \data_in~dataout [10] & !\data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .lut_mask = "0040";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I46
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~6_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_G37
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_G37
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_G37
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_G36
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_G34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_G38
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_G37
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_G35
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[6]~22_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I41
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout  = \data_in~dataout [8] & \data_in~dataout [9] & \data_in~dataout [10] & !\data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .lut_mask = "0080";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I41
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~7_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_G46
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_G32
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_G43
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_G32
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_G32
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_G32
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_G51
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_G32
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[7]~23_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I41
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout  = !\data_in~dataout [8] & !\data_in~dataout [9] & !\data_in~dataout [10] & \data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .lut_mask = "0100";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I46
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~8_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A51
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A52
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A34
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[8]~24_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I32
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout  = \data_in~dataout [8] & !\data_in~dataout [9] & !\data_in~dataout [10] & \data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .lut_mask = "0200";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I46
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~9_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C45
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C31
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C45
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C45
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C45
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_C45
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C45
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C45
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[9]~25_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I41
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout  = !\data_in~dataout [8] & \data_in~dataout [9] & !\data_in~dataout [10] & \data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .lut_mask = "0400";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I42
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~10_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_H48
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_H29
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_H29
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_H29
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_H29
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_H29
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_H35
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_H29
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[10]~26_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I42
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout  = \data_in~dataout [8] & \data_in~dataout [9] & !\data_in~dataout [10] & \data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .lut_mask = "0800";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I42
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~11_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B38
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_B28
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_B28
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B23
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_B28
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_B28
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_B28
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_B28
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[11]~27_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I32
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout  = !\data_in~dataout [8] & !\data_in~dataout [9] & \data_in~dataout [10] & \data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .lut_mask = "1000";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I42
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~12_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I25
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I17
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I17
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I17
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I17
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I17
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I17
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I17
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[12]~28_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I52
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout  = \data_in~dataout [8] & !\data_in~dataout [9] & \data_in~dataout [10] & \data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .lut_mask = "2000";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I46
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~13_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_D40
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_D40
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_D40
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D25
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_D40
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_D40
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_D40
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_D50
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[13]~29_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I41
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout  = !\data_in~dataout [8] & \data_in~dataout [9] & \data_in~dataout [10] & \data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .lut_mask = "4000";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I46
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~14_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I30
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I30
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I30
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I30
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I30
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I30
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I30
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I32
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[14]~30_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I32
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout  = \data_in~dataout [8] & \data_in~dataout [9] & \data_in~dataout [10] & \data_in~dataout [11]

	.dataa(\data_in~dataout [8]),
	.datab(\data_in~dataout [9]),
	.datac(\data_in~dataout [10]),
	.datad(\data_in~dataout [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .lut_mask = "8000";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I46
flex10ke_lcell \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 (
// Equation(s):
// \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout  = \control_logic_unit|delay_3_my|d_trig_2|Q_out~regout  & \control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout  & !\data_in~dataout [12] & 
// !\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout 

	.dataa(\control_logic_unit|delay_3_my|d_trig_2|Q_out~regout ),
	.datab(\control_logic_unit|DEC_common_my|DEC_for_regs_1|Decoder0~15_combout ),
	.datac(\data_in~dataout [12]),
	.datad(\control_logic_unit|delay_3_my|d_trig_3|Q_out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .clock_enable_mode = "false";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .lut_mask = "0008";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .operation_mode = "normal";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .output_mode = "comb_only";
defparam \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_C49
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [0] = DFFEA(\data_in~dataout [0], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [0]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_C49
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [1] = DFFEA(\data_in~dataout [1], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [1]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_C49
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [2] = DFFEA(\data_in~dataout [2], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [2]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_C14
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [3] = DFFEA(\data_in~dataout [3], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [3]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_C49
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [4] = DFFEA(\data_in~dataout [4], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [4]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_C49
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [5] = DFFEA(\data_in~dataout [5], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [5]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_C49
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [6] = DFFEA(\data_in~dataout [6], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [6]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_C49
flex10ke_lcell \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] (
// Equation(s):
// \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [7] = DFFEA(\data_in~dataout [7], \control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout , !GLOBAL(\data_in~dataout [15]), , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in~dataout [7]),
	.aclr(\data_in~dataout [15]),
	.aload(gnd),
	.clk(\control_logic_unit|DEC_common_my|DEC_for_regs_1|strob_out_to_reg[15]~31_combout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .clock_enable_mode = "false";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .lut_mask = "ff00";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .operation_mode = "normal";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .output_mode = "reg_only";
defparam \reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q[7] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_E5
flex10ke_io \data_in[13]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_in[13]));
// synopsys translate_off
defparam \data_in[13]~I .feedback_mode = "from_pin";
defparam \data_in[13]~I .operation_mode = "input";
defparam \data_in[13]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AD7
flex10ke_io \data_in[14]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_in[14]));
// synopsys translate_off
defparam \data_in[14]~I .feedback_mode = "from_pin";
defparam \data_in[14]~I .operation_mode = "input";
defparam \data_in[14]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_U24
flex10ke_io \OE[0]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[0]));
// synopsys translate_off
defparam \OE[0]~I .feedback_mode = "none";
defparam \OE[0]~I .operation_mode = "output";
defparam \OE[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_D1
flex10ke_io \OE[1]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[1]));
// synopsys translate_off
defparam \OE[1]~I .feedback_mode = "none";
defparam \OE[1]~I .operation_mode = "output";
defparam \OE[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_R22
flex10ke_io \OE[2]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[2]));
// synopsys translate_off
defparam \OE[2]~I .feedback_mode = "none";
defparam \OE[2]~I .operation_mode = "output";
defparam \OE[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_T5
flex10ke_io \OE[3]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[3]));
// synopsys translate_off
defparam \OE[3]~I .feedback_mode = "none";
defparam \OE[3]~I .operation_mode = "output";
defparam \OE[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_R4
flex10ke_io \OE[4]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[4]));
// synopsys translate_off
defparam \OE[4]~I .feedback_mode = "none";
defparam \OE[4]~I .operation_mode = "output";
defparam \OE[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_P23
flex10ke_io \OE[5]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[5]));
// synopsys translate_off
defparam \OE[5]~I .feedback_mode = "none";
defparam \OE[5]~I .operation_mode = "output";
defparam \OE[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_R5
flex10ke_io \OE[6]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[6]));
// synopsys translate_off
defparam \OE[6]~I .feedback_mode = "none";
defparam \OE[6]~I .operation_mode = "output";
defparam \OE[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_R2
flex10ke_io \OE[7]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[7]));
// synopsys translate_off
defparam \OE[7]~I .feedback_mode = "none";
defparam \OE[7]~I .operation_mode = "output";
defparam \OE[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_F3
flex10ke_io \OE[8]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[8]));
// synopsys translate_off
defparam \OE[8]~I .feedback_mode = "none";
defparam \OE[8]~I .operation_mode = "output";
defparam \OE[8]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_G1
flex10ke_io \OE[9]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[9]));
// synopsys translate_off
defparam \OE[9]~I .feedback_mode = "none";
defparam \OE[9]~I .operation_mode = "output";
defparam \OE[9]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_G22
flex10ke_io \OE[10]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[10]));
// synopsys translate_off
defparam \OE[10]~I .feedback_mode = "none";
defparam \OE[10]~I .operation_mode = "output";
defparam \OE[10]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_F25
flex10ke_io \OE[11]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[11]));
// synopsys translate_off
defparam \OE[11]~I .feedback_mode = "none";
defparam \OE[11]~I .operation_mode = "output";
defparam \OE[11]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_V26
flex10ke_io \OE[12]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[12]));
// synopsys translate_off
defparam \OE[12]~I .feedback_mode = "none";
defparam \OE[12]~I .operation_mode = "output";
defparam \OE[12]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_N22
flex10ke_io \OE[13]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[13]));
// synopsys translate_off
defparam \OE[13]~I .feedback_mode = "none";
defparam \OE[13]~I .operation_mode = "output";
defparam \OE[13]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_M25
flex10ke_io \OE[14]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[14]));
// synopsys translate_off
defparam \OE[14]~I .feedback_mode = "none";
defparam \OE[14]~I .operation_mode = "output";
defparam \OE[14]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AD23
flex10ke_io \OE[15]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(OE[15]));
// synopsys translate_off
defparam \OE[15]~I .feedback_mode = "none";
defparam \OE[15]~I .operation_mode = "output";
defparam \OE[15]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AB23
flex10ke_io \dir[0]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[0]));
// synopsys translate_off
defparam \dir[0]~I .feedback_mode = "none";
defparam \dir[0]~I .operation_mode = "output";
defparam \dir[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_E24
flex10ke_io \dir[1]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[1]));
// synopsys translate_off
defparam \dir[1]~I .feedback_mode = "none";
defparam \dir[1]~I .operation_mode = "output";
defparam \dir[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_M4
flex10ke_io \dir[2]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[2]));
// synopsys translate_off
defparam \dir[2]~I .feedback_mode = "none";
defparam \dir[2]~I .operation_mode = "output";
defparam \dir[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_U25
flex10ke_io \dir[3]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_0|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[3]));
// synopsys translate_off
defparam \dir[3]~I .feedback_mode = "none";
defparam \dir[3]~I .operation_mode = "output";
defparam \dir[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_H25
flex10ke_io \dir[4]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[4]));
// synopsys translate_off
defparam \dir[4]~I .feedback_mode = "none";
defparam \dir[4]~I .operation_mode = "output";
defparam \dir[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_P4
flex10ke_io \dir[5]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[5]));
// synopsys translate_off
defparam \dir[5]~I .feedback_mode = "none";
defparam \dir[5]~I .operation_mode = "output";
defparam \dir[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AF20
flex10ke_io \dir[6]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[6]));
// synopsys translate_off
defparam \dir[6]~I .feedback_mode = "none";
defparam \dir[6]~I .operation_mode = "output";
defparam \dir[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AE18
flex10ke_io \dir[7]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_1|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[7]));
// synopsys translate_off
defparam \dir[7]~I .feedback_mode = "none";
defparam \dir[7]~I .operation_mode = "output";
defparam \dir[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_F22
flex10ke_io \dir[8]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[8]));
// synopsys translate_off
defparam \dir[8]~I .feedback_mode = "none";
defparam \dir[8]~I .operation_mode = "output";
defparam \dir[8]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_C21
flex10ke_io \dir[9]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[9]));
// synopsys translate_off
defparam \dir[9]~I .feedback_mode = "none";
defparam \dir[9]~I .operation_mode = "output";
defparam \dir[9]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_F26
flex10ke_io \dir[10]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[10]));
// synopsys translate_off
defparam \dir[10]~I .feedback_mode = "none";
defparam \dir[10]~I .operation_mode = "output";
defparam \dir[10]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_T2
flex10ke_io \dir[11]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_2|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[11]));
// synopsys translate_off
defparam \dir[11]~I .feedback_mode = "none";
defparam \dir[11]~I .operation_mode = "output";
defparam \dir[11]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_T22
flex10ke_io \dir[12]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[12]));
// synopsys translate_off
defparam \dir[12]~I .feedback_mode = "none";
defparam \dir[12]~I .operation_mode = "output";
defparam \dir[12]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_C22
flex10ke_io \dir[13]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[13]));
// synopsys translate_off
defparam \dir[13]~I .feedback_mode = "none";
defparam \dir[13]~I .operation_mode = "output";
defparam \dir[13]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_E22
flex10ke_io \dir[14]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[14]));
// synopsys translate_off
defparam \dir[14]~I .feedback_mode = "none";
defparam \dir[14]~I .operation_mode = "output";
defparam \dir[14]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AD22
flex10ke_io \dir[15]~I (
	.datain(\reg_out_unit_my|regs_dir_out_my|Reg_out_3|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(dir[15]));
// synopsys translate_off
defparam \dir[15]~I .feedback_mode = "none";
defparam \dir[15]~I .operation_mode = "output";
defparam \dir[15]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_H1
flex10ke_io \data_out_from_reg_0[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_0[0]));
// synopsys translate_off
defparam \data_out_from_reg_0[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_0[0]~I .operation_mode = "output";
defparam \data_out_from_reg_0[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_G3
flex10ke_io \data_out_from_reg_0[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_0[1]));
// synopsys translate_off
defparam \data_out_from_reg_0[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_0[1]~I .operation_mode = "output";
defparam \data_out_from_reg_0[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_G25
flex10ke_io \data_out_from_reg_0[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_0[2]));
// synopsys translate_off
defparam \data_out_from_reg_0[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_0[2]~I .operation_mode = "output";
defparam \data_out_from_reg_0[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_H2
flex10ke_io \data_out_from_reg_0[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_0[3]));
// synopsys translate_off
defparam \data_out_from_reg_0[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_0[3]~I .operation_mode = "output";
defparam \data_out_from_reg_0[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_G26
flex10ke_io \data_out_from_reg_0[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_0[4]));
// synopsys translate_off
defparam \data_out_from_reg_0[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_0[4]~I .operation_mode = "output";
defparam \data_out_from_reg_0[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_J23
flex10ke_io \data_out_from_reg_0[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_0[5]));
// synopsys translate_off
defparam \data_out_from_reg_0[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_0[5]~I .operation_mode = "output";
defparam \data_out_from_reg_0[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_H4
flex10ke_io \data_out_from_reg_0[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_0[6]));
// synopsys translate_off
defparam \data_out_from_reg_0[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_0[6]~I .operation_mode = "output";
defparam \data_out_from_reg_0[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_A19
flex10ke_io \data_out_from_reg_0[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_0|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_0[7]));
// synopsys translate_off
defparam \data_out_from_reg_0[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_0[7]~I .operation_mode = "output";
defparam \data_out_from_reg_0[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_P22
flex10ke_io \data_out_from_reg_1[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_1[0]));
// synopsys translate_off
defparam \data_out_from_reg_1[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_1[0]~I .operation_mode = "output";
defparam \data_out_from_reg_1[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_R23
flex10ke_io \data_out_from_reg_1[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_1[1]));
// synopsys translate_off
defparam \data_out_from_reg_1[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_1[1]~I .operation_mode = "output";
defparam \data_out_from_reg_1[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_B23
flex10ke_io \data_out_from_reg_1[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_1[2]));
// synopsys translate_off
defparam \data_out_from_reg_1[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_1[2]~I .operation_mode = "output";
defparam \data_out_from_reg_1[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_P3
flex10ke_io \data_out_from_reg_1[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_1[3]));
// synopsys translate_off
defparam \data_out_from_reg_1[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_1[3]~I .operation_mode = "output";
defparam \data_out_from_reg_1[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_R25
flex10ke_io \data_out_from_reg_1[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_1[4]));
// synopsys translate_off
defparam \data_out_from_reg_1[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_1[4]~I .operation_mode = "output";
defparam \data_out_from_reg_1[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_P1
flex10ke_io \data_out_from_reg_1[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_1[5]));
// synopsys translate_off
defparam \data_out_from_reg_1[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_1[5]~I .operation_mode = "output";
defparam \data_out_from_reg_1[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_P25
flex10ke_io \data_out_from_reg_1[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_1[6]));
// synopsys translate_off
defparam \data_out_from_reg_1[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_1[6]~I .operation_mode = "output";
defparam \data_out_from_reg_1[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AE22
flex10ke_io \data_out_from_reg_1[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_1|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_1[7]));
// synopsys translate_off
defparam \data_out_from_reg_1[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_1[7]~I .operation_mode = "output";
defparam \data_out_from_reg_1[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_G5
flex10ke_io \data_out_from_reg_2[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_2[0]));
// synopsys translate_off
defparam \data_out_from_reg_2[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_2[0]~I .operation_mode = "output";
defparam \data_out_from_reg_2[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AF18
flex10ke_io \data_out_from_reg_2[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_2[1]));
// synopsys translate_off
defparam \data_out_from_reg_2[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_2[1]~I .operation_mode = "output";
defparam \data_out_from_reg_2[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_G23
flex10ke_io \data_out_from_reg_2[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_2[2]));
// synopsys translate_off
defparam \data_out_from_reg_2[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_2[2]~I .operation_mode = "output";
defparam \data_out_from_reg_2[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_F5
flex10ke_io \data_out_from_reg_2[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_2[3]));
// synopsys translate_off
defparam \data_out_from_reg_2[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_2[3]~I .operation_mode = "output";
defparam \data_out_from_reg_2[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_B17
flex10ke_io \data_out_from_reg_2[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_2[4]));
// synopsys translate_off
defparam \data_out_from_reg_2[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_2[4]~I .operation_mode = "output";
defparam \data_out_from_reg_2[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_F2
flex10ke_io \data_out_from_reg_2[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_2[5]));
// synopsys translate_off
defparam \data_out_from_reg_2[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_2[5]~I .operation_mode = "output";
defparam \data_out_from_reg_2[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_F24
flex10ke_io \data_out_from_reg_2[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_2[6]));
// synopsys translate_off
defparam \data_out_from_reg_2[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_2[6]~I .operation_mode = "output";
defparam \data_out_from_reg_2[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_C16
flex10ke_io \data_out_from_reg_2[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_2|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_2[7]));
// synopsys translate_off
defparam \data_out_from_reg_2[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_2[7]~I .operation_mode = "output";
defparam \data_out_from_reg_2[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AF22
flex10ke_io \data_out_from_reg_3[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_3[0]));
// synopsys translate_off
defparam \data_out_from_reg_3[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_3[0]~I .operation_mode = "output";
defparam \data_out_from_reg_3[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_K2
flex10ke_io \data_out_from_reg_3[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_3[1]));
// synopsys translate_off
defparam \data_out_from_reg_3[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_3[1]~I .operation_mode = "output";
defparam \data_out_from_reg_3[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L4
flex10ke_io \data_out_from_reg_3[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_3[2]));
// synopsys translate_off
defparam \data_out_from_reg_3[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_3[2]~I .operation_mode = "output";
defparam \data_out_from_reg_3[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AE19
flex10ke_io \data_out_from_reg_3[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_3[3]));
// synopsys translate_off
defparam \data_out_from_reg_3[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_3[3]~I .operation_mode = "output";
defparam \data_out_from_reg_3[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L26
flex10ke_io \data_out_from_reg_3[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_3[4]));
// synopsys translate_off
defparam \data_out_from_reg_3[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_3[4]~I .operation_mode = "output";
defparam \data_out_from_reg_3[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L5
flex10ke_io \data_out_from_reg_3[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_3[5]));
// synopsys translate_off
defparam \data_out_from_reg_3[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_3[5]~I .operation_mode = "output";
defparam \data_out_from_reg_3[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L24
flex10ke_io \data_out_from_reg_3[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_3[6]));
// synopsys translate_off
defparam \data_out_from_reg_3[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_3[6]~I .operation_mode = "output";
defparam \data_out_from_reg_3[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_B19
flex10ke_io \data_out_from_reg_3[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_3|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_3[7]));
// synopsys translate_off
defparam \data_out_from_reg_3[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_3[7]~I .operation_mode = "output";
defparam \data_out_from_reg_3[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_V3
flex10ke_io \data_out_from_reg_4[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_4[0]));
// synopsys translate_off
defparam \data_out_from_reg_4[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_4[0]~I .operation_mode = "output";
defparam \data_out_from_reg_4[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_V4
flex10ke_io \data_out_from_reg_4[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_4[1]));
// synopsys translate_off
defparam \data_out_from_reg_4[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_4[1]~I .operation_mode = "output";
defparam \data_out_from_reg_4[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_V5
flex10ke_io \data_out_from_reg_4[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_4[2]));
// synopsys translate_off
defparam \data_out_from_reg_4[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_4[2]~I .operation_mode = "output";
defparam \data_out_from_reg_4[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_B12
flex10ke_io \data_out_from_reg_4[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_4[3]));
// synopsys translate_off
defparam \data_out_from_reg_4[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_4[3]~I .operation_mode = "output";
defparam \data_out_from_reg_4[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AD13
flex10ke_io \data_out_from_reg_4[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_4[4]));
// synopsys translate_off
defparam \data_out_from_reg_4[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_4[4]~I .operation_mode = "output";
defparam \data_out_from_reg_4[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AD12
flex10ke_io \data_out_from_reg_4[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_4[5]));
// synopsys translate_off
defparam \data_out_from_reg_4[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_4[5]~I .operation_mode = "output";
defparam \data_out_from_reg_4[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_P5
flex10ke_io \data_out_from_reg_4[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_4[6]));
// synopsys translate_off
defparam \data_out_from_reg_4[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_4[6]~I .operation_mode = "output";
defparam \data_out_from_reg_4[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_U2
flex10ke_io \data_out_from_reg_4[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_4|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_4[7]));
// synopsys translate_off
defparam \data_out_from_reg_4[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_4[7]~I .operation_mode = "output";
defparam \data_out_from_reg_4[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_V24
flex10ke_io \data_out_from_reg_5[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_5[0]));
// synopsys translate_off
defparam \data_out_from_reg_5[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_5[0]~I .operation_mode = "output";
defparam \data_out_from_reg_5[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_W26
flex10ke_io \data_out_from_reg_5[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_5[1]));
// synopsys translate_off
defparam \data_out_from_reg_5[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_5[1]~I .operation_mode = "output";
defparam \data_out_from_reg_5[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_C24
flex10ke_io \data_out_from_reg_5[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_5[2]));
// synopsys translate_off
defparam \data_out_from_reg_5[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_5[2]~I .operation_mode = "output";
defparam \data_out_from_reg_5[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_N4
flex10ke_io \data_out_from_reg_5[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_5[3]));
// synopsys translate_off
defparam \data_out_from_reg_5[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_5[3]~I .operation_mode = "output";
defparam \data_out_from_reg_5[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_T24
flex10ke_io \data_out_from_reg_5[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_5[4]));
// synopsys translate_off
defparam \data_out_from_reg_5[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_5[4]~I .operation_mode = "output";
defparam \data_out_from_reg_5[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_U23
flex10ke_io \data_out_from_reg_5[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_5[5]));
// synopsys translate_off
defparam \data_out_from_reg_5[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_5[5]~I .operation_mode = "output";
defparam \data_out_from_reg_5[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_U22
flex10ke_io \data_out_from_reg_5[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_5[6]));
// synopsys translate_off
defparam \data_out_from_reg_5[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_5[6]~I .operation_mode = "output";
defparam \data_out_from_reg_5[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AA2
flex10ke_io \data_out_from_reg_5[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_5|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_5[7]));
// synopsys translate_off
defparam \data_out_from_reg_5[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_5[7]~I .operation_mode = "output";
defparam \data_out_from_reg_5[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_B18
flex10ke_io \data_out_from_reg_6[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_6[0]));
// synopsys translate_off
defparam \data_out_from_reg_6[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_6[0]~I .operation_mode = "output";
defparam \data_out_from_reg_6[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_N24
flex10ke_io \data_out_from_reg_6[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_6[1]));
// synopsys translate_off
defparam \data_out_from_reg_6[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_6[1]~I .operation_mode = "output";
defparam \data_out_from_reg_6[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_N5
flex10ke_io \data_out_from_reg_6[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_6[2]));
// synopsys translate_off
defparam \data_out_from_reg_6[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_6[2]~I .operation_mode = "output";
defparam \data_out_from_reg_6[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_E25
flex10ke_io \data_out_from_reg_6[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_6[3]));
// synopsys translate_off
defparam \data_out_from_reg_6[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_6[3]~I .operation_mode = "output";
defparam \data_out_from_reg_6[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_E4
flex10ke_io \data_out_from_reg_6[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_6[4]));
// synopsys translate_off
defparam \data_out_from_reg_6[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_6[4]~I .operation_mode = "output";
defparam \data_out_from_reg_6[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_T3
flex10ke_io \data_out_from_reg_6[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_6[5]));
// synopsys translate_off
defparam \data_out_from_reg_6[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_6[5]~I .operation_mode = "output";
defparam \data_out_from_reg_6[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_M5
flex10ke_io \data_out_from_reg_6[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_6[6]));
// synopsys translate_off
defparam \data_out_from_reg_6[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_6[6]~I .operation_mode = "output";
defparam \data_out_from_reg_6[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_E2
flex10ke_io \data_out_from_reg_6[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_6|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_6[7]));
// synopsys translate_off
defparam \data_out_from_reg_6[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_6[7]~I .operation_mode = "output";
defparam \data_out_from_reg_6[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_E26
flex10ke_io \data_out_from_reg_7[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_7[0]));
// synopsys translate_off
defparam \data_out_from_reg_7[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_7[0]~I .operation_mode = "output";
defparam \data_out_from_reg_7[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_P26
flex10ke_io \data_out_from_reg_7[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_7[1]));
// synopsys translate_off
defparam \data_out_from_reg_7[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_7[1]~I .operation_mode = "output";
defparam \data_out_from_reg_7[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_M3
flex10ke_io \data_out_from_reg_7[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_7[2]));
// synopsys translate_off
defparam \data_out_from_reg_7[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_7[2]~I .operation_mode = "output";
defparam \data_out_from_reg_7[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_A18
flex10ke_io \data_out_from_reg_7[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_7[3]));
// synopsys translate_off
defparam \data_out_from_reg_7[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_7[3]~I .operation_mode = "output";
defparam \data_out_from_reg_7[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_N23
flex10ke_io \data_out_from_reg_7[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_7[4]));
// synopsys translate_off
defparam \data_out_from_reg_7[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_7[4]~I .operation_mode = "output";
defparam \data_out_from_reg_7[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_N2
flex10ke_io \data_out_from_reg_7[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_7[5]));
// synopsys translate_off
defparam \data_out_from_reg_7[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_7[5]~I .operation_mode = "output";
defparam \data_out_from_reg_7[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_M2
flex10ke_io \data_out_from_reg_7[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_7[6]));
// synopsys translate_off
defparam \data_out_from_reg_7[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_7[6]~I .operation_mode = "output";
defparam \data_out_from_reg_7[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_M24
flex10ke_io \data_out_from_reg_7[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_7|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_7[7]));
// synopsys translate_off
defparam \data_out_from_reg_7[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_7[7]~I .operation_mode = "output";
defparam \data_out_from_reg_7[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AB3
flex10ke_io \data_out_from_reg_8[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_8[0]));
// synopsys translate_off
defparam \data_out_from_reg_8[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_8[0]~I .operation_mode = "output";
defparam \data_out_from_reg_8[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AA24
flex10ke_io \data_out_from_reg_8[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_8[1]));
// synopsys translate_off
defparam \data_out_from_reg_8[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_8[1]~I .operation_mode = "output";
defparam \data_out_from_reg_8[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AB22
flex10ke_io \data_out_from_reg_8[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_8[2]));
// synopsys translate_off
defparam \data_out_from_reg_8[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_8[2]~I .operation_mode = "output";
defparam \data_out_from_reg_8[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AC26
flex10ke_io \data_out_from_reg_8[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_8[3]));
// synopsys translate_off
defparam \data_out_from_reg_8[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_8[3]~I .operation_mode = "output";
defparam \data_out_from_reg_8[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AB24
flex10ke_io \data_out_from_reg_8[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_8[4]));
// synopsys translate_off
defparam \data_out_from_reg_8[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_8[4]~I .operation_mode = "output";
defparam \data_out_from_reg_8[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AC1
flex10ke_io \data_out_from_reg_8[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_8[5]));
// synopsys translate_off
defparam \data_out_from_reg_8[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_8[5]~I .operation_mode = "output";
defparam \data_out_from_reg_8[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AB4
flex10ke_io \data_out_from_reg_8[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_8[6]));
// synopsys translate_off
defparam \data_out_from_reg_8[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_8[6]~I .operation_mode = "output";
defparam \data_out_from_reg_8[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AB25
flex10ke_io \data_out_from_reg_8[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_8|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_8[7]));
// synopsys translate_off
defparam \data_out_from_reg_8[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_8[7]~I .operation_mode = "output";
defparam \data_out_from_reg_8[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_H5
flex10ke_io \data_out_from_reg_9[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_9[0]));
// synopsys translate_off
defparam \data_out_from_reg_9[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_9[0]~I .operation_mode = "output";
defparam \data_out_from_reg_9[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_Y26
flex10ke_io \data_out_from_reg_9[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_9[1]));
// synopsys translate_off
defparam \data_out_from_reg_9[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_9[1]~I .operation_mode = "output";
defparam \data_out_from_reg_9[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_Y25
flex10ke_io \data_out_from_reg_9[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_9[2]));
// synopsys translate_off
defparam \data_out_from_reg_9[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_9[2]~I .operation_mode = "output";
defparam \data_out_from_reg_9[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_W2
flex10ke_io \data_out_from_reg_9[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_9[3]));
// synopsys translate_off
defparam \data_out_from_reg_9[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_9[3]~I .operation_mode = "output";
defparam \data_out_from_reg_9[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_Y24
flex10ke_io \data_out_from_reg_9[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_9[4]));
// synopsys translate_off
defparam \data_out_from_reg_9[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_9[4]~I .operation_mode = "output";
defparam \data_out_from_reg_9[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_W3
flex10ke_io \data_out_from_reg_9[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_9[5]));
// synopsys translate_off
defparam \data_out_from_reg_9[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_9[5]~I .operation_mode = "output";
defparam \data_out_from_reg_9[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AE21
flex10ke_io \data_out_from_reg_9[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_9[6]));
// synopsys translate_off
defparam \data_out_from_reg_9[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_9[6]~I .operation_mode = "output";
defparam \data_out_from_reg_9[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_W23
flex10ke_io \data_out_from_reg_9[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_9|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_9[7]));
// synopsys translate_off
defparam \data_out_from_reg_9[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_9[7]~I .operation_mode = "output";
defparam \data_out_from_reg_9[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L22
flex10ke_io \data_out_from_reg_10[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_10[0]));
// synopsys translate_off
defparam \data_out_from_reg_10[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_10[0]~I .operation_mode = "output";
defparam \data_out_from_reg_10[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L2
flex10ke_io \data_out_from_reg_10[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_10[1]));
// synopsys translate_off
defparam \data_out_from_reg_10[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_10[1]~I .operation_mode = "output";
defparam \data_out_from_reg_10[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_G2
flex10ke_io \data_out_from_reg_10[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_10[2]));
// synopsys translate_off
defparam \data_out_from_reg_10[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_10[2]~I .operation_mode = "output";
defparam \data_out_from_reg_10[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_A17
flex10ke_io \data_out_from_reg_10[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_10[3]));
// synopsys translate_off
defparam \data_out_from_reg_10[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_10[3]~I .operation_mode = "output";
defparam \data_out_from_reg_10[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_A16
flex10ke_io \data_out_from_reg_10[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_10[4]));
// synopsys translate_off
defparam \data_out_from_reg_10[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_10[4]~I .operation_mode = "output";
defparam \data_out_from_reg_10[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L25
flex10ke_io \data_out_from_reg_10[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_10[5]));
// synopsys translate_off
defparam \data_out_from_reg_10[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_10[5]~I .operation_mode = "output";
defparam \data_out_from_reg_10[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L23
flex10ke_io \data_out_from_reg_10[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_10[6]));
// synopsys translate_off
defparam \data_out_from_reg_10[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_10[6]~I .operation_mode = "output";
defparam \data_out_from_reg_10[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L1
flex10ke_io \data_out_from_reg_10[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_10|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_10[7]));
// synopsys translate_off
defparam \data_out_from_reg_10[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_10[7]~I .operation_mode = "output";
defparam \data_out_from_reg_10[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_Y4
flex10ke_io \data_out_from_reg_11[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_11[0]));
// synopsys translate_off
defparam \data_out_from_reg_11[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_11[0]~I .operation_mode = "output";
defparam \data_out_from_reg_11[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AA22
flex10ke_io \data_out_from_reg_11[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_11[1]));
// synopsys translate_off
defparam \data_out_from_reg_11[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_11[1]~I .operation_mode = "output";
defparam \data_out_from_reg_11[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_Y22
flex10ke_io \data_out_from_reg_11[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_11[2]));
// synopsys translate_off
defparam \data_out_from_reg_11[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_11[2]~I .operation_mode = "output";
defparam \data_out_from_reg_11[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AA4
flex10ke_io \data_out_from_reg_11[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_11[3]));
// synopsys translate_off
defparam \data_out_from_reg_11[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_11[3]~I .operation_mode = "output";
defparam \data_out_from_reg_11[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AA3
flex10ke_io \data_out_from_reg_11[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_11[4]));
// synopsys translate_off
defparam \data_out_from_reg_11[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_11[4]~I .operation_mode = "output";
defparam \data_out_from_reg_11[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AA25
flex10ke_io \data_out_from_reg_11[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_11[5]));
// synopsys translate_off
defparam \data_out_from_reg_11[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_11[5]~I .operation_mode = "output";
defparam \data_out_from_reg_11[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AA26
flex10ke_io \data_out_from_reg_11[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_11[6]));
// synopsys translate_off
defparam \data_out_from_reg_11[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_11[6]~I .operation_mode = "output";
defparam \data_out_from_reg_11[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AE14
flex10ke_io \data_out_from_reg_11[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_11|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_11[7]));
// synopsys translate_off
defparam \data_out_from_reg_11[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_11[7]~I .operation_mode = "output";
defparam \data_out_from_reg_11[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_E3
flex10ke_io \data_out_from_reg_12[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_12[0]));
// synopsys translate_off
defparam \data_out_from_reg_12[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_12[0]~I .operation_mode = "output";
defparam \data_out_from_reg_12[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_L3
flex10ke_io \data_out_from_reg_12[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_12[1]));
// synopsys translate_off
defparam \data_out_from_reg_12[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_12[1]~I .operation_mode = "output";
defparam \data_out_from_reg_12[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AE8
flex10ke_io \data_out_from_reg_12[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_12[2]));
// synopsys translate_off
defparam \data_out_from_reg_12[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_12[2]~I .operation_mode = "output";
defparam \data_out_from_reg_12[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_J4
flex10ke_io \data_out_from_reg_12[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_12[3]));
// synopsys translate_off
defparam \data_out_from_reg_12[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_12[3]~I .operation_mode = "output";
defparam \data_out_from_reg_12[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_J5
flex10ke_io \data_out_from_reg_12[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_12[4]));
// synopsys translate_off
defparam \data_out_from_reg_12[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_12[4]~I .operation_mode = "output";
defparam \data_out_from_reg_12[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_K4
flex10ke_io \data_out_from_reg_12[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_12[5]));
// synopsys translate_off
defparam \data_out_from_reg_12[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_12[5]~I .operation_mode = "output";
defparam \data_out_from_reg_12[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_A6
flex10ke_io \data_out_from_reg_12[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_12[6]));
// synopsys translate_off
defparam \data_out_from_reg_12[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_12[6]~I .operation_mode = "output";
defparam \data_out_from_reg_12[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_J3
flex10ke_io \data_out_from_reg_12[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_12|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_12[7]));
// synopsys translate_off
defparam \data_out_from_reg_12[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_12[7]~I .operation_mode = "output";
defparam \data_out_from_reg_12[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_U3
flex10ke_io \data_out_from_reg_13[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_13[0]));
// synopsys translate_off
defparam \data_out_from_reg_13[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_13[0]~I .operation_mode = "output";
defparam \data_out_from_reg_13[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_V1
flex10ke_io \data_out_from_reg_13[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_13[1]));
// synopsys translate_off
defparam \data_out_from_reg_13[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_13[1]~I .operation_mode = "output";
defparam \data_out_from_reg_13[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AF21
flex10ke_io \data_out_from_reg_13[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_13[2]));
// synopsys translate_off
defparam \data_out_from_reg_13[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_13[2]~I .operation_mode = "output";
defparam \data_out_from_reg_13[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_U4
flex10ke_io \data_out_from_reg_13[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_13[3]));
// synopsys translate_off
defparam \data_out_from_reg_13[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_13[3]~I .operation_mode = "output";
defparam \data_out_from_reg_13[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_D26
flex10ke_io \data_out_from_reg_13[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_13[4]));
// synopsys translate_off
defparam \data_out_from_reg_13[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_13[4]~I .operation_mode = "output";
defparam \data_out_from_reg_13[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AD17
flex10ke_io \data_out_from_reg_13[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_13[5]));
// synopsys translate_off
defparam \data_out_from_reg_13[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_13[5]~I .operation_mode = "output";
defparam \data_out_from_reg_13[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_A21
flex10ke_io \data_out_from_reg_13[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_13[6]));
// synopsys translate_off
defparam \data_out_from_reg_13[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_13[6]~I .operation_mode = "output";
defparam \data_out_from_reg_13[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_V25
flex10ke_io \data_out_from_reg_13[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_13|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_13[7]));
// synopsys translate_off
defparam \data_out_from_reg_13[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_13[7]~I .operation_mode = "output";
defparam \data_out_from_reg_13[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_R24
flex10ke_io \data_out_from_reg_14[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_14[0]));
// synopsys translate_off
defparam \data_out_from_reg_14[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_14[0]~I .operation_mode = "output";
defparam \data_out_from_reg_14[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_K22
flex10ke_io \data_out_from_reg_14[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_14[1]));
// synopsys translate_off
defparam \data_out_from_reg_14[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_14[1]~I .operation_mode = "output";
defparam \data_out_from_reg_14[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_K23
flex10ke_io \data_out_from_reg_14[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_14[2]));
// synopsys translate_off
defparam \data_out_from_reg_14[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_14[2]~I .operation_mode = "output";
defparam \data_out_from_reg_14[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_F23
flex10ke_io \data_out_from_reg_14[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_14[3]));
// synopsys translate_off
defparam \data_out_from_reg_14[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_14[3]~I .operation_mode = "output";
defparam \data_out_from_reg_14[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AD15
flex10ke_io \data_out_from_reg_14[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_14[4]));
// synopsys translate_off
defparam \data_out_from_reg_14[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_14[4]~I .operation_mode = "output";
defparam \data_out_from_reg_14[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_K26
flex10ke_io \data_out_from_reg_14[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_14[5]));
// synopsys translate_off
defparam \data_out_from_reg_14[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_14[5]~I .operation_mode = "output";
defparam \data_out_from_reg_14[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_J25
flex10ke_io \data_out_from_reg_14[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_14[6]));
// synopsys translate_off
defparam \data_out_from_reg_14[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_14[6]~I .operation_mode = "output";
defparam \data_out_from_reg_14[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_J24
flex10ke_io \data_out_from_reg_14[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_14|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_14[7]));
// synopsys translate_off
defparam \data_out_from_reg_14[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_14[7]~I .operation_mode = "output";
defparam \data_out_from_reg_14[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_Y2
flex10ke_io \data_out_from_reg_15[0]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_15[0]));
// synopsys translate_off
defparam \data_out_from_reg_15[0]~I .feedback_mode = "none";
defparam \data_out_from_reg_15[0]~I .operation_mode = "output";
defparam \data_out_from_reg_15[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_W4
flex10ke_io \data_out_from_reg_15[1]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_15[1]));
// synopsys translate_off
defparam \data_out_from_reg_15[1]~I .feedback_mode = "none";
defparam \data_out_from_reg_15[1]~I .operation_mode = "output";
defparam \data_out_from_reg_15[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_Y1
flex10ke_io \data_out_from_reg_15[2]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_15[2]));
// synopsys translate_off
defparam \data_out_from_reg_15[2]~I .feedback_mode = "none";
defparam \data_out_from_reg_15[2]~I .operation_mode = "output";
defparam \data_out_from_reg_15[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_Y3
flex10ke_io \data_out_from_reg_15[3]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_15[3]));
// synopsys translate_off
defparam \data_out_from_reg_15[3]~I .feedback_mode = "none";
defparam \data_out_from_reg_15[3]~I .operation_mode = "output";
defparam \data_out_from_reg_15[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AE23
flex10ke_io \data_out_from_reg_15[4]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_15[4]));
// synopsys translate_off
defparam \data_out_from_reg_15[4]~I .feedback_mode = "none";
defparam \data_out_from_reg_15[4]~I .operation_mode = "output";
defparam \data_out_from_reg_15[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_AE24
flex10ke_io \data_out_from_reg_15[5]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_15[5]));
// synopsys translate_off
defparam \data_out_from_reg_15[5]~I .feedback_mode = "none";
defparam \data_out_from_reg_15[5]~I .operation_mode = "output";
defparam \data_out_from_reg_15[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_V22
flex10ke_io \data_out_from_reg_15[6]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_15[6]));
// synopsys translate_off
defparam \data_out_from_reg_15[6]~I .feedback_mode = "none";
defparam \data_out_from_reg_15[6]~I .operation_mode = "output";
defparam \data_out_from_reg_15[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_W25
flex10ke_io \data_out_from_reg_15[7]~I (
	.datain(\reg_out_unit_my|separate_regs_out_my|Reg_out_15|Q [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(data_out_from_reg_15[7]));
// synopsys translate_off
defparam \data_out_from_reg_15[7]~I .feedback_mode = "none";
defparam \data_out_from_reg_15[7]~I .operation_mode = "output";
defparam \data_out_from_reg_15[7]~I .reg_source_mode = "none";
// synopsys translate_on

endmodule
