{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474306708695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474306708700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 19 12:38:28 2016 " "Processing started: Mon Sep 19 12:38:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474306708700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474306708700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adders -c Adders " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adders -c Adders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474306708700 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474306709082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench_8.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/testbench_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474306719129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474306719130 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "lab4_adders_toplevel.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1474306719131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "lab4_adders_toplevel.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474306719131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474306719133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474306719134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/carry_lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474306719136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FullAdder.sv " "Can't analyze file -- file FullAdder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1474306719139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 2 2 " "Found 2 design units, including 2 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_mux " "Found entity 1: two_input_mux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719140 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474306719140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_modules.sv 6 6 " "Found 6 design units, including 6 entities, in source file adder_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_ripple_adder " "Found entity 1: four_ripple_adder" {  } { { "adder_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/adder_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719143 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAAdder " "Found entity 2: LAAdder" {  } { { "adder_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/adder_modules.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719143 ""} { "Info" "ISGN_ENTITY_NAME" "3 Carry_four_Lookahead " "Found entity 3: Carry_four_Lookahead" {  } { { "adder_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/adder_modules.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719143 ""} { "Info" "ISGN_ENTITY_NAME" "4 four_LAAdder " "Found entity 4: four_LAAdder" {  } { { "adder_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/adder_modules.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719143 ""} { "Info" "ISGN_ENTITY_NAME" "5 C_S_Adder " "Found entity 5: C_S_Adder" {  } { { "adder_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/adder_modules.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719143 ""} { "Info" "ISGN_ENTITY_NAME" "6 four_cs_adder " "Found entity 6: four_cs_adder" {  } { { "adder_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/adder_modules.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474306719143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474306719143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_adders_toplevel " "Elaborating entity \"lab4_adders_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474306719173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testbench testbench:testbench_ " "Elaborating entity \"testbench\" for hierarchy \"testbench:testbench_\"" {  } { { "lab4_adders_toplevel.sv" "testbench_" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/lab4_adders_toplevel.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474306719175 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct testbench_8.sv(14) " "Verilog HDL or VHDL warning at testbench_8.sv(14): object \"correct\" assigned a value but never read" {  } { { "testbench_8.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/testbench_8.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1474306719176 "|lab4_adders_toplevel|testbench:testbench_"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clk testbench_8.sv(22) " "Verilog HDL warning at testbench_8.sv(22): assignments to Clk create a combinational loop" {  } { { "testbench_8.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/testbench_8.sv" 22 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1474306719176 "|lab4_adders_toplevel|testbench:testbench_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder testbench:testbench_\|carry_select_adder:test " "Elaborating entity \"carry_select_adder\" for hierarchy \"testbench:testbench_\|carry_select_adder:test\"" {  } { { "testbench_8.sv" "test" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/testbench_8.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474306719176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_cs_adder testbench:testbench_\|carry_select_adder:test\|four_cs_adder:FCS0 " "Elaborating entity \"four_cs_adder\" for hierarchy \"testbench:testbench_\|carry_select_adder:test\|four_cs_adder:FCS0\"" {  } { { "carry_select_adder.sv" "FCS0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/carry_select_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474306719177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_S_Adder testbench:testbench_\|carry_select_adder:test\|four_cs_adder:FCS0\|C_S_Adder:CS0 " "Elaborating entity \"C_S_Adder\" for hierarchy \"testbench:testbench_\|carry_select_adder:test\|four_cs_adder:FCS0\|C_S_Adder:CS0\"" {  } { { "adder_modules.sv" "CS0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/adder_modules.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474306719188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder testbench:testbench_\|carry_select_adder:test\|four_cs_adder:FCS0\|C_S_Adder:CS0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"testbench:testbench_\|carry_select_adder:test\|four_cs_adder:FCS0\|C_S_Adder:CS0\|full_adder:FA0\"" {  } { { "adder_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/adder_modules.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474306719196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_mux testbench:testbench_\|carry_select_adder:test\|four_cs_adder:FCS0\|C_S_Adder:CS0\|two_input_mux:MUX1 " "Elaborating entity \"two_input_mux\" for hierarchy \"testbench:testbench_\|carry_select_adder:test\|four_cs_adder:FCS0\|C_S_Adder:CS0\|two_input_mux:MUX1\"" {  } { { "adder_modules.sv" "MUX1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/adder_modules.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474306719198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Ahex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Ahex0_inst\"" {  } { { "lab4_adders_toplevel.sv" "Ahex0_inst" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/lab4_adders_toplevel.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474306719257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474306720072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474306720752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474306720752 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LoadA " "No output dependent on input pin \"LoadA\"" {  } { { "lab4_adders_toplevel.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab04/adders/lab4_adders_toplevel.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474306720824 "|lab4_adders_toplevel|LoadA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474306720824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474306720825 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474306720825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474306720825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474306720825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474306720852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 19 12:38:40 2016 " "Processing ended: Mon Sep 19 12:38:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474306720852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474306720852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474306720852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474306720852 ""}
