0.6
2018.2
Oct  1 2018
20:13:33
C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sim_1/new/testbench.sv,1545220141,systemVerilog,,,,testbench,,,,,,,,
C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sim_1/new/testbench2.sv,1545235765,systemVerilog,,,,testbench2,,,,,,,,
C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sources_1/new/SevSeg_4digit.sv,1545209175,systemVerilog,,C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sources_1/new/display_8X8.sv,,SevSeg_4digit,,,,,,,,
C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sources_1/new/display_8X8.sv,1543849623,systemVerilog,,C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sources_1/new/keypad4X4.sv,,display_8x8,,,,,,,,
C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sources_1/new/keypad4X4.sv,1543849379,systemVerilog,,C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sources_1/new/project.sv,,keypad4X4,,,,,,,,
C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sources_1/new/project.sv,1545235960,systemVerilog,,C:/Users/Munib Emre Sevilgen/Desktop/Project/project/project.srcs/sim_1/new/testbench2.sv,,mux4;nextstatelogic;project,,,,,,,,
