INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adamdunc/repos/whs/Vivado_P1_half_adder/Vivado_P1_half_adder.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adamdunc/repos/whs/Vivado_P1_half_adder/Vivado_P1_half_adder.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adamdunc/repos/whs/Vivado_P1_half_adder/Vivado_P1_half_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
