library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity sign_extension is
    Port (
        clk : in STD_LOGIC;                          -- Clock signal
        IR_6 : in STD_LOGIC_VECTOR(5 downto 0); -- 6-bit input
        IR_9 : in STD_LOGIC_VECTOR(8 downto 0); -- 9-bit input
        w13 : in STD_LOGIC;                          -- Control signal
        output_signal : out STD_LOGIC_VECTOR(15 downto 0) -- 16-bit sign-extended output
    );
end entity;

architecture Behavioral of sign_extension is
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if w13 = '1' then
                -- Sign-extend signal_one to 16 bits
                if IR_6(5) = '1' then
                    -- MSB is 1, extend with 1s
                    output_signal <= (9 downto 0 => '1') & IR_6;
                else
                    -- MSB is 0, extend with 0s
                    output_signal <= (9 downto 0 => '0') & IR_6;
                end if;
            else
                -- Sign-extend signal_two to 16 bits
                if IR_9(8) = '1' then
                    -- MSB is 1, extend with 1s
                    output_signal <= (6 downto 0 => '1') & IR_9;
                else
                    -- MSB is 0, extend with 0s
                    output_signal <= (6 downto 0 => '0') & IR_9;
                end if;
            end if;
        end if;
    end process;
end Behavioral;
