============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 17 2024  02:05:12 pm
  Module:                 NanoCPU
  Technology libraries:   fast_vdd1v0 1.0
                          physical_cells 
                          fast_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                    
     Gate       Instances    Area       Library    
---------------------------------------------------
ADDFX1LVT              15    76.950    fast_vdd1v0 
ADDHX1LVT               6    22.572    fast_vdd1v0 
AND2X1LVT              18    24.624    fast_vdd1v0 
AND3XLLVT               2     4.104    fast_vdd1v0 
AND4X1LVT               1     2.394    fast_vdd1v0 
AO21X1LVT               4     9.576    fast_vdd1v0 
AOI21X1LVT              4     6.840    fast_vdd1v0 
AOI221X1LVT             1     2.394    fast_vdd1v0 
AOI222X1LVT             1     3.078    fast_vdd1v0 
AOI22X1LVT             79   162.108    fast_vdd1v0 
AOI2BB1X1LVT            1     2.052    fast_vdd1v0 
CLKXOR2X1LVT            2     5.472    fast_vdd1v0 
DFFRHQX1LVT            88   541.728    fast_vdd1v0 
DFFRX1LVT               1     6.840    fast_vdd1v0 
INVX1LVT                9     6.156    fast_vdd1v0 
INVXLLVT                7     4.788    fast_vdd1v0 
MX2X1LVT               34    81.396    fast_vdd1v0 
NAND2BX1LVT            35    47.880    fast_vdd1v0 
NAND2X1LVT             49    50.274    fast_vdd1v0 
NAND3X1LVT              1     1.710    fast_vdd1v0 
NAND4BX1LVT             1     2.394    fast_vdd1v0 
NOR2BX1LVT             13    17.784    fast_vdd1v0 
NOR2X1LVT               9     9.234    fast_vdd1v0 
NOR4X1LVT               1     1.710    fast_vdd1v0 
OA21X1LVT               3     6.156    fast_vdd1v0 
OAI211X1LVT             4     6.840    fast_vdd1v0 
OAI21X1LVT              4     6.840    fast_vdd1v0 
OAI2BB1X1LVT           21    35.910    fast_vdd1v0 
OR2X1LVT                5     6.840    fast_vdd1v0 
TLATNTSCAX2LVT          6    38.988    fast_vdd1v0 
XNOR2X1LVT             18    43.092    fast_vdd1v0 
---------------------------------------------------
total                 443  1238.724                


                                                       
            Type             Instances   Area   Area % 
-------------------------------------------------------
sequential                          89  548.568   44.3 
inverter                            16   10.944    0.9 
clock_gating_integrated_cell         6   38.988    3.1 
logic                              332  640.224   51.7 
physical_cells                       0    0.000    0.0 
-------------------------------------------------------
total                              443 1238.724  100.0 

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 17 2024  02:05:12 pm
  Module:                 NanoCPU
  Technology libraries:   fast_vdd1v0 1.0
                          physical_cells 
                          fast_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance    Module     Cell-Count  Cell-Area  Net-Area   Total-Area 
--------------------------------------------------------------------
NanoCPU  NA                   443   1238.724   561.034     1799.758 
  R_IR   Reg16bit_113          16     93.366     0.000       93.366 
  R_PC   Reg16bit_112          10     56.430     0.000       56.430 
  r0     Reg16bit              18    105.678     0.000      105.678 
  r1     Reg16bit_116          18    105.678     0.000      105.678 
  r2     Reg16bit_115          18    105.678     0.000      105.678 
  r3     Reg16bit_114          18    105.678     0.000      105.678 
Instance: /NanoCPU
Power Unit: mW
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     2.49088e-04  7.99294e-02  1.19919e-02  9.21704e-02  30.01%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     3.19996e-04  7.69652e-02  1.22171e-01  1.99456e-01  64.94%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     1.86755e-05  1.18771e-02  3.60274e-03  1.54986e-02   5.05%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     5.87759e-04  1.68772e-01  1.37765e-01  3.07125e-01 100.00%
  Percentage           0.19%       54.95%       44.86%      100.00% 100.00%
  -------------------------------------------------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 17 2024  02:05:12 pm
  Module:                 NanoCPU
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (800 ps) Setup Check with Pin r3/Q_reg[15]/CK->D
          Group: ck
     Startpoint: (R) R_IR/Q_reg[1]/CK
          Clock: (R) ck
       Endpoint: (R) r3/Q_reg[15]/D
          Clock: (R) ck

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      18                  
       Uncertainty:-     100                  
     Required Time:=    1882                  
      Launch Clock:-       0                  
         Data Path:-    1082                  
             Slack:=     800                  

#----------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                         Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  R_IR/Q_reg[1]/CK                                            -       -      R     (arrival)        14    -     0     0       0    (-,-) 
  R_IR/Q_reg[1]/Q                                             -       CK->Q  R     DFFRHQX1LVT       5  6.7    40    61      61    (-,-) 
  g4228__7098/Y                                               -       AN->Y  R     NOR2BX1LVT       16 23.0   244   148     209    (-,-) 
  g4207__9315/Y                                               -       A0->Y  F     AOI22X1LVT        1  2.1    61    75     284    (-,-) 
  g4145__1881/Y                                               -       A->Y   R     NAND2X1LVT        5  6.7    52    39     323    (-,-) 
  g4101__2398/Y                                               -       A1N->Y R     OAI2BB1X1LVT      1  2.3    26    31     354    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g495__1617/Y  -       B->Y   F     XNOR2X1LVT        1  2.4    16    30     384    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g493__6783/CO -       CI->CO F     ADDFX1LVT         1  2.4    19    39     423    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g492__5526/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     463    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g491__8428/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     503    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g490__4319/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     542    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g489__6260/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     582    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g488__5107/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     622    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g487__2398/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     662    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g486__5477/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     701    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g485__6417/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     741    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g484__7410/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     781    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g483__1666/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     820    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g482__2346/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     860    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g481__2883/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     900    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g480__9945/CO -       CI->CO F     ADDFX1LVT         1  2.4    18    40     939    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g479__9315/CO -       CI->CO F     ADDFX1LVT         1  2.2    17    39     978    (-,-) 
  sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34_g478__6161/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    14    32    1010    (-,-) 
  g4290__9945/Y                                               -       A1N->Y R     OAI2BB1X1LVT      2  2.8    30    28    1038    (-,-) 
  g4256__6131/Y                                               -       A->Y   R     MX2X1LVT          4  6.0    38    44    1082    (-,-) 
  r3/Q_reg[15]/D                                              <<<     -      R     DFFRHQX1LVT       4    -     -     0    1082    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------

