`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/29/2023 10:53:17 AM
// Design Name: 
// Module Name: program_count
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module program_count #(parameter pc_width = 32)(
    input logic stall,
  input logic rst,
  input logic clk,
  input logic [pc_width-1:0] pc_in,
  output logic [pc_width-1:0] pc_out
);

  logic [pc_width-1:0] program_counter;

  always_ff @(posedge clk) begin
    if (!rst) begin
      program_counter <= 'b0;
    end else if(stall==1'b0)begin
      program_counter <= pc_in;
    end
  end

  assign pc_out = program_counter;

endmodule

