//////////////////////////////////////////////////////////////
// //
// This testbench has been generated by the Verilog //
// testbench generator . //
// Copyright (c) 2012-2018 EDAUtils //
// Contact help@edautils.com for support/info.//
// //
// //
//////////////////////////////////////////////////////////////
//
//
// Generated by : apache on 9/8/21 3:28 AM
//
//
module testbench;
reg [0:555] indata_array;
wire bench_clk;
wire bench_reset_n;
wire [31:0]bench_m00_axi_awaddr;
wire [3:0]bench_m00_axi_awid;
wire [1:0]bench_m00_axi_awburst;
wire [3:0]bench_m00_axi_awlen;
wire [2:0]bench_m00_axi_awsize;
wire [1:0]bench_m00_axi_awlock;
wire [3:0]bench_m00_axi_awcache;
wire [2:0]bench_m00_axi_awprot;
wire bench_m00_axi_awvalid;
wire bench_m00_axi_awready;
wire [3:0]bench_m00_axi_wid;
wire [31:0]bench_m00_axi_wdata;
wire [3:0]bench_m00_axi_wstrb;
wire bench_m00_axi_wlast;
wire bench_m00_axi_wvalid;
wire bench_m00_axi_wready;
wire [31:0]bench_m00_axi_araddr;
wire [3:0]bench_m00_axi_arid;
wire [1:0]bench_m00_axi_arburst;
wire [3:0]bench_m00_axi_arlen;
wire [2:0]bench_m00_axi_arsize;
wire [1:0]bench_m00_axi_arlock;
wire [3:0]bench_m00_axi_arcache;
wire [2:0]bench_m00_axi_arprot;
wire bench_m00_axi_arvalid;
wire bench_m00_axi_arready;
wire [3:0]bench_m00_axi_rid;
wire [31:0]bench_m00_axi_rdata;
wire bench_m00_axi_rlast;
wire [1:0]bench_m00_axi_rresp;
wire bench_m00_axi_rvalid;
wire bench_m00_axi_rready;
wire [3:0]bench_m00_axi_bid;
wire [1:0]bench_m00_axi_bresp;
wire bench_m00_axi_bvalid;
wire bench_m00_axi_bready;
wire [31:0]bench_awaddr_DDR3;
wire [3:0]bench_awid_DDR3;
wire [1:0]bench_awburst_DDR3;
wire [3:0]bench_awlen_DDR3;
wire [2:0]bench_awsize_DDR3;
wire [1:0]bench_awlock_DDR3;
wire [3:0]bench_awcache_DDR3;
wire [2:0]bench_awprot_DDR3;
wire bench_awvalid_DDR3;
wire bench_awready_DDR3;
wire [3:0]bench_wid_DDR3;
wire [31:0]bench_wdata_DDR3;
wire [3:0]bench_wstrb_DDR3;
wire bench_wlast_DDR3;
wire bench_wvalid_DDR3;
wire bench_wready_DDR3;
wire [31:0]bench_araddr_DDR3;
wire [3:0]bench_arid_DDR3;
wire [1:0]bench_arburst_DDR3;
wire [3:0]bench_arlen_DDR3;
wire [2:0]bench_arsize_DDR3;
wire [1:0]bench_arlock_DDR3;
wire [3:0]bench_arcache_DDR3;
wire [2:0]bench_arprot_DDR3;
wire bench_arvalid_DDR3;
wire bench_arready_DDR3;
wire [3:0]bench_rid_DDR3;
wire [31:0]bench_rdata_DDR3;
wire bench_rlast_DDR3;
wire [1:0]bench_rresp_DDR3;
wire bench_rvalid_DDR3;
wire bench_rready_DDR3;
wire [3:0]bench_bid_DDR3;
wire [1:0]bench_bresp_DDR3;
wire bench_bvalid_DDR3;
wire bench_bready_DDR3;
wire [31:0]bench_awaddr_FLASH_NAND;
wire [3:0]bench_awid_FLASH_NAND;
wire [1:0]bench_awburst_FLASH_NAND;
wire [3:0]bench_awlen_FLASH_NAND;
wire [2:0]bench_awsize_FLASH_NAND;
wire [1:0]bench_awlock_FLASH_NAND;
wire [3:0]bench_awcache_FLASH_NAND;
wire [2:0]bench_awprot_FLASH_NAND;
wire bench_awvalid_FLASH_NAND;
wire bench_awready_FLASH_NAND;
wire [3:0]bench_wid_FLASH_NAND;
wire [31:0]bench_wdata_FLASH_NAND;
wire [3:0]bench_wstrb_FLASH_NAND;
wire bench_wlast_FLASH_NAND;
wire bench_wvalid_FLASH_NAND;
wire bench_wready_FLASH_NAND;
wire [31:0]bench_araddr_FLASH_NAND;
wire [3:0]bench_arid_FLASH_NAND;
wire [1:0]bench_arburst_FLASH_NAND;
wire [3:0]bench_arlen_FLASH_NAND;
wire [2:0]bench_arsize_FLASH_NAND;
wire [1:0]bench_arlock_FLASH_NAND;
wire [3:0]bench_arcache_FLASH_NAND;
wire [2:0]bench_arprot_FLASH_NAND;
wire bench_arvalid_FLASH_NAND;
wire bench_arready_FLASH_NAND;
wire [3:0]bench_rid_FLASH_NAND;
wire [31:0]bench_rdata_FLASH_NAND;
wire bench_rlast_FLASH_NAND;
wire [1:0]bench_rresp_FLASH_NAND;
wire bench_rvalid_FLASH_NAND;
wire bench_rready_FLASH_NAND;
wire [3:0]bench_bid_FLASH_NAND;
wire [1:0]bench_bresp_FLASH_NAND;
wire bench_bvalid_FLASH_NAND;
wire bench_bready_FLASH_NAND;
wire [31:0]bench_awaddr_FLASH_NOR;
wire [3:0]bench_awid_FLASH_NOR;
wire [1:0]bench_awburst_FLASH_NOR;
wire [3:0]bench_awlen_FLASH_NOR;
wire [2:0]bench_awsize_FLASH_NOR;
wire [1:0]bench_awlock_FLASH_NOR;
wire [3:0]bench_awcache_FLASH_NOR;
wire [2:0]bench_awprot_FLASH_NOR;
wire bench_awvalid_FLASH_NOR;
wire bench_awready_FLASH_NOR;
wire [3:0]bench_wid_FLASH_NOR;
wire [31:0]bench_wdata_FLASH_NOR;
wire [3:0]bench_wstrb_FLASH_NOR;
wire bench_wlast_FLASH_NOR;
wire bench_wvalid_FLASH_NOR;
wire bench_wready_FLASH_NOR;
wire [31:0]bench_araddr_FLASH_NOR;
wire [3:0]bench_arid_FLASH_NOR;
wire [1:0]bench_arburst_FLASH_NOR;
wire [3:0]bench_arlen_FLASH_NOR;
wire [2:0]bench_arsize_FLASH_NOR;
wire [1:0]bench_arlock_FLASH_NOR;
wire [3:0]bench_arcache_FLASH_NOR;
wire [2:0]bench_arprot_FLASH_NOR;
wire bench_arvalid_FLASH_NOR;
wire bench_arready_FLASH_NOR;
wire [3:0]bench_rid_FLASH_NOR;
wire [31:0]bench_rdata_FLASH_NOR;
wire bench_rlast_FLASH_NOR;
wire [1:0]bench_rresp_FLASH_NOR;
wire bench_rvalid_FLASH_NOR;
wire bench_rready_FLASH_NOR;
wire [3:0]bench_bid_FLASH_NOR;
wire [1:0]bench_bresp_FLASH_NOR;
wire bench_bvalid_FLASH_NOR;
wire bench_bready_FLASH_NOR;
wire [31:0]bench_awaddr_DMA;
wire [3:0]bench_awid_DMA;
wire [1:0]bench_awburst_DMA;
wire [3:0]bench_awlen_DMA;
wire [2:0]bench_awsize_DMA;
wire [1:0]bench_awlock_DMA;
wire [3:0]bench_awcache_DMA;
wire [2:0]bench_awprot_DMA;
wire bench_awvalid_DMA;
wire bench_awready_DMA;
wire [3:0]bench_wid_DMA;
wire [31:0]bench_wdata_DMA;
wire [3:0]bench_wstrb_DMA;
wire bench_wlast_DMA;
wire bench_wvalid_DMA;
wire bench_wready_DMA;
wire [31:0]bench_araddr_DMA;
wire [3:0]bench_arid_DMA;
wire [1:0]bench_arburst_DMA;
wire [3:0]bench_arlen_DMA;
wire [2:0]bench_arsize_DMA;
wire [1:0]bench_arlock_DMA;
wire [3:0]bench_arcache_DMA;
wire [2:0]bench_arprot_DMA;
wire bench_arvalid_DMA;
wire bench_arready_DMA;
wire [3:0]bench_rid_DMA;
wire [31:0]bench_rdata_DMA;
wire bench_rlast_DMA;
wire [1:0]bench_rresp_DMA;
wire bench_rvalid_DMA;
wire bench_rready_DMA;
wire [3:0]bench_bid_DMA;
wire [1:0]bench_bresp_DMA;
wire bench_bvalid_DMA;
wire bench_bready_DMA;
wire [31:0]bench_awaddr_PCIe;
wire [3:0]bench_awid_PCIe;
wire [1:0]bench_awburst_PCIe;
wire [3:0]bench_awlen_PCIe;
wire [2:0]bench_awsize_PCIe;
wire [1:0]bench_awlock_PCIe;
wire [3:0]bench_awcache_PCIe;
wire [2:0]bench_awprot_PCIe;
wire bench_awvalid_PCIe;
wire bench_awready_PCIe;
wire [3:0]bench_wid_PCIe;
wire [31:0]bench_wdata_PCIe;
wire [3:0]bench_wstrb_PCIe;
wire bench_wlast_PCIe;
wire bench_wvalid_PCIe;
wire bench_wready_PCIe;
wire [31:0]bench_araddr_PCIe;
wire [3:0]bench_arid_PCIe;
wire [1:0]bench_arburst_PCIe;
wire [3:0]bench_arlen_PCIe;
wire [2:0]bench_arsize_PCIe;
wire [1:0]bench_arlock_PCIe;
wire [3:0]bench_arcache_PCIe;
wire [2:0]bench_arprot_PCIe;
wire bench_arvalid_PCIe;
wire bench_arready_PCIe;
wire [3:0]bench_rid_PCIe;
wire [31:0]bench_rdata_PCIe;
wire bench_rlast_PCIe;
wire [1:0]bench_rresp_PCIe;
wire bench_rvalid_PCIe;
wire bench_rready_PCIe;
wire [3:0]bench_bid_PCIe;
wire [1:0]bench_bresp_PCIe;
wire bench_bvalid_PCIe;
wire bench_bready_PCIe;
wire [31:0]bench_awaddr_ETHERNET;
wire [3:0]bench_awid_ETHERNET;
wire [1:0]bench_awburst_ETHERNET;
wire [3:0]bench_awlen_ETHERNET;
wire [2:0]bench_awsize_ETHERNET;
wire [1:0]bench_awlock_ETHERNET;
wire [3:0]bench_awcache_ETHERNET;
wire [2:0]bench_awprot_ETHERNET;
wire bench_awvalid_ETHERNET;
wire bench_awready_ETHERNET;
wire [3:0]bench_wid_ETHERNET;
wire [31:0]bench_wdata_ETHERNET;
wire [3:0]bench_wstrb_ETHERNET;
wire bench_wlast_ETHERNET;
wire bench_wvalid_ETHERNET;
wire bench_wready_ETHERNET;
wire [31:0]bench_araddr_ETHERNET;
wire [3:0]bench_arid_ETHERNET;
wire [1:0]bench_arburst_ETHERNET;
wire [3:0]bench_arlen_ETHERNET;
wire [2:0]bench_arsize_ETHERNET;
wire [1:0]bench_arlock_ETHERNET;
wire [3:0]bench_arcache_ETHERNET;
wire [2:0]bench_arprot_ETHERNET;
wire bench_arvalid_ETHERNET;
wire bench_arready_ETHERNET;
wire [3:0]bench_rid_ETHERNET;
wire [31:0]bench_rdata_ETHERNET;
wire bench_rlast_ETHERNET;
wire [1:0]bench_rresp_ETHERNET;
wire bench_rvalid_ETHERNET;
wire bench_rready_ETHERNET;
wire [3:0]bench_bid_ETHERNET;
wire [1:0]bench_bresp_ETHERNET;
wire bench_bvalid_ETHERNET;
wire bench_bready_ETHERNET;
wire [31:0]bench_awaddr_I2C;
wire [3:0]bench_awid_I2C;
wire [1:0]bench_awburst_I2C;
wire [3:0]bench_awlen_I2C;
wire [2:0]bench_awsize_I2C;
wire [1:0]bench_awlock_I2C;
wire [3:0]bench_awcache_I2C;
wire [2:0]bench_awprot_I2C;
wire bench_awvalid_I2C;
wire bench_awready_I2C;
wire [3:0]bench_wid_I2C;
wire [31:0]bench_wdata_I2C;
wire [3:0]bench_wstrb_I2C;
wire bench_wlast_I2C;
wire bench_wvalid_I2C;
wire bench_wready_I2C;
wire [31:0]bench_araddr_I2C;
wire [3:0]bench_arid_I2C;
wire [1:0]bench_arburst_I2C;
wire [3:0]bench_arlen_I2C;
wire [2:0]bench_arsize_I2C;
wire [1:0]bench_arlock_I2C;
wire [3:0]bench_arcache_I2C;
wire [2:0]bench_arprot_I2C;
wire bench_arvalid_I2C;
wire bench_arready_I2C;
wire [3:0]bench_rid_I2C;
wire [31:0]bench_rdata_I2C;
wire bench_rlast_I2C;
wire [1:0]bench_rresp_I2C;
wire bench_rvalid_I2C;
wire bench_rready_I2C;
wire [3:0]bench_bid_I2C;
wire [1:0]bench_bresp_I2C;
wire bench_bvalid_I2C;
wire bench_bready_I2C;
wire [31:0]bench_awaddr_SPI;
wire [3:0]bench_awid_SPI;
wire [1:0]bench_awburst_SPI;
wire [3:0]bench_awlen_SPI;
wire [2:0]bench_awsize_SPI;
wire [1:0]bench_awlock_SPI;
wire [3:0]bench_awcache_SPI;
wire [2:0]bench_awprot_SPI;
wire bench_awvalid_SPI;
wire bench_awready_SPI;
wire [3:0]bench_wid_SPI;
wire [31:0]bench_wdata_SPI;
wire [3:0]bench_wstrb_SPI;
wire bench_wlast_SPI;
wire bench_wvalid_SPI;
wire bench_wready_SPI;
wire [31:0]bench_araddr_SPI;
wire [3:0]bench_arid_SPI;
wire [1:0]bench_arburst_SPI;
wire [3:0]bench_arlen_SPI;
wire [2:0]bench_arsize_SPI;
wire [1:0]bench_arlock_SPI;
wire [3:0]bench_arcache_SPI;
wire [2:0]bench_arprot_SPI;
wire bench_arvalid_SPI;
wire bench_arready_SPI;
wire [3:0]bench_rid_SPI;
wire [31:0]bench_rdata_SPI;
wire bench_rlast_SPI;
wire [1:0]bench_rresp_SPI;
wire bench_rvalid_SPI;
wire bench_rready_SPI;
wire [3:0]bench_bid_SPI;
wire [1:0]bench_bresp_SPI;
wire bench_bvalid_SPI;
wire bench_bready_SPI;



assign bench_clk = indata_array[0:0];
assign bench_reset_n = indata_array[1:1];
assign bench_m00_axi_awaddr = indata_array[2:33];
assign bench_m00_axi_awid = indata_array[34:37];
assign bench_m00_axi_awburst = indata_array[38:39];
assign bench_m00_axi_awlen = indata_array[40:43];
assign bench_m00_axi_awsize = indata_array[44:46];
assign bench_m00_axi_awlock = indata_array[47:48];
assign bench_m00_axi_awcache = indata_array[49:52];
assign bench_m00_axi_awprot = indata_array[53:55];
assign bench_m00_axi_awvalid = indata_array[56:56];
assign bench_m00_axi_wid = indata_array[57:60];
assign bench_m00_axi_wdata = indata_array[61:92];
assign bench_m00_axi_wstrb = indata_array[93:96];
assign bench_m00_axi_wlast = indata_array[97:97];
assign bench_m00_axi_wvalid = indata_array[98:98];
assign bench_m00_axi_araddr = indata_array[99:130];
assign bench_m00_axi_arid = indata_array[131:134];
assign bench_m00_axi_arburst = indata_array[135:136];
assign bench_m00_axi_arlen = indata_array[137:140];
assign bench_m00_axi_arsize = indata_array[141:143];
assign bench_m00_axi_arlock = indata_array[144:145];
assign bench_m00_axi_arcache = indata_array[146:149];
assign bench_m00_axi_arprot = indata_array[150:152];
assign bench_m00_axi_arvalid = indata_array[153:153];
assign bench_m00_axi_rready = indata_array[154:154];
assign bench_m00_axi_bready = indata_array[155:155];
assign bench_awready_DDR3 = indata_array[156:156];
assign bench_wready_DDR3 = indata_array[157:157];
assign bench_arready_DDR3 = indata_array[158:158];
assign bench_rid_DDR3 = indata_array[159:162];
assign bench_rdata_DDR3 = indata_array[163:194];
assign bench_rlast_DDR3 = indata_array[195:195];
assign bench_rresp_DDR3 = indata_array[196:197];
assign bench_rvalid_DDR3 = indata_array[198:198];
assign bench_bid_DDR3 = indata_array[199:202];
assign bench_bresp_DDR3 = indata_array[203:204];
assign bench_bvalid_DDR3 = indata_array[205:205];
assign bench_awready_FLASH_NAND = indata_array[206:206];
assign bench_wready_FLASH_NAND = indata_array[207:207];
assign bench_arready_FLASH_NAND = indata_array[208:208];
assign bench_rid_FLASH_NAND = indata_array[209:212];
assign bench_rdata_FLASH_NAND = indata_array[213:244];
assign bench_rlast_FLASH_NAND = indata_array[245:245];
assign bench_rresp_FLASH_NAND = indata_array[246:247];
assign bench_rvalid_FLASH_NAND = indata_array[248:248];
assign bench_bid_FLASH_NAND = indata_array[249:252];
assign bench_bresp_FLASH_NAND = indata_array[253:254];
assign bench_bvalid_FLASH_NAND = indata_array[255:255];
assign bench_awready_FLASH_NOR = indata_array[256:256];
assign bench_wready_FLASH_NOR = indata_array[257:257];
assign bench_arready_FLASH_NOR = indata_array[258:258];
assign bench_rid_FLASH_NOR = indata_array[259:262];
assign bench_rdata_FLASH_NOR = indata_array[263:294];
assign bench_rlast_FLASH_NOR = indata_array[295:295];
assign bench_rresp_FLASH_NOR = indata_array[296:297];
assign bench_rvalid_FLASH_NOR = indata_array[298:298];
assign bench_bid_FLASH_NOR = indata_array[299:302];
assign bench_bresp_FLASH_NOR = indata_array[303:304];
assign bench_bvalid_FLASH_NOR = indata_array[305:305];
assign bench_awready_DMA = indata_array[306:306];
assign bench_wready_DMA = indata_array[307:307];
assign bench_arready_DMA = indata_array[308:308];
assign bench_rid_DMA = indata_array[309:312];
assign bench_rdata_DMA = indata_array[313:344];
assign bench_rlast_DMA = indata_array[345:345];
assign bench_rresp_DMA = indata_array[346:347];
assign bench_rvalid_DMA = indata_array[348:348];
assign bench_bid_DMA = indata_array[349:352];
assign bench_bresp_DMA = indata_array[353:354];
assign bench_bvalid_DMA = indata_array[355:355];
assign bench_awready_PCIe = indata_array[356:356];
assign bench_wready_PCIe = indata_array[357:357];
assign bench_arready_PCIe = indata_array[358:358];
assign bench_rid_PCIe = indata_array[359:362];
assign bench_rdata_PCIe = indata_array[363:394];
assign bench_rlast_PCIe = indata_array[395:395];
assign bench_rresp_PCIe = indata_array[396:397];
assign bench_rvalid_PCIe = indata_array[398:398];
assign bench_bid_PCIe = indata_array[399:402];
assign bench_bresp_PCIe = indata_array[403:404];
assign bench_bvalid_PCIe = indata_array[405:405];
assign bench_awready_ETHERNET = indata_array[406:406];
assign bench_wready_ETHERNET = indata_array[407:407];
assign bench_arready_ETHERNET = indata_array[408:408];
assign bench_rid_ETHERNET = indata_array[409:412];
assign bench_rdata_ETHERNET = indata_array[413:444];
assign bench_rlast_ETHERNET = indata_array[445:445];
assign bench_rresp_ETHERNET = indata_array[446:447];
assign bench_rvalid_ETHERNET = indata_array[448:448];
assign bench_bid_ETHERNET = indata_array[449:452];
assign bench_bresp_ETHERNET = indata_array[453:454];
assign bench_bvalid_ETHERNET = indata_array[455:455];
assign bench_awready_I2C = indata_array[456:456];
assign bench_wready_I2C = indata_array[457:457];
assign bench_arready_I2C = indata_array[458:458];
assign bench_rid_I2C = indata_array[459:462];
assign bench_rdata_I2C = indata_array[463:494];
assign bench_rlast_I2C = indata_array[495:495];
assign bench_rresp_I2C = indata_array[496:497];
assign bench_rvalid_I2C = indata_array[498:498];
assign bench_bid_I2C = indata_array[499:502];
assign bench_bresp_I2C = indata_array[503:504];
assign bench_bvalid_I2C = indata_array[505:505];
assign bench_awready_SPI = indata_array[506:506];
assign bench_wready_SPI = indata_array[507:507];
assign bench_arready_SPI = indata_array[508:508];
assign bench_rid_SPI = indata_array[509:512];
assign bench_rdata_SPI = indata_array[513:544];
assign bench_rlast_SPI = indata_array[545:545];
assign bench_rresp_SPI = indata_array[546:547];
assign bench_rvalid_SPI = indata_array[548:548];
assign bench_bid_SPI = indata_array[549:552];
assign bench_bresp_SPI = indata_array[553:554];
assign bench_bvalid_SPI = indata_array[555:555];

always
begin
#5 indata_array = $random;
end

interconnect inst(
.clk(bench_clk),
.reset_n(bench_reset_n),
.m00_axi_awaddr(bench_m00_axi_awaddr),
.m00_axi_awid(bench_m00_axi_awid),
.m00_axi_awburst(bench_m00_axi_awburst),
.m00_axi_awlen(bench_m00_axi_awlen),
.m00_axi_awsize(bench_m00_axi_awsize),
.m00_axi_awlock(bench_m00_axi_awlock),
.m00_axi_awcache(bench_m00_axi_awcache),
.m00_axi_awprot(bench_m00_axi_awprot),
.m00_axi_awvalid(bench_m00_axi_awvalid),
.m00_axi_awready(bench_m00_axi_awready),
.m00_axi_wid(bench_m00_axi_wid),
.m00_axi_wdata(bench_m00_axi_wdata),
.m00_axi_wstrb(bench_m00_axi_wstrb),
.m00_axi_wlast(bench_m00_axi_wlast),
.m00_axi_wvalid(bench_m00_axi_wvalid),
.m00_axi_wready(bench_m00_axi_wready),
.m00_axi_araddr(bench_m00_axi_araddr),
.m00_axi_arid(bench_m00_axi_arid),
.m00_axi_arburst(bench_m00_axi_arburst),
.m00_axi_arlen(bench_m00_axi_arlen),
.m00_axi_arsize(bench_m00_axi_arsize),
.m00_axi_arlock(bench_m00_axi_arlock),
.m00_axi_arcache(bench_m00_axi_arcache),
.m00_axi_arprot(bench_m00_axi_arprot),
.m00_axi_arvalid(bench_m00_axi_arvalid),
.m00_axi_arready(bench_m00_axi_arready),
.m00_axi_rid(bench_m00_axi_rid),
.m00_axi_rdata(bench_m00_axi_rdata),
.m00_axi_rlast(bench_m00_axi_rlast),
.m00_axi_rresp(bench_m00_axi_rresp),
.m00_axi_rvalid(bench_m00_axi_rvalid),
.m00_axi_rready(bench_m00_axi_rready),
.m00_axi_bid(bench_m00_axi_bid),
.m00_axi_bresp(bench_m00_axi_bresp),
.m00_axi_bvalid(bench_m00_axi_bvalid),
.m00_axi_bready(bench_m00_axi_bready),
.awaddr_DDR3(bench_awaddr_DDR3),
.awid_DDR3(bench_awid_DDR3),
.awburst_DDR3(bench_awburst_DDR3),
.awlen_DDR3(bench_awlen_DDR3),
.awsize_DDR3(bench_awsize_DDR3),
.awlock_DDR3(bench_awlock_DDR3),
.awcache_DDR3(bench_awcache_DDR3),
.awprot_DDR3(bench_awprot_DDR3),
.awvalid_DDR3(bench_awvalid_DDR3),
.awready_DDR3(bench_awready_DDR3),
.wid_DDR3(bench_wid_DDR3),
.wdata_DDR3(bench_wdata_DDR3),
.wstrb_DDR3(bench_wstrb_DDR3),
.wlast_DDR3(bench_wlast_DDR3),
.wvalid_DDR3(bench_wvalid_DDR3),
.wready_DDR3(bench_wready_DDR3),
.araddr_DDR3(bench_araddr_DDR3),
.arid_DDR3(bench_arid_DDR3),
.arburst_DDR3(bench_arburst_DDR3),
.arlen_DDR3(bench_arlen_DDR3),
.arsize_DDR3(bench_arsize_DDR3),
.arlock_DDR3(bench_arlock_DDR3),
.arcache_DDR3(bench_arcache_DDR3),
.arprot_DDR3(bench_arprot_DDR3),
.arvalid_DDR3(bench_arvalid_DDR3),
.arready_DDR3(bench_arready_DDR3),
.rid_DDR3(bench_rid_DDR3),
.rdata_DDR3(bench_rdata_DDR3),
.rlast_DDR3(bench_rlast_DDR3),
.rresp_DDR3(bench_rresp_DDR3),
.rvalid_DDR3(bench_rvalid_DDR3),
.rready_DDR3(bench_rready_DDR3),
.bid_DDR3(bench_bid_DDR3),
.bresp_DDR3(bench_bresp_DDR3),
.bvalid_DDR3(bench_bvalid_DDR3),
.bready_DDR3(bench_bready_DDR3),
.awaddr_FLASH_NAND(bench_awaddr_FLASH_NAND),
.awid_FLASH_NAND(bench_awid_FLASH_NAND),
.awburst_FLASH_NAND(bench_awburst_FLASH_NAND),
.awlen_FLASH_NAND(bench_awlen_FLASH_NAND),
.awsize_FLASH_NAND(bench_awsize_FLASH_NAND),
.awlock_FLASH_NAND(bench_awlock_FLASH_NAND),
.awcache_FLASH_NAND(bench_awcache_FLASH_NAND),
.awprot_FLASH_NAND(bench_awprot_FLASH_NAND),
.awvalid_FLASH_NAND(bench_awvalid_FLASH_NAND),
.awready_FLASH_NAND(bench_awready_FLASH_NAND),
.wid_FLASH_NAND(bench_wid_FLASH_NAND),
.wdata_FLASH_NAND(bench_wdata_FLASH_NAND),
.wstrb_FLASH_NAND(bench_wstrb_FLASH_NAND),
.wlast_FLASH_NAND(bench_wlast_FLASH_NAND),
.wvalid_FLASH_NAND(bench_wvalid_FLASH_NAND),
.wready_FLASH_NAND(bench_wready_FLASH_NAND),
.araddr_FLASH_NAND(bench_araddr_FLASH_NAND),
.arid_FLASH_NAND(bench_arid_FLASH_NAND),
.arburst_FLASH_NAND(bench_arburst_FLASH_NAND),
.arlen_FLASH_NAND(bench_arlen_FLASH_NAND),
.arsize_FLASH_NAND(bench_arsize_FLASH_NAND),
.arlock_FLASH_NAND(bench_arlock_FLASH_NAND),
.arcache_FLASH_NAND(bench_arcache_FLASH_NAND),
.arprot_FLASH_NAND(bench_arprot_FLASH_NAND),
.arvalid_FLASH_NAND(bench_arvalid_FLASH_NAND),
.arready_FLASH_NAND(bench_arready_FLASH_NAND),
.rid_FLASH_NAND(bench_rid_FLASH_NAND),
.rdata_FLASH_NAND(bench_rdata_FLASH_NAND),
.rlast_FLASH_NAND(bench_rlast_FLASH_NAND),
.rresp_FLASH_NAND(bench_rresp_FLASH_NAND),
.rvalid_FLASH_NAND(bench_rvalid_FLASH_NAND),
.rready_FLASH_NAND(bench_rready_FLASH_NAND),
.bid_FLASH_NAND(bench_bid_FLASH_NAND),
.bresp_FLASH_NAND(bench_bresp_FLASH_NAND),
.bvalid_FLASH_NAND(bench_bvalid_FLASH_NAND),
.bready_FLASH_NAND(bench_bready_FLASH_NAND),
.awaddr_FLASH_NOR(bench_awaddr_FLASH_NOR),
.awid_FLASH_NOR(bench_awid_FLASH_NOR),
.awburst_FLASH_NOR(bench_awburst_FLASH_NOR),
.awlen_FLASH_NOR(bench_awlen_FLASH_NOR),
.awsize_FLASH_NOR(bench_awsize_FLASH_NOR),
.awlock_FLASH_NOR(bench_awlock_FLASH_NOR),
.awcache_FLASH_NOR(bench_awcache_FLASH_NOR),
.awprot_FLASH_NOR(bench_awprot_FLASH_NOR),
.awvalid_FLASH_NOR(bench_awvalid_FLASH_NOR),
.awready_FLASH_NOR(bench_awready_FLASH_NOR),
.wid_FLASH_NOR(bench_wid_FLASH_NOR),
.wdata_FLASH_NOR(bench_wdata_FLASH_NOR),
.wstrb_FLASH_NOR(bench_wstrb_FLASH_NOR),
.wlast_FLASH_NOR(bench_wlast_FLASH_NOR),
.wvalid_FLASH_NOR(bench_wvalid_FLASH_NOR),
.wready_FLASH_NOR(bench_wready_FLASH_NOR),
.araddr_FLASH_NOR(bench_araddr_FLASH_NOR),
.arid_FLASH_NOR(bench_arid_FLASH_NOR),
.arburst_FLASH_NOR(bench_arburst_FLASH_NOR),
.arlen_FLASH_NOR(bench_arlen_FLASH_NOR),
.arsize_FLASH_NOR(bench_arsize_FLASH_NOR),
.arlock_FLASH_NOR(bench_arlock_FLASH_NOR),
.arcache_FLASH_NOR(bench_arcache_FLASH_NOR),
.arprot_FLASH_NOR(bench_arprot_FLASH_NOR),
.arvalid_FLASH_NOR(bench_arvalid_FLASH_NOR),
.arready_FLASH_NOR(bench_arready_FLASH_NOR),
.rid_FLASH_NOR(bench_rid_FLASH_NOR),
.rdata_FLASH_NOR(bench_rdata_FLASH_NOR),
.rlast_FLASH_NOR(bench_rlast_FLASH_NOR),
.rresp_FLASH_NOR(bench_rresp_FLASH_NOR),
.rvalid_FLASH_NOR(bench_rvalid_FLASH_NOR),
.rready_FLASH_NOR(bench_rready_FLASH_NOR),
.bid_FLASH_NOR(bench_bid_FLASH_NOR),
.bresp_FLASH_NOR(bench_bresp_FLASH_NOR),
.bvalid_FLASH_NOR(bench_bvalid_FLASH_NOR),
.bready_FLASH_NOR(bench_bready_FLASH_NOR),
.awaddr_DMA(bench_awaddr_DMA),
.awid_DMA(bench_awid_DMA),
.awburst_DMA(bench_awburst_DMA),
.awlen_DMA(bench_awlen_DMA),
.awsize_DMA(bench_awsize_DMA),
.awlock_DMA(bench_awlock_DMA),
.awcache_DMA(bench_awcache_DMA),
.awprot_DMA(bench_awprot_DMA),
.awvalid_DMA(bench_awvalid_DMA),
.awready_DMA(bench_awready_DMA),
.wid_DMA(bench_wid_DMA),
.wdata_DMA(bench_wdata_DMA),
.wstrb_DMA(bench_wstrb_DMA),
.wlast_DMA(bench_wlast_DMA),
.wvalid_DMA(bench_wvalid_DMA),
.wready_DMA(bench_wready_DMA),
.araddr_DMA(bench_araddr_DMA),
.arid_DMA(bench_arid_DMA),
.arburst_DMA(bench_arburst_DMA),
.arlen_DMA(bench_arlen_DMA),
.arsize_DMA(bench_arsize_DMA),
.arlock_DMA(bench_arlock_DMA),
.arcache_DMA(bench_arcache_DMA),
.arprot_DMA(bench_arprot_DMA),
.arvalid_DMA(bench_arvalid_DMA),
.arready_DMA(bench_arready_DMA),
.rid_DMA(bench_rid_DMA),
.rdata_DMA(bench_rdata_DMA),
.rlast_DMA(bench_rlast_DMA),
.rresp_DMA(bench_rresp_DMA),
.rvalid_DMA(bench_rvalid_DMA),
.rready_DMA(bench_rready_DMA),
.bid_DMA(bench_bid_DMA),
.bresp_DMA(bench_bresp_DMA),
.bvalid_DMA(bench_bvalid_DMA),
.bready_DMA(bench_bready_DMA),
.awaddr_PCIe(bench_awaddr_PCIe),
.awid_PCIe(bench_awid_PCIe),
.awburst_PCIe(bench_awburst_PCIe),
.awlen_PCIe(bench_awlen_PCIe),
.awsize_PCIe(bench_awsize_PCIe),
.awlock_PCIe(bench_awlock_PCIe),
.awcache_PCIe(bench_awcache_PCIe),
.awprot_PCIe(bench_awprot_PCIe),
.awvalid_PCIe(bench_awvalid_PCIe),
.awready_PCIe(bench_awready_PCIe),
.wid_PCIe(bench_wid_PCIe),
.wdata_PCIe(bench_wdata_PCIe),
.wstrb_PCIe(bench_wstrb_PCIe),
.wlast_PCIe(bench_wlast_PCIe),
.wvalid_PCIe(bench_wvalid_PCIe),
.wready_PCIe(bench_wready_PCIe),
.araddr_PCIe(bench_araddr_PCIe),
.arid_PCIe(bench_arid_PCIe),
.arburst_PCIe(bench_arburst_PCIe),
.arlen_PCIe(bench_arlen_PCIe),
.arsize_PCIe(bench_arsize_PCIe),
.arlock_PCIe(bench_arlock_PCIe),
.arcache_PCIe(bench_arcache_PCIe),
.arprot_PCIe(bench_arprot_PCIe),
.arvalid_PCIe(bench_arvalid_PCIe),
.arready_PCIe(bench_arready_PCIe),
.rid_PCIe(bench_rid_PCIe),
.rdata_PCIe(bench_rdata_PCIe),
.rlast_PCIe(bench_rlast_PCIe),
.rresp_PCIe(bench_rresp_PCIe),
.rvalid_PCIe(bench_rvalid_PCIe),
.rready_PCIe(bench_rready_PCIe),
.bid_PCIe(bench_bid_PCIe),
.bresp_PCIe(bench_bresp_PCIe),
.bvalid_PCIe(bench_bvalid_PCIe),
.bready_PCIe(bench_bready_PCIe),
.awaddr_ETHERNET(bench_awaddr_ETHERNET),
.awid_ETHERNET(bench_awid_ETHERNET),
.awburst_ETHERNET(bench_awburst_ETHERNET),
.awlen_ETHERNET(bench_awlen_ETHERNET),
.awsize_ETHERNET(bench_awsize_ETHERNET),
.awlock_ETHERNET(bench_awlock_ETHERNET),
.awcache_ETHERNET(bench_awcache_ETHERNET),
.awprot_ETHERNET(bench_awprot_ETHERNET),
.awvalid_ETHERNET(bench_awvalid_ETHERNET),
.awready_ETHERNET(bench_awready_ETHERNET),
.wid_ETHERNET(bench_wid_ETHERNET),
.wdata_ETHERNET(bench_wdata_ETHERNET),
.wstrb_ETHERNET(bench_wstrb_ETHERNET),
.wlast_ETHERNET(bench_wlast_ETHERNET),
.wvalid_ETHERNET(bench_wvalid_ETHERNET),
.wready_ETHERNET(bench_wready_ETHERNET),
.araddr_ETHERNET(bench_araddr_ETHERNET),
.arid_ETHERNET(bench_arid_ETHERNET),
.arburst_ETHERNET(bench_arburst_ETHERNET),
.arlen_ETHERNET(bench_arlen_ETHERNET),
.arsize_ETHERNET(bench_arsize_ETHERNET),
.arlock_ETHERNET(bench_arlock_ETHERNET),
.arcache_ETHERNET(bench_arcache_ETHERNET),
.arprot_ETHERNET(bench_arprot_ETHERNET),
.arvalid_ETHERNET(bench_arvalid_ETHERNET),
.arready_ETHERNET(bench_arready_ETHERNET),
.rid_ETHERNET(bench_rid_ETHERNET),
.rdata_ETHERNET(bench_rdata_ETHERNET),
.rlast_ETHERNET(bench_rlast_ETHERNET),
.rresp_ETHERNET(bench_rresp_ETHERNET),
.rvalid_ETHERNET(bench_rvalid_ETHERNET),
.rready_ETHERNET(bench_rready_ETHERNET),
.bid_ETHERNET(bench_bid_ETHERNET),
.bresp_ETHERNET(bench_bresp_ETHERNET),
.bvalid_ETHERNET(bench_bvalid_ETHERNET),
.bready_ETHERNET(bench_bready_ETHERNET),
.awaddr_I2C(bench_awaddr_I2C),
.awid_I2C(bench_awid_I2C),
.awburst_I2C(bench_awburst_I2C),
.awlen_I2C(bench_awlen_I2C),
.awsize_I2C(bench_awsize_I2C),
.awlock_I2C(bench_awlock_I2C),
.awcache_I2C(bench_awcache_I2C),
.awprot_I2C(bench_awprot_I2C),
.awvalid_I2C(bench_awvalid_I2C),
.awready_I2C(bench_awready_I2C),
.wid_I2C(bench_wid_I2C),
.wdata_I2C(bench_wdata_I2C),
.wstrb_I2C(bench_wstrb_I2C),
.wlast_I2C(bench_wlast_I2C),
.wvalid_I2C(bench_wvalid_I2C),
.wready_I2C(bench_wready_I2C),
.araddr_I2C(bench_araddr_I2C),
.arid_I2C(bench_arid_I2C),
.arburst_I2C(bench_arburst_I2C),
.arlen_I2C(bench_arlen_I2C),
.arsize_I2C(bench_arsize_I2C),
.arlock_I2C(bench_arlock_I2C),
.arcache_I2C(bench_arcache_I2C),
.arprot_I2C(bench_arprot_I2C),
.arvalid_I2C(bench_arvalid_I2C),
.arready_I2C(bench_arready_I2C),
.rid_I2C(bench_rid_I2C),
.rdata_I2C(bench_rdata_I2C),
.rlast_I2C(bench_rlast_I2C),
.rresp_I2C(bench_rresp_I2C),
.rvalid_I2C(bench_rvalid_I2C),
.rready_I2C(bench_rready_I2C),
.bid_I2C(bench_bid_I2C),
.bresp_I2C(bench_bresp_I2C),
.bvalid_I2C(bench_bvalid_I2C),
.bready_I2C(bench_bready_I2C),
.awaddr_SPI(bench_awaddr_SPI),
.awid_SPI(bench_awid_SPI),
.awburst_SPI(bench_awburst_SPI),
.awlen_SPI(bench_awlen_SPI),
.awsize_SPI(bench_awsize_SPI),
.awlock_SPI(bench_awlock_SPI),
.awcache_SPI(bench_awcache_SPI),
.awprot_SPI(bench_awprot_SPI),
.awvalid_SPI(bench_awvalid_SPI),
.awready_SPI(bench_awready_SPI),
.wid_SPI(bench_wid_SPI),
.wdata_SPI(bench_wdata_SPI),
.wstrb_SPI(bench_wstrb_SPI),
.wlast_SPI(bench_wlast_SPI),
.wvalid_SPI(bench_wvalid_SPI),
.wready_SPI(bench_wready_SPI),
.araddr_SPI(bench_araddr_SPI),
.arid_SPI(bench_arid_SPI),
.arburst_SPI(bench_arburst_SPI),
.arlen_SPI(bench_arlen_SPI),
.arsize_SPI(bench_arsize_SPI),
.arlock_SPI(bench_arlock_SPI),
.arcache_SPI(bench_arcache_SPI),
.arprot_SPI(bench_arprot_SPI),
.arvalid_SPI(bench_arvalid_SPI),
.arready_SPI(bench_arready_SPI),
.rid_SPI(bench_rid_SPI),
.rdata_SPI(bench_rdata_SPI),
.rlast_SPI(bench_rlast_SPI),
.rresp_SPI(bench_rresp_SPI),
.rvalid_SPI(bench_rvalid_SPI),
.rready_SPI(bench_rready_SPI),
.bid_SPI(bench_bid_SPI),
.bresp_SPI(bench_bresp_SPI),
.bvalid_SPI(bench_bvalid_SPI),
.bready_SPI(bench_bready_SPI)
);

initial
begin
$monitor($time, " clk = %b , reset_n = %b , m00_axi_awaddr = %b , m00_axi_awid = %b , m00_axi_awburst = %b , m00_axi_awlen = %b , m00_axi_awsize = %b , m00_axi_awlock = %b , m00_axi_awcache = %b , m00_axi_awprot = %b , m00_axi_awvalid = %b , m00_axi_wid = %b , m00_axi_wdata = %b , m00_axi_wstrb = %b , m00_axi_wlast = %b , m00_axi_wvalid = %b , m00_axi_araddr = %b , m00_axi_arid = %b , m00_axi_arburst = %b , m00_axi_arlen = %b , m00_axi_arsize = %b , m00_axi_arlock = %b , m00_axi_arcache = %b , m00_axi_arprot = %b , m00_axi_arvalid = %b , m00_axi_rready = %b , m00_axi_bready = %b , awready_DDR3 = %b , wready_DDR3 = %b , arready_DDR3 = %b , rid_DDR3 = %b , rdata_DDR3 = %b , rlast_DDR3 = %b , rresp_DDR3 = %b , rvalid_DDR3 = %b , bid_DDR3 = %b , bresp_DDR3 = %b , bvalid_DDR3 = %b , awready_FLASH_NAND = %b , wready_FLASH_NAND = %b , arready_FLASH_NAND = %b , rid_FLASH_NAND = %b , rdata_FLASH_NAND = %b , rlast_FLASH_NAND = %b , rresp_FLASH_NAND = %b , rvalid_FLASH_NAND = %b , bid_FLASH_NAND = %b , bresp_FLASH_NAND = %b , bvalid_FLASH_NAND = %b , awready_FLASH_NOR = %b , wready_FLASH_NOR = %b , arready_FLASH_NOR = %b , rid_FLASH_NOR = %b , rdata_FLASH_NOR = %b , rlast_FLASH_NOR = %b , rresp_FLASH_NOR = %b , rvalid_FLASH_NOR = %b , bid_FLASH_NOR = %b , bresp_FLASH_NOR = %b , bvalid_FLASH_NOR = %b , awready_DMA = %b , wready_DMA = %b , arready_DMA = %b , rid_DMA = %b , rdata_DMA = %b , rlast_DMA = %b , rresp_DMA = %b , rvalid_DMA = %b , bid_DMA = %b , bresp_DMA = %b , bvalid_DMA = %b , awready_PCIe = %b , wready_PCIe = %b , arready_PCIe = %b , rid_PCIe = %b , rdata_PCIe = %b , rlast_PCIe = %b , rresp_PCIe = %b , rvalid_PCIe = %b , bid_PCIe = %b , bresp_PCIe = %b , bvalid_PCIe = %b , awready_ETHERNET = %b , wready_ETHERNET = %b , arready_ETHERNET = %b , rid_ETHERNET = %b , rdata_ETHERNET = %b , rlast_ETHERNET = %b , rresp_ETHERNET = %b , rvalid_ETHERNET = %b , bid_ETHERNET = %b , bresp_ETHERNET = %b , bvalid_ETHERNET = %b , awready_I2C = %b , wready_I2C = %b , arready_I2C = %b , rid_I2C = %b , rdata_I2C = %b , rlast_I2C = %b , rresp_I2C = %b , rvalid_I2C = %b , bid_I2C = %b , bresp_I2C = %b , bvalid_I2C = %b , awready_SPI = %b , wready_SPI = %b , arready_SPI = %b , rid_SPI = %b , rdata_SPI = %b , rlast_SPI = %b , rresp_SPI = %b , rvalid_SPI = %b , bid_SPI = %b , bresp_SPI = %b , bvalid_SPI = %b , m00_axi_awready = %b , m00_axi_wready = %b , m00_axi_arready = %b , m00_axi_rid = %b , m00_axi_rdata = %b , m00_axi_rlast = %b , m00_axi_rresp = %b , m00_axi_rvalid = %b , m00_axi_bid = %b , m00_axi_bresp = %b , m00_axi_bvalid = %b , awaddr_DDR3 = %b , awid_DDR3 = %b , awburst_DDR3 = %b , awlen_DDR3 = %b , awsize_DDR3 = %b , awlock_DDR3 = %b , awcache_DDR3 = %b , awprot_DDR3 = %b , awvalid_DDR3 = %b , wid_DDR3 = %b , wdata_DDR3 = %b , wstrb_DDR3 = %b , wlast_DDR3 = %b , wvalid_DDR3 = %b , araddr_DDR3 = %b , arid_DDR3 = %b , arburst_DDR3 = %b , arlen_DDR3 = %b , arsize_DDR3 = %b , arlock_DDR3 = %b , arcache_DDR3 = %b , arprot_DDR3 = %b , arvalid_DDR3 = %b , rready_DDR3 = %b , bready_DDR3 = %b , awaddr_FLASH_NAND = %b , awid_FLASH_NAND = %b , awburst_FLASH_NAND = %b , awlen_FLASH_NAND = %b , awsize_FLASH_NAND = %b , awlock_FLASH_NAND = %b , awcache_FLASH_NAND = %b , awprot_FLASH_NAND = %b , awvalid_FLASH_NAND = %b , wid_FLASH_NAND = %b , wdata_FLASH_NAND = %b , wstrb_FLASH_NAND = %b , wlast_FLASH_NAND = %b , wvalid_FLASH_NAND = %b , araddr_FLASH_NAND = %b , arid_FLASH_NAND = %b , arburst_FLASH_NAND = %b , arlen_FLASH_NAND = %b , arsize_FLASH_NAND = %b , arlock_FLASH_NAND = %b , arcache_FLASH_NAND = %b , arprot_FLASH_NAND = %b , arvalid_FLASH_NAND = %b , rready_FLASH_NAND = %b , bready_FLASH_NAND = %b , awaddr_FLASH_NOR = %b , awid_FLASH_NOR = %b , awburst_FLASH_NOR = %b , awlen_FLASH_NOR = %b , awsize_FLASH_NOR = %b , awlock_FLASH_NOR = %b , awcache_FLASH_NOR = %b , awprot_FLASH_NOR = %b , awvalid_FLASH_NOR = %b , wid_FLASH_NOR = %b , wdata_FLASH_NOR = %b , wstrb_FLASH_NOR = %b , wlast_FLASH_NOR = %b , wvalid_FLASH_NOR = %b , araddr_FLASH_NOR = %b , arid_FLASH_NOR = %b , arburst_FLASH_NOR = %b , arlen_FLASH_NOR = %b , arsize_FLASH_NOR = %b , arlock_FLASH_NOR = %b , arcache_FLASH_NOR = %b , arprot_FLASH_NOR = %b , arvalid_FLASH_NOR = %b , rready_FLASH_NOR = %b , bready_FLASH_NOR = %b , awaddr_DMA = %b , awid_DMA = %b , awburst_DMA = %b , awlen_DMA = %b , awsize_DMA = %b , awlock_DMA = %b , awcache_DMA = %b , awprot_DMA = %b , awvalid_DMA = %b , wid_DMA = %b , wdata_DMA = %b , wstrb_DMA = %b , wlast_DMA = %b , wvalid_DMA = %b , araddr_DMA = %b , arid_DMA = %b , arburst_DMA = %b , arlen_DMA = %b , arsize_DMA = %b , arlock_DMA = %b , arcache_DMA = %b , arprot_DMA = %b , arvalid_DMA = %b , rready_DMA = %b , bready_DMA = %b , awaddr_PCIe = %b , awid_PCIe = %b , awburst_PCIe = %b , awlen_PCIe = %b , awsize_PCIe = %b , awlock_PCIe = %b , awcache_PCIe = %b , awprot_PCIe = %b , awvalid_PCIe = %b , wid_PCIe = %b , wdata_PCIe = %b , wstrb_PCIe = %b , wlast_PCIe = %b , wvalid_PCIe = %b , araddr_PCIe = %b , arid_PCIe = %b , arburst_PCIe = %b , arlen_PCIe = %b , arsize_PCIe = %b , arlock_PCIe = %b , arcache_PCIe = %b , arprot_PCIe = %b , arvalid_PCIe = %b , rready_PCIe = %b , bready_PCIe = %b , awaddr_ETHERNET = %b , awid_ETHERNET = %b , awburst_ETHERNET = %b , awlen_ETHERNET = %b , awsize_ETHERNET = %b , awlock_ETHERNET = %b , awcache_ETHERNET = %b , awprot_ETHERNET = %b , awvalid_ETHERNET = %b , wid_ETHERNET = %b , wdata_ETHERNET = %b , wstrb_ETHERNET = %b , wlast_ETHERNET = %b , wvalid_ETHERNET = %b , araddr_ETHERNET = %b , arid_ETHERNET = %b , arburst_ETHERNET = %b , arlen_ETHERNET = %b , arsize_ETHERNET = %b , arlock_ETHERNET = %b , arcache_ETHERNET = %b , arprot_ETHERNET = %b , arvalid_ETHERNET = %b , rready_ETHERNET = %b , bready_ETHERNET = %b , awaddr_I2C = %b , awid_I2C = %b , awburst_I2C = %b , awlen_I2C = %b , awsize_I2C = %b , awlock_I2C = %b , awcache_I2C = %b , awprot_I2C = %b , awvalid_I2C = %b , wid_I2C = %b , wdata_I2C = %b , wstrb_I2C = %b , wlast_I2C = %b , wvalid_I2C = %b , araddr_I2C = %b , arid_I2C = %b , arburst_I2C = %b , arlen_I2C = %b , arsize_I2C = %b , arlock_I2C = %b , arcache_I2C = %b , arprot_I2C = %b , arvalid_I2C = %b , rready_I2C = %b , bready_I2C = %b , awaddr_SPI = %b , awid_SPI = %b , awburst_SPI = %b , awlen_SPI = %b , awsize_SPI = %b , awlock_SPI = %b , awcache_SPI = %b , awprot_SPI = %b , awvalid_SPI = %b , wid_SPI = %b , wdata_SPI = %b , wstrb_SPI = %b , wlast_SPI = %b , wvalid_SPI = %b , araddr_SPI = %b , arid_SPI = %b , arburst_SPI = %b , arlen_SPI = %b , arsize_SPI = %b , arlock_SPI = %b , arcache_SPI = %b , arprot_SPI = %b , arvalid_SPI = %b , rready_SPI = %b , bready_SPI = %b ",
bench_clk, bench_reset_n, bench_m00_axi_awaddr, bench_m00_axi_awid, bench_m00_axi_awburst, bench_m00_axi_awlen, bench_m00_axi_awsize, bench_m00_axi_awlock, bench_m00_axi_awcache, bench_m00_axi_awprot, bench_m00_axi_awvalid, bench_m00_axi_wid, bench_m00_axi_wdata, bench_m00_axi_wstrb, bench_m00_axi_wlast, bench_m00_axi_wvalid, bench_m00_axi_araddr, bench_m00_axi_arid, bench_m00_axi_arburst, bench_m00_axi_arlen, bench_m00_axi_arsize, bench_m00_axi_arlock, bench_m00_axi_arcache, bench_m00_axi_arprot, bench_m00_axi_arvalid, bench_m00_axi_rready, bench_m00_axi_bready, bench_awready_DDR3, bench_wready_DDR3, bench_arready_DDR3, bench_rid_DDR3, bench_rdata_DDR3, bench_rlast_DDR3, bench_rresp_DDR3, bench_rvalid_DDR3, bench_bid_DDR3, bench_bresp_DDR3, bench_bvalid_DDR3, bench_awready_FLASH_NAND, bench_wready_FLASH_NAND, bench_arready_FLASH_NAND, bench_rid_FLASH_NAND, bench_rdata_FLASH_NAND, bench_rlast_FLASH_NAND, bench_rresp_FLASH_NAND, bench_rvalid_FLASH_NAND, bench_bid_FLASH_NAND, bench_bresp_FLASH_NAND, bench_bvalid_FLASH_NAND, bench_awready_FLASH_NOR, bench_wready_FLASH_NOR, bench_arready_FLASH_NOR, bench_rid_FLASH_NOR, bench_rdata_FLASH_NOR, bench_rlast_FLASH_NOR, bench_rresp_FLASH_NOR, bench_rvalid_FLASH_NOR, bench_bid_FLASH_NOR, bench_bresp_FLASH_NOR, bench_bvalid_FLASH_NOR, bench_awready_DMA, bench_wready_DMA, bench_arready_DMA, bench_rid_DMA, bench_rdata_DMA, bench_rlast_DMA, bench_rresp_DMA, bench_rvalid_DMA, bench_bid_DMA, bench_bresp_DMA, bench_bvalid_DMA, bench_awready_PCIe, bench_wready_PCIe, bench_arready_PCIe, bench_rid_PCIe, bench_rdata_PCIe, bench_rlast_PCIe, bench_rresp_PCIe, bench_rvalid_PCIe, bench_bid_PCIe, bench_bresp_PCIe, bench_bvalid_PCIe, bench_awready_ETHERNET, bench_wready_ETHERNET, bench_arready_ETHERNET, bench_rid_ETHERNET, bench_rdata_ETHERNET, bench_rlast_ETHERNET, bench_rresp_ETHERNET, bench_rvalid_ETHERNET, bench_bid_ETHERNET, bench_bresp_ETHERNET, bench_bvalid_ETHERNET, bench_awready_I2C, bench_wready_I2C, bench_arready_I2C, bench_rid_I2C, bench_rdata_I2C, bench_rlast_I2C, bench_rresp_I2C, bench_rvalid_I2C, bench_bid_I2C, bench_bresp_I2C, bench_bvalid_I2C, bench_awready_SPI, bench_wready_SPI, bench_arready_SPI, bench_rid_SPI, bench_rdata_SPI, bench_rlast_SPI, bench_rresp_SPI, bench_rvalid_SPI, bench_bid_SPI, bench_bresp_SPI, bench_bvalid_SPI, bench_m00_axi_awready, bench_m00_axi_wready, bench_m00_axi_arready, bench_m00_axi_rid, bench_m00_axi_rdata, bench_m00_axi_rlast, bench_m00_axi_rresp, bench_m00_axi_rvalid, bench_m00_axi_bid, bench_m00_axi_bresp, bench_m00_axi_bvalid, bench_awaddr_DDR3, bench_awid_DDR3, bench_awburst_DDR3, bench_awlen_DDR3, bench_awsize_DDR3, bench_awlock_DDR3, bench_awcache_DDR3, bench_awprot_DDR3, bench_awvalid_DDR3, bench_wid_DDR3, bench_wdata_DDR3, bench_wstrb_DDR3, bench_wlast_DDR3, bench_wvalid_DDR3, bench_araddr_DDR3, bench_arid_DDR3, bench_arburst_DDR3, bench_arlen_DDR3, bench_arsize_DDR3, bench_arlock_DDR3, bench_arcache_DDR3, bench_arprot_DDR3, bench_arvalid_DDR3, bench_rready_DDR3, bench_bready_DDR3, bench_awaddr_FLASH_NAND, bench_awid_FLASH_NAND, bench_awburst_FLASH_NAND, bench_awlen_FLASH_NAND, bench_awsize_FLASH_NAND, bench_awlock_FLASH_NAND, bench_awcache_FLASH_NAND, bench_awprot_FLASH_NAND, bench_awvalid_FLASH_NAND, bench_wid_FLASH_NAND, bench_wdata_FLASH_NAND, bench_wstrb_FLASH_NAND, bench_wlast_FLASH_NAND, bench_wvalid_FLASH_NAND, bench_araddr_FLASH_NAND, bench_arid_FLASH_NAND, bench_arburst_FLASH_NAND, bench_arlen_FLASH_NAND, bench_arsize_FLASH_NAND, bench_arlock_FLASH_NAND, bench_arcache_FLASH_NAND, bench_arprot_FLASH_NAND, bench_arvalid_FLASH_NAND, bench_rready_FLASH_NAND, bench_bready_FLASH_NAND, bench_awaddr_FLASH_NOR, bench_awid_FLASH_NOR, bench_awburst_FLASH_NOR, bench_awlen_FLASH_NOR, bench_awsize_FLASH_NOR, bench_awlock_FLASH_NOR, bench_awcache_FLASH_NOR, bench_awprot_FLASH_NOR, bench_awvalid_FLASH_NOR, bench_wid_FLASH_NOR, bench_wdata_FLASH_NOR, bench_wstrb_FLASH_NOR, bench_wlast_FLASH_NOR, bench_wvalid_FLASH_NOR, bench_araddr_FLASH_NOR, bench_arid_FLASH_NOR, bench_arburst_FLASH_NOR, bench_arlen_FLASH_NOR, bench_arsize_FLASH_NOR, bench_arlock_FLASH_NOR, bench_arcache_FLASH_NOR, bench_arprot_FLASH_NOR, bench_arvalid_FLASH_NOR, bench_rready_FLASH_NOR, bench_bready_FLASH_NOR, bench_awaddr_DMA, bench_awid_DMA, bench_awburst_DMA, bench_awlen_DMA, bench_awsize_DMA, bench_awlock_DMA, bench_awcache_DMA, bench_awprot_DMA, bench_awvalid_DMA, bench_wid_DMA, bench_wdata_DMA, bench_wstrb_DMA, bench_wlast_DMA, bench_wvalid_DMA, bench_araddr_DMA, bench_arid_DMA, bench_arburst_DMA, bench_arlen_DMA, bench_arsize_DMA, bench_arlock_DMA, bench_arcache_DMA, bench_arprot_DMA, bench_arvalid_DMA, bench_rready_DMA, bench_bready_DMA, bench_awaddr_PCIe, bench_awid_PCIe, bench_awburst_PCIe, bench_awlen_PCIe, bench_awsize_PCIe, bench_awlock_PCIe, bench_awcache_PCIe, bench_awprot_PCIe, bench_awvalid_PCIe, bench_wid_PCIe, bench_wdata_PCIe, bench_wstrb_PCIe, bench_wlast_PCIe, bench_wvalid_PCIe, bench_araddr_PCIe, bench_arid_PCIe, bench_arburst_PCIe, bench_arlen_PCIe, bench_arsize_PCIe, bench_arlock_PCIe, bench_arcache_PCIe, bench_arprot_PCIe, bench_arvalid_PCIe, bench_rready_PCIe, bench_bready_PCIe, bench_awaddr_ETHERNET, bench_awid_ETHERNET, bench_awburst_ETHERNET, bench_awlen_ETHERNET, bench_awsize_ETHERNET, bench_awlock_ETHERNET, bench_awcache_ETHERNET, bench_awprot_ETHERNET, bench_awvalid_ETHERNET, bench_wid_ETHERNET, bench_wdata_ETHERNET, bench_wstrb_ETHERNET, bench_wlast_ETHERNET, bench_wvalid_ETHERNET, bench_araddr_ETHERNET, bench_arid_ETHERNET, bench_arburst_ETHERNET, bench_arlen_ETHERNET, bench_arsize_ETHERNET, bench_arlock_ETHERNET, bench_arcache_ETHERNET, bench_arprot_ETHERNET, bench_arvalid_ETHERNET, bench_rready_ETHERNET, bench_bready_ETHERNET, bench_awaddr_I2C, bench_awid_I2C, bench_awburst_I2C, bench_awlen_I2C, bench_awsize_I2C, bench_awlock_I2C, bench_awcache_I2C, bench_awprot_I2C, bench_awvalid_I2C, bench_wid_I2C, bench_wdata_I2C, bench_wstrb_I2C, bench_wlast_I2C, bench_wvalid_I2C, bench_araddr_I2C, bench_arid_I2C, bench_arburst_I2C, bench_arlen_I2C, bench_arsize_I2C, bench_arlock_I2C, bench_arcache_I2C, bench_arprot_I2C, bench_arvalid_I2C, bench_rready_I2C, bench_bready_I2C, bench_awaddr_SPI, bench_awid_SPI, bench_awburst_SPI, bench_awlen_SPI, bench_awsize_SPI, bench_awlock_SPI, bench_awcache_SPI, bench_awprot_SPI, bench_awvalid_SPI, bench_wid_SPI, bench_wdata_SPI, bench_wstrb_SPI, bench_wlast_SPI, bench_wvalid_SPI, bench_araddr_SPI, bench_arid_SPI, bench_arburst_SPI, bench_arlen_SPI, bench_arsize_SPI, bench_arlock_SPI, bench_arcache_SPI, bench_arprot_SPI, bench_arvalid_SPI, bench_rready_SPI, bench_bready_SPI);
end

initial
begin
#500 $finish;
end

endmodule