Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 19 12:15:04 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/timing.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (112)
6. checking no_output_delay (161)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (112)
--------------------------------
 There are 112 input ports with no input delay specified. (HIGH)

arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (161)
---------------------------------
 There are 161 ports with no output delay specified. (HIGH)

data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.196        0.000                      0                  140        0.137        0.000                      0                  140        1.700        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.200}        4.400           227.273         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.196        0.000                      0                  140        0.137        0.000                      0                  140        1.700        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 iter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Din_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.021ns (25.098%)  route 3.047ns (74.902%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  iter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  iter_reg[2]/Q
                         net (fo=9, unplaced)         1.006     3.940    iter_reg_n_0_[2]
                                                                      f  Din_addr[5]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.235 r  Din_addr[5]_i_5/O
                         net (fo=5, unplaced)         0.930     5.165    Din_addr[5]_i_5_n_0
                                                                      r  Din_addr[5]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.289 r  Din_addr[5]_i_2/O
                         net (fo=1, unplaced)         1.111     6.400    Din_addr[5]_i_2_n_0
                                                                      r  Din_addr[5]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.524 r  Din_addr[5]_i_1/O
                         net (fo=1, unplaced)         0.000     6.524    Din_addr[5]_i_1_n_0
                         FDCE                                         r  Din_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  Din_addr_reg[5]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.044     6.720    Din_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 mult_out_reg[16]__1/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 2.754ns (67.866%)  route 1.304ns (32.134%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  mult_out_reg[16]__1/Q
                         net (fo=1, unplaced)         0.666     3.600    mult_out_reg[16]__1_n_0
                                                                      r  add_out_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.408 r  add_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.417    add_out_reg[16]_i_2_n_0
                                                                      r  add_out_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.534 r  add_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    add_out_reg[20]_i_2_n_0
                                                                      r  add_out_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.865 r  add_out_reg[24]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.494    mult_out_reg[27]
                                                                      r  add_out[24]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     5.801 r  add_out[24]_i_3/O
                         net (fo=1, unplaced)         0.000     5.801    add_out[24]_i_3_n_0
                                                                      r  add_out_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.177 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.177    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.514 r  add_out_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.514    add_out_reg[28]_i_1_n_6
                         FDCE                                         r  add_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[29]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.076     6.752    add_out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 mult_out_reg[16]__1/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 2.748ns (67.818%)  route 1.304ns (32.182%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  mult_out_reg[16]__1/Q
                         net (fo=1, unplaced)         0.666     3.600    mult_out_reg[16]__1_n_0
                                                                      r  add_out_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.408 r  add_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.417    add_out_reg[16]_i_2_n_0
                                                                      r  add_out_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.534 r  add_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    add_out_reg[20]_i_2_n_0
                                                                      r  add_out_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.865 r  add_out_reg[24]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.494    mult_out_reg[27]
                                                                      r  add_out[24]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     5.801 r  add_out[24]_i_3/O
                         net (fo=1, unplaced)         0.000     5.801    add_out[24]_i_3_n_0
                                                                      r  add_out_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.177 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.177    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.508 r  add_out_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     6.508    add_out_reg[28]_i_1_n_4
                         FDCE                                         r  add_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[31]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.076     6.752    add_out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 mult_out_reg[16]__1/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.673ns (67.211%)  route 1.304ns (32.789%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  mult_out_reg[16]__1/Q
                         net (fo=1, unplaced)         0.666     3.600    mult_out_reg[16]__1_n_0
                                                                      r  add_out_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.408 r  add_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.417    add_out_reg[16]_i_2_n_0
                                                                      r  add_out_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.534 r  add_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    add_out_reg[20]_i_2_n_0
                                                                      r  add_out_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.865 r  add_out_reg[24]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.494    mult_out_reg[27]
                                                                      r  add_out[24]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     5.801 r  add_out[24]_i_3/O
                         net (fo=1, unplaced)         0.000     5.801    add_out[24]_i_3_n_0
                                                                      r  add_out_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.177 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.177    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.433 r  add_out_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     6.433    add_out_reg[28]_i_1_n_5
                         FDCE                                         r  add_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[30]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.076     6.752    add_out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 mult_out_reg[16]__1/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 2.649ns (67.012%)  route 1.304ns (32.988%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  mult_out_reg[16]__1/Q
                         net (fo=1, unplaced)         0.666     3.600    mult_out_reg[16]__1_n_0
                                                                      r  add_out_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.408 r  add_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.417    add_out_reg[16]_i_2_n_0
                                                                      r  add_out_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.534 r  add_out_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    add_out_reg[20]_i_2_n_0
                                                                      r  add_out_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.865 r  add_out_reg[24]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.494    mult_out_reg[27]
                                                                      r  add_out[24]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     5.801 r  add_out[24]_i_3/O
                         net (fo=1, unplaced)         0.000     5.801    add_out[24]_i_3_n_0
                                                                      r  add_out_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.177 r  add_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.177    add_out_reg[24]_i_1_n_0
                                                                      r  add_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.409 r  add_out_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     6.409    add_out_reg[28]_i_1_n_7
                         FDCE                                         r  add_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[28]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.076     6.752    add_out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 mult_out_reg[16]__1/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 2.637ns (66.912%)  route 1.304ns (33.088%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  mult_out_reg[16]__1/Q
                         net (fo=1, unplaced)         0.666     3.600    mult_out_reg[16]__1_n_0
                                                                      r  add_out_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.408 r  add_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.417    add_out_reg[16]_i_2_n_0
                                                                      r  add_out_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.748 r  add_out_reg[20]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.377    mult_out_reg[23]
                                                                      r  add_out[20]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     5.684 r  add_out[20]_i_3/O
                         net (fo=1, unplaced)         0.000     5.684    add_out[20]_i_3_n_0
                                                                      r  add_out_reg[20]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.060 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.060    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.397 r  add_out_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     6.397    add_out_reg[24]_i_1_n_6
                         FDCE                                         r  add_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[25]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.076     6.752    add_out_reg[25]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 mult_out_reg[16]__1/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 2.631ns (66.861%)  route 1.304ns (33.138%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  mult_out_reg[16]__1/Q
                         net (fo=1, unplaced)         0.666     3.600    mult_out_reg[16]__1_n_0
                                                                      r  add_out_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.408 r  add_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.417    add_out_reg[16]_i_2_n_0
                                                                      r  add_out_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.748 r  add_out_reg[20]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.377    mult_out_reg[23]
                                                                      r  add_out[20]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     5.684 r  add_out[20]_i_3/O
                         net (fo=1, unplaced)         0.000     5.684    add_out[20]_i_3_n_0
                                                                      r  add_out_reg[20]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.060 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.060    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.391 r  add_out_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     6.391    add_out_reg[24]_i_1_n_4
                         FDCE                                         r  add_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[27]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.076     6.752    add_out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 Din_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            Din_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.021ns (26.623%)  route 2.814ns (73.377%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  Din_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  Din_addr_reg[6]/Q
                         net (fo=4, unplaced)         0.989     3.923    Din_addr_reg_n_0_[6]
                                                                      r  Din_addr[11]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  Din_addr[11]_i_7/O
                         net (fo=2, unplaced)         1.122     5.340    Din_addr[11]_i_7_n_0
                                                                      r  Din_addr[11]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.464 f  Din_addr[11]_i_3/O
                         net (fo=8, unplaced)         0.703     6.167    Din_addr[11]_i_3_n_0
                                                                      f  Din_addr[2]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.291 r  Din_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.291    Din_addr[2]_i_1_n_0
                         FDCE                                         r  Din_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  Din_addr_reg[2]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.044     6.720    Din_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 mult_out_reg[16]__1/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 2.556ns (66.218%)  route 1.304ns (33.782%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  mult_out_reg[16]__1/Q
                         net (fo=1, unplaced)         0.666     3.600    mult_out_reg[16]__1_n_0
                                                                      r  add_out_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.408 r  add_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.417    add_out_reg[16]_i_2_n_0
                                                                      r  add_out_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.748 r  add_out_reg[20]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.377    mult_out_reg[23]
                                                                      r  add_out[20]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     5.684 r  add_out[20]_i_3/O
                         net (fo=1, unplaced)         0.000     5.684    add_out[20]_i_3_n_0
                                                                      r  add_out_reg[20]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.060 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.060    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.316 r  add_out_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     6.316    add_out_reg[24]_i_1_n_5
                         FDCE                                         r  add_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[26]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.076     6.752    add_out_reg[26]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 mult_out_reg[16]__1/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.400ns  (axis_clk rise@4.400ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 2.532ns (66.006%)  route 1.304ns (33.994%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.528 - 4.400 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  mult_out_reg[16]__1/Q
                         net (fo=1, unplaced)         0.666     3.600    mult_out_reg[16]__1_n_0
                                                                      r  add_out_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.408 r  add_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.417    add_out_reg[16]_i_2_n_0
                                                                      r  add_out_reg[20]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.748 r  add_out_reg[20]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.377    mult_out_reg[23]
                                                                      r  add_out[20]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     5.684 r  add_out[20]_i_3/O
                         net (fo=1, unplaced)         0.000     5.684    add_out[20]_i_3_n_0
                                                                      r  add_out_reg[20]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.060 r  add_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.060    add_out_reg[20]_i_1_n_0
                                                                      r  add_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.292 r  add_out_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     6.292    add_out_reg[24]_i_1_n_7
                         FDCE                                         r  add_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.400     4.400 r  
                                                      0.000     4.400 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.400    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.238 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.998    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.089 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     6.528    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[24]/C
                         clock pessimism              0.184     6.711    
                         clock uncertainty           -0.035     6.676    
                         FDCE (Setup_fdce_C_D)        0.076     6.752    add_out_reg[24]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  0.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 out2_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            out2_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  out2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  out2_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    out2
                                                                      r  out2_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  out2_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    out2_i_1_n_0
                         FDCE                                         r  out2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  out2_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    out2_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dram_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            dram_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  dram_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dram_valid_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    dram_valid_reg_n_0
                                                                      r  dram_valid_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.061 r  dram_valid_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    dram_valid_i_1_n_0
                         FDCE                                         r  dram_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dram_valid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    dram_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 add_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[10]
                                                                      r  add_out[8]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  add_out[8]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[8]_i_3_n_0
                                                                      r  add_out_reg[8]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  add_out_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    add_out_reg[8]_i_1_n_5
                         FDCE                                         r  add_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 add_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[14]
                                                                      r  add_out[12]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  add_out[12]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[12]_i_3_n_0
                                                                      r  add_out_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  add_out_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    add_out_reg[12]_i_1_n_5
                         FDCE                                         r  add_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 add_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[2]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[2]
                                                                      r  add_out[0]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  add_out[0]_i_4/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[0]_i_4_n_0
                                                                      r  add_out_reg[0]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  add_out_reg[0]_i_2/O[2]
                         net (fo=1, unplaced)         0.000     1.088    add_out_reg[0]_i_2_n_5
                         FDCE                                         r  add_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 add_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[6]/Q
                         net (fo=2, unplaced)         0.153     0.978    sm_tdata_OBUF[6]
                                                                      r  add_out[4]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  add_out[4]_i_3/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[4]_i_3_n_0
                                                                      r  add_out_reg[4]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  add_out_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    add_out_reg[4]_i_1_n_5
                         FDCE                                         r  add_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 add_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[13]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[13]
                                                                      r  add_out[12]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  add_out[12]_i_4/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[12]_i_4_n_0
                                                                      r  add_out_reg[12]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  add_out_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    add_out_reg[12]_i_1_n_6
                         FDCE                                         r  add_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 add_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[1]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[1]
                                                                      r  add_out[0]_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  add_out[0]_i_5/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[0]_i_5_n_0
                                                                      r  add_out_reg[0]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  add_out_reg[0]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     1.089    add_out_reg[0]_i_2_n_6
                         FDCE                                         r  add_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 add_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[5]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[5]
                                                                      r  add_out[4]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  add_out[4]_i_4/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[4]_i_4_n_0
                                                                      r  add_out_reg[4]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  add_out_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    add_out_reg[4]_i_1_n_6
                         FDCE                                         r  add_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 add_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            add_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.258ns (62.643%)  route 0.154ns (37.357%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[9]/Q
                         net (fo=2, unplaced)         0.154     0.978    sm_tdata_OBUF[9]
                                                                      r  add_out[8]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     1.023 r  add_out[8]_i_4/O
                         net (fo=1, unplaced)         0.000     1.023    add_out[8]_i_4_n_0
                                                                      r  add_out_reg[8]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.089 r  add_out_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.089    add_out_reg[8]_i_1_n_6
                         FDCE                                         r  add_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[9]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    add_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.200 }
Period(ns):         4.400
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         4.400       2.245                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.400       2.246                mult_out0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.400       2.246                mult_out0__1/CLK
Min Period        n/a     FDCE/C       n/a            1.000         4.400       3.400                Din_addr_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.400       3.400                Din_addr_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.400       3.400                Din_addr_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.400       3.400                Din_addr_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.400       3.400                Din_addr_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.400       3.400                Din_addr_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.400       3.400                Din_addr_reg[6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.200       1.700                Din_addr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 3.854ns (65.296%)  route 2.048ns (34.704%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[2]
                                                                      r  tap_A_OBUF[2]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_A_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[2]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.468 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.268    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.903 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.903    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 3.854ns (65.296%)  route 2.048ns (34.704%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[3]
                                                                      r  tap_A_OBUF[3]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.468 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.268    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.903 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.903    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 3.854ns (65.296%)  route 2.048ns (34.704%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[5]
                                                                      r  tap_A_OBUF[5]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.268    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.903 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.903    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 3.854ns (65.296%)  route 2.048ns (34.704%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[6]
                                                                      r  tap_A_OBUF[6]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  tap_A_OBUF[6]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.344    tap_A_OBUF[6]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.268    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.903 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.903    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=47, unplaced)        0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[2]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  tap_WE_OBUF[2]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.721    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.356    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=47, unplaced)        0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[2]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  tap_WE_OBUF[2]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.721    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.356    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=47, unplaced)        0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[2]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  tap_WE_OBUF[2]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     2.721    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.356    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.354ns  (logic 3.754ns (70.124%)  route 1.599ns (29.876%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=47, unplaced)        0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     1.919 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.719    tap_WE_OBUF[3]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.354 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.354    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.352ns  (logic 3.752ns (70.113%)  route 1.599ns (29.887%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.917 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.717    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.352 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.352    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.352ns  (logic 3.752ns (70.113%)  route 1.599ns (29.887%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ss_tdata_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.917 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.717    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.352 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.352    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=47, unplaced)        0.337     0.538    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_WE_OBUF[3]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.069    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[18]
                                                                      r  data_Di_OBUF[18]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[20]
                            (input port)
  Destination:            data_Di[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[20] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[20]
                                                                      r  ss_tdata_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[20]
                                                                      r  data_Di_OBUF[20]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[20]
                                                                      r  data_Di_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[20]
                                                                      r  data_Di[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[22]
                            (input port)
  Destination:            data_Di[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[22] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[22]
                                                                      r  ss_tdata_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[22]
                                                                      r  data_Di_OBUF[22]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[22]
                                                                      r  data_Di_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[22]
                                                                      r  data_Di[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[24]
                            (input port)
  Destination:            data_Di[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[24] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[24]
                                                                      r  ss_tdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[24]
                                                                      r  data_Di_OBUF[24]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[24]
                                                                      r  data_Di_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[24]
                                                                      r  data_Di[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[26]
                            (input port)
  Destination:            data_Di[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[26] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[26]
                                                                      r  ss_tdata_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[26]
                                                                      r  data_Di_OBUF[26]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  data_Di_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    data_Di_OBUF[26]
                                                                      r  data_Di_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  data_Di_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.070    data_Di[26]
                                                                      r  data_Di[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 3.679ns (58.776%)  route 2.581ns (41.224%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  current_state_reg[2]/Q
                         net (fo=99, unplaced)        0.840     3.774    current_state_reg[2]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        0.492     4.585    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.158    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.282 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.082    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.717 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.717    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 3.679ns (58.776%)  route 2.581ns (41.224%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  current_state_reg[2]/Q
                         net (fo=99, unplaced)        0.840     3.774    current_state_reg[2]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        0.492     4.585    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  tap_A_OBUF[6]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     5.158    tap_A_OBUF[6]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.282 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.082    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.717 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.717    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 3.531ns (60.708%)  route 2.286ns (39.292%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  current_state_reg[0]/Q
                         net (fo=111, unplaced)       1.067     4.001    current_state_reg[0]
                                                                      r  tap_A_OBUF[4]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.296 r  tap_A_OBUF[4]_inst_i_2/O
                         net (fo=1, unplaced)         0.419     4.715    tap_A_OBUF[4]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.839 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.639    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.274 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.274    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.555ns (62.517%)  route 2.132ns (37.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  current_state_reg[2]/Q
                         net (fo=99, unplaced)        0.840     3.774    current_state_reg[2]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        0.492     4.585    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.509    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.144 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.144    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.555ns (62.517%)  route 2.132ns (37.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  current_state_reg[2]/Q
                         net (fo=99, unplaced)        0.840     3.774    current_state_reg[2]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        0.492     4.585    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.509    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.144 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.144    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.555ns (62.517%)  route 2.132ns (37.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  current_state_reg[2]/Q
                         net (fo=99, unplaced)        0.840     3.774    current_state_reg[2]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        0.492     4.585    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.509    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.144 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.144    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.555ns (62.517%)  route 2.132ns (37.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  current_state_reg[2]/Q
                         net (fo=99, unplaced)        0.840     3.774    current_state_reg[2]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        0.492     4.585    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.509    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.144 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.144    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.555ns (62.517%)  route 2.132ns (37.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  current_state_reg[2]/Q
                         net (fo=99, unplaced)        0.840     3.774    current_state_reg[2]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        0.492     4.585    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.509    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.144 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.144    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.555ns (62.517%)  route 2.132ns (37.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  current_state_reg[2]/Q
                         net (fo=99, unplaced)        0.840     3.774    current_state_reg[2]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        0.492     4.585    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.509    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.144 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.144    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.555ns (62.517%)  route 2.132ns (37.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  current_state_reg[2]/Q
                         net (fo=99, unplaced)        0.840     3.774    current_state_reg[2]
                                                                      f  tap_A_OBUF[11]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.093 r  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=10, unplaced)        0.492     4.585    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.709 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.509    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.144 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.144    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_WE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_WE_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_WE_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_WE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_WE_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_WE_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_WE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_WE_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_WE_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_WE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            data_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_WE_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_WE_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrflag_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rrflag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rrflag_reg/Q
                         net (fo=34, unplaced)        0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[12]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  add_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  add_out_reg[13]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[0]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841     5.612 r  mult_out0__0/P[0]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_105
                         FDCE                                         r  mult_out_reg[0]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[0]__1/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[10]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[10])
                                                      3.841     5.612 r  mult_out0__0/P[10]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_95
                         FDCE                                         r  mult_out_reg[10]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[10]__1/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[11]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      3.841     5.612 r  mult_out0__0/P[11]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_94
                         FDCE                                         r  mult_out_reg[11]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[11]__1/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[12]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[12])
                                                      3.841     5.612 r  mult_out0__0/P[12]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_93
                         FDCE                                         r  mult_out_reg[12]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[12]__1/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[13]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[13])
                                                      3.841     5.612 r  mult_out0__0/P[13]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_92
                         FDCE                                         r  mult_out_reg[13]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[13]__1/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[14]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[14])
                                                      3.841     5.612 r  mult_out0__0/P[14]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_91
                         FDCE                                         r  mult_out_reg[14]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[14]__1/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[15]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      3.841     5.612 r  mult_out0__0/P[15]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_90
                         FDCE                                         r  mult_out_reg[15]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[15]__1/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[16]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     5.612 r  mult_out0__0/P[16]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_89
                         FDCE                                         r  mult_out_reg[16]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[16]__1/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[1]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841     5.612 r  mult_out0__0/P[1]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_104
                         FDCE                                         r  mult_out_reg[1]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[1]__1/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_out_reg[2]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_out0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      3.841     5.612 r  mult_out0__0/P[2]
                         net (fo=1, unplaced)         0.800     6.412    mult_out0__0_n_103
                         FDCE                                         r  mult_out_reg[2]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_out_reg[2]__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            mult_out0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[0]
                         DSP48E1                                      r  mult_out0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            mult_out0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[10]
                         DSP48E1                                      r  mult_out0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK

Slack:                    inf
  Source:                 data_Do[11]
                            (input port)
  Destination:            mult_out0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[11]
                                                                      r  data_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[11]
                         DSP48E1                                      r  mult_out0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK

Slack:                    inf
  Source:                 data_Do[12]
                            (input port)
  Destination:            mult_out0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[12]
                                                                      r  data_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[12]
                         DSP48E1                                      r  mult_out0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK

Slack:                    inf
  Source:                 data_Do[13]
                            (input port)
  Destination:            mult_out0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[13]
                                                                      r  data_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[13]
                         DSP48E1                                      r  mult_out0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK

Slack:                    inf
  Source:                 data_Do[14]
                            (input port)
  Destination:            mult_out0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[14]
                                                                      r  data_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[14]
                         DSP48E1                                      r  mult_out0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK

Slack:                    inf
  Source:                 data_Do[15]
                            (input port)
  Destination:            mult_out0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[15]
                                                                      r  data_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[15]
                         DSP48E1                                      r  mult_out0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            mult_out0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[16]
                         DSP48E1                                      r  mult_out0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK

Slack:                    inf
  Source:                 data_Do[1]
                            (input port)
  Destination:            mult_out0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[1]
                                                                      r  data_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[1]
                         DSP48E1                                      r  mult_out0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK

Slack:                    inf
  Source:                 data_Do[2]
                            (input port)
  Destination:            mult_out0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.200ns period=4.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[2]
                                                                      r  data_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[2]
                         DSP48E1                                      r  mult_out0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=94, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_out0/CLK





