m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/work/github/ltang_fpga/v3_fpga/div_clk4
T_opt
!s110 1720676828
V:CTXGYR98Mo68<ToFIFbJ1
04 14 4 work tb_div_clock_5 fast 0
=1-7c214a0af767-668f71dc-34-45a8
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.7;67
R0
vdiv_clock_5
Z2 !s110 1720700163
!i10b 1
!s100 YG9]hge^UB9NWL77NFeA_1
IjPHWfTK8LYn<GRl3BKETd2
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 dD:/work/github/ltang_fpga/v3_fpga/div_clk_5
w1720700156
8D:/work/github/ltang_fpga/v3_fpga/div_clk_5/design/div_clock_5.v
FD:/work/github/ltang_fpga/v3_fpga/div_clk_5/design/div_clock_5.v
L0 12
Z5 OL;L;10.7;67
r1
!s85 0
31
Z6 !s108 1720700163.000000
!s107 D:/work/github/ltang_fpga/v3_fpga/div_clk_5/design/div_clock_5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/div_clk_5/design/div_clock_5.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_div_clock_5
R2
!i10b 1
!s100 @^Z0gL@6:QlYH=UJR3NSD1
Ifnf=4M5`K]Z>@6=bE;iGk1
R3
R4
w1720700158
8D:/work/github/ltang_fpga/v3_fpga/div_clk_5/sim/tb_div_clock_5.v
FD:/work/github/ltang_fpga/v3_fpga/div_clk_5/sim/tb_div_clock_5.v
L0 15
R5
r1
!s85 0
31
R6
!s107 D:/work/github/ltang_fpga/v3_fpga/div_clk_5/sim/tb_div_clock_5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/div_clk_5/sim/tb_div_clock_5.v|
!i113 0
R7
R1
