# single_cycle_processor_verilog





I referenced "COMPUTER ORGANIAZATION AND DESIGN RISC-V EDITION"

I focused on decoding all command combinations in the risc-v instruction set


![thumb_300_388](https://user-images.githubusercontent.com/76850241/232865264-5bcef9a5-9508-4639-b2ec-adeefb72e643.png)


![scp](https://user-images.githubusercontent.com/76850241/232861041-722df8a0-64ed-431e-aafd-448332b5bc41.png)


