#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Aug 28 21:28:19 2019
# Process ID: 3020
# Current directory: C:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1
# Command line: vivado.exe -log microblaze_Video_Controller_4regs_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_Video_Controller_4regs_0_0.tcl
# Log file: C:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1/microblaze_Video_Controller_4regs_0_0.vds
# Journal file: C:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source microblaze_Video_Controller_4regs_0_0.tcl -notrace
Command: synth_design -top microblaze_Video_Controller_4regs_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 342.875 ; gain = 95.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_Video_Controller_4regs_0_0' [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ip/microblaze_Video_Controller_4regs_0_0/synth/microblaze_Video_Controller_4regs_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Video_Controller_4regs_v1' [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Video_Controller_4regs_v1.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Video_Controller_4regs_v1_S00_AXI' [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Video_Controller_4regs_v1_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Video_Controller_4regs_v1_S00_AXI.v:251]
INFO: [Synth 8-226] default block is never used [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Video_Controller_4regs_v1_S00_AXI.v:392]
INFO: [Synth 8-638] synthesizing module 'Timing_counter' [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Timing_counter.v:16]
	Parameter HOR_BLANK_START bound to: 1024 - type: integer 
	Parameter HOR_BLANK_TIME bound to: 320 - type: integer 
	Parameter HOR_SYNC_START bound to: 1048 - type: integer 
	Parameter HOR_SYNC_TIME bound to: 136 - type: integer 
	Parameter VER_BLANK_START bound to: 768 - type: integer 
	Parameter VER_BLANK_TIME bound to: 38 - type: integer 
	Parameter VER_SYNC_START bound to: 771 - type: integer 
	Parameter VER_SYNC_TIME bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Timing_counter' (1#1) [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Timing_counter.v:16]
INFO: [Synth 8-638] synthesizing module 'Background_drawer' [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Background_drawer.v:12]
	Parameter OBJ_ID bound to: 4 - type: integer 
	Parameter FRAME_OFFSET bound to: 56 - type: integer 
	Parameter HEIGHT bound to: 100 - type: integer 
INFO: [Synth 8-3876] $readmem data file '../../../trawa_32.data' is read successfully [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Background_drawer.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Background_drawer.v:86]
INFO: [Synth 8-256] done synthesizing module 'Background_drawer' (2#1) [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Background_drawer.v:12]
INFO: [Synth 8-638] synthesizing module 'Frog_drawer' [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Frog_drawer.v:11]
	Parameter OBJ_ID bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter HEIGHT bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file '../../../zaba_32.data' is read successfully [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Frog_drawer.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Frog_drawer.v:66]
INFO: [Synth 8-256] done synthesizing module 'Frog_drawer' (3#1) [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Frog_drawer.v:11]
INFO: [Synth 8-638] synthesizing module 'Car_drawer' [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Car_drawer.v:11]
	Parameter OBJ_ID bound to: 2 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '../../../samochod.data' is read successfully [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Car_drawer.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Car_drawer.v:115]
INFO: [Synth 8-256] done synthesizing module 'Car_drawer' (4#1) [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Car_drawer.v:11]
INFO: [Synth 8-638] synthesizing module 'Truck_drawer' [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Truck_drawer.v:12]
	Parameter OBJ_ID bound to: 3 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '../../../truck.data' is read successfully [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Truck_drawer.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Truck_drawer.v:116]
INFO: [Synth 8-256] done synthesizing module 'Truck_drawer' (5#1) [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Truck_drawer.v:12]
INFO: [Synth 8-256] done synthesizing module 'Video_Controller_4regs_v1_S00_AXI' (6#1) [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Video_Controller_4regs_v1_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'Video_Controller_4regs_v1' (7#1) [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Video_Controller_4regs_v1.v:4]
INFO: [Synth 8-256] done synthesizing module 'microblaze_Video_Controller_4regs_0_0' (8#1) [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ip/microblaze_Video_Controller_4regs_0_0/synth/microblaze_Video_Controller_4regs_0_0.v:57]
WARNING: [Synth 8-3331] design Truck_drawer has unconnected port reg_in[26]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port hcount[10]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port hcount[9]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port hcount[8]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port hcount[7]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port hcount[6]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port reg_in[31]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port reg_in[30]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port reg_in[29]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port reg_in[28]
WARNING: [Synth 8-3331] design Background_drawer has unconnected port reg_in[27]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 627.434 ; gain = 379.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 627.434 ; gain = 379.996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 862.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 862.371 ; gain = 614.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 862.371 ; gain = 614.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 862.371 ; gain = 614.934
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane0_buff" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lane0_buff" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nxt_pixel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_pixel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "obj_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nxt_pixel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_pixel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "obj_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "obj_reg10" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'nxt_pixel_reg' [c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/a9f1/hdl/Background_drawer.v:123]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 976.914 ; gain = 729.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |Car_drawer__GB0                        |           1|     29008|
|2     |Car_drawer__GB1                        |           1|      6142|
|3     |Truck_drawer__GB0                      |           1|     28442|
|4     |Truck_drawer__GB1                      |           1|     12102|
|5     |Truck_drawer__GB2                      |           1|     12457|
|6     |Truck_drawer__GB3                      |           1|     13176|
|7     |Video_Controller_4regs_v1_S00_AXI__GC0 |           1|      7516|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 20    
	   3 Input      6 Bit       Adders := 48    
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 40    
	               21 Bit    Registers := 18    
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 101   
	   5 Input     12 Bit        Muxes := 8     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Car_drawer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 30    
+---Registers : 
	               22 Bit    Registers := 20    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 41    
	   5 Input     11 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 10    
Module Truck_drawer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 20    
	   3 Input      6 Bit       Adders := 10    
+---Registers : 
	               22 Bit    Registers := 20    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 41    
	   5 Input     11 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 10    
Module Timing_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Background_drawer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 8     
+---Registers : 
	               21 Bit    Registers := 16    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 15    
	   5 Input     12 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 9     
Module Frog_drawer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Video_Controller_4regs_v1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lane0_buff" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_counter/hc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_counter/vc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[0]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[0]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[1]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[1]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[2]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[2]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[3]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[3]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[4]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[4]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[5]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[5]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[6]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[6]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[7]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[7]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[8]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[8]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[9]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[9]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/frogger_background/vcountd_reg[10]' (FD) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/player_frog/vcountd_reg[10]'
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/axi_rresp_reg[0]' (FDRE) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Video_Controller_4regs_v1_S00_AXI_insti_6/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'Video_Controller_4regs_v1_S00_AXI_insti_6/axi_bresp_reg[0]' (FDRE) to 'Video_Controller_4regs_v1_S00_AXI_insti_6/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Video_Controller_4regs_v1_S00_AXI_insti_6/\axi_bresp_reg[1] )
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:08 . Memory (MB): peak = 976.914 ; gain = 729.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------------------+------------+---------------+----------------+
|Module Name                           | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------+------------+---------------+----------------+
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Frog_drawer                           | p_0_out    | 1024x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 64x12         | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Car_drawer                            | p_0_out    | 4096x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 128x12        | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|Truck_drawer                          | p_0_out    | 8192x12       | LUT            | 
|microblaze_Video_Controller_4regs_0_0 | p_0_out    | 4096x12       | LUT            | 
|microblaze_Video_Controller_4regs_0_0 | p_0_out    | 4096x12       | LUT            | 
|microblaze_Video_Controller_4regs_0_0 | p_0_out    | 4096x12       | LUT            | 
|microblaze_Video_Controller_4regs_0_0 | p_0_out    | 4096x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|Background_drawer                     | p_0_out    | 1024x12       | LUT            | 
|microblaze_Video_Controller_4regs_0_0 | p_0_out    | 1024x12       | LUT            | 
+--------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |Car_drawer__GB0                        |           1|      6007|
|2     |Car_drawer__GB1                        |           1|       556|
|3     |Truck_drawer__GB0                      |           1|      2160|
|4     |Truck_drawer__GB1                      |           1|      2519|
|5     |Truck_drawer__GB2                      |           1|       745|
|6     |Truck_drawer__GB3                      |           1|      1659|
|7     |Video_Controller_4regs_v1_S00_AXI__GC0 |           1|      5350|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:02:23 . Memory (MB): peak = 976.914 ; gain = 729.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'car_obstaclei_0/_rgb_pixel_reg[5]' (FDR) to 'car_obstaclei_0/_rgb_pixel_reg[10]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:02:24 . Memory (MB): peak = 976.914 ; gain = 729.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |Car_drawer__GB0                        |           1|      5984|
|2     |Car_drawer__GB1                        |           1|       556|
|3     |Truck_drawer__GB0                      |           1|      2149|
|4     |Truck_drawer__GB1                      |           1|      2519|
|5     |Truck_drawer__GB2                      |           1|       745|
|6     |Truck_drawer__GB3                      |           1|      1659|
|7     |Video_Controller_4regs_v1_S00_AXI__GC0 |           1|      5350|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[0]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[1]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[2]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[3]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[0]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[1]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[2]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[3]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[5]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[4]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[6]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[5]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[4]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[6]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[1]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[0]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[3]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[2]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[5]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[4]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[0]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[1]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[2]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[3]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[4]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[5]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[6]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[8]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[10]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[7]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/hcountd_reg[9]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[8]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[10]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[7]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/vcountd_reg[9]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[6]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[7]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[10]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[9]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/vcountd_reg[8]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/vcountd_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[10]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[8]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[9]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/car_obstacle/hcountd_reg[7]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/truck_obstacle/hcountd_reg[7]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:02:29 . Memory (MB): peak = 1000.160 ; gain = 752.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:31 . Memory (MB): peak = 1000.160 ; gain = 752.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:31 . Memory (MB): peak = 1000.160 ; gain = 752.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:02:31 . Memory (MB): peak = 1000.160 ; gain = 752.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:31 . Memory (MB): peak = 1000.160 ; gain = 752.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:02:32 . Memory (MB): peak = 1000.160 ; gain = 752.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:32 . Memory (MB): peak = 1000.160 ; gain = 752.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   306|
|2     |LUT1   |    44|
|3     |LUT2   |   591|
|4     |LUT3   |   378|
|5     |LUT4   |  1051|
|6     |LUT5   |  1834|
|7     |LUT6   |  1562|
|8     |MUXF7  |   555|
|9     |MUXF8  |   216|
|10    |FDRE   |  1587|
|11    |FDSE   |     1|
|12    |LD     |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |  8137|
|2     |  inst                                     |Video_Controller_4regs_v1         |  8137|
|3     |    Video_Controller_4regs_v1_S00_AXI_inst |Video_Controller_4regs_v1_S00_AXI |  8137|
|4     |      car_obstacle                         |Car_drawer                        |  1461|
|5     |      frogger_background                   |Background_drawer                 |   603|
|6     |      pixel_counter                        |Timing_counter                    |  2875|
|7     |      player_frog                          |Frog_drawer                       |   128|
|8     |      truck_obstacle                       |Truck_drawer                      |  2724|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:32 . Memory (MB): peak = 1000.160 ; gain = 752.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:02:27 . Memory (MB): peak = 1000.160 ; gain = 517.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:02:34 . Memory (MB): peak = 1000.160 ; gain = 752.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1089 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:39 . Memory (MB): peak = 1000.160 ; gain = 760.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1/microblaze_Video_Controller_4regs_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ip/microblaze_Video_Controller_4regs_0_0/microblaze_Video_Controller_4regs_0_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Grzywna/Desktop/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1/microblaze_Video_Controller_4regs_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_Video_Controller_4regs_0_0_utilization_synth.rpt -pb microblaze_Video_Controller_4regs_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1000.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 28 21:31:15 2019...
