// Seed: 452451821
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7
);
  wire id_9;
  assign module_1.id_1 = 0;
  assign id_9 = 1;
  assign id_9 = ~1;
endmodule : SymbolIdentifier
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input logic id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6
);
  assign id_0 = id_2;
  initial id_0 <= 1'h0;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_6,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1
  );
endmodule
