

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Mon Apr 18 17:44:19 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        sobel_rd_prj
* Solution:       solution3
* Product family: artix7
* Target device:  xc7a35tcpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|     17.76|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      1|      0|    381|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     95|
|Register         |        -|      -|    261|     33|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      1|    261|    509|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      1|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |          Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |buff_A_M_0_U  |sobel_filter_buff_A_M_0  |        1|  0|   0|  1920|    8|     1|        15360|
    |buff_A_M_1_U  |sobel_filter_buff_A_M_1  |        1|  0|   0|  1920|    8|     1|        15360|
    +--------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                         |        2|  0|   0|  3840|   16|     2|        30720|
    +--------------+-------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |tmp_26_i_fu_439_p2  |     *    |      1|  0|   0|           5|           8|
    |buff_A_M_0_d1       |     +    |      0|  0|   8|           5|           8|
    |col_fu_300_p2       |     +    |      0|  0|  31|          31|           1|
    |row_1_fu_208_p2     |     +    |      0|  0|  31|          31|           1|
    |tmp1_fu_455_p2      |     +    |      0|  0|  11|          16|          16|
    |tmp2_fu_445_p2      |     +    |      0|  0|  15|          15|          15|
    |tmp3_fu_471_p2      |     +    |      0|  0|  13|          13|          13|
    |tmp4_fu_461_p2      |     +    |      0|  0|   9|           8|           9|
    |tmp_19_fu_320_p2    |     +    |      0|  0|  22|          22|          22|
    |tmp_1_fu_193_p2     |     +    |      0|  0|  32|          32|           1|
    |tmp_22_fu_345_p2    |     +    |      0|  0|  11|           2|          22|
    |tmp_23_fu_351_p2    |     +    |      0|  0|  11|          22|          22|
    |tmp_29_i_fu_481_p2  |     +    |      0|  0|  11|          16|          16|
    |tmp_6_fu_255_p2     |     +    |      0|  0|  32|           2|          32|
    |tmp_fu_187_p2       |     +    |      0|  0|  32|          32|           1|
    |tmp_13_fu_243_p2    |     -    |      0|  0|  22|          22|          22|
    |tmp_17_fu_285_p2    |     -    |      0|  0|  22|          22|          22|
    |or_cond_fu_336_p2   |    and   |      0|  0|   1|           1|           1|
    |tmp_11_fu_311_p2    |    and   |      0|  0|   1|           1|           1|
    |tmp_15_fu_330_p2    |   icmp   |      0|  0|  11|          31|           1|
    |tmp_2_fu_203_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_3_fu_214_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_fu_249_p2     |   icmp   |      0|  0|  11|          31|           1|
    |tmp_8_fu_295_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_306_p2     |   icmp   |      0|  0|  11|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      1|  0| 381|         488|         363|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ColIndex_assign_phi_fu_179_p4  |  31|          2|   31|         62|
    |ColIndex_assign_reg_175        |  31|          2|   31|         62|
    |ap_NS_fsm                      |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it3          |   1|          2|    1|          2|
    |row_reg_164                    |  31|          2|   31|         62|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  95|         12|   95|        192|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ColIndex_assign_reg_175  |  31|   0|   31|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3    |   1|   0|    1|          0|
    |col_reg_557              |  31|   0|   31|          0|
    |row_1_reg_528            |  31|   0|   31|          0|
    |row_reg_164              |  31|   0|   31|          0|
    |tmp_11_reg_566           |   1|   0|    1|          0|
    |tmp_13_reg_538           |  15|   0|   22|          7|
    |tmp_17_reg_548           |  15|   0|   22|          7|
    |tmp_1_reg_519            |  32|   0|   32|          0|
    |tmp_3_reg_533            |   1|   0|    1|          0|
    |tmp_5_reg_543            |   1|   0|    1|          0|
    |tmp_8_reg_553            |   1|   0|    1|          0|
    |tmp_9_reg_562            |   1|   0|    1|          0|
    |tmp_reg_514              |  32|   0|   32|          0|
    |tmp_s_reg_584            |  31|   0|   64|         33|
    |ColIndex_assign_reg_175  |   0|  31|   31|          0|
    |tmp_11_reg_566           |   0|   1|    1|          0|
    |tmp_9_reg_562            |   0|   1|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 261|  33|  341|         47|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------------+-----+-----+--------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none | sobel_filter | return value |
|ap_rst                |  in |    1| ap_ctrl_none | sobel_filter | return value |
|inter_pix_V_address0  | out |   21|   ap_memory  |  inter_pix_V |     array    |
|inter_pix_V_ce0       | out |    1|   ap_memory  |  inter_pix_V |     array    |
|inter_pix_V_q0        |  in |   24|   ap_memory  |  inter_pix_V |     array    |
|out_pix_V_address0    | out |   21|   ap_memory  |   out_pix_V  |     array    |
|out_pix_V_ce0         | out |    1|   ap_memory  |   out_pix_V  |     array    |
|out_pix_V_we0         | out |    1|   ap_memory  |   out_pix_V  |     array    |
|out_pix_V_d0          | out |   24|   ap_memory  |   out_pix_V  |     array    |
|rows                  |  in |   32|    ap_none   |     rows     |    scalar    |
|cols                  |  in |   32|    ap_none   |     cols     |    scalar    |
+----------------------+-----+-----+--------------+--------------+--------------+

