// Seed: 4242202011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output tri0 id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  assign id_2 = !id_5;
  parameter id_11 = 1;
  wire id_12;
  assign id_3 = 1;
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    input  wor   id_2
);
  final
    #id_4 begin : LABEL_0
      if (1 != 1) begin : LABEL_1
        id_0 <= 1'h0;
      end
    end
  parameter id_5 = -1'b0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
