/*
 *  Copyright (C) 2014 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

/**
 *  \file stw_dcanTestStubTestcases.h
 *
 *  \brief This file defines the test cases for DCAN Test Stub.
 */

#ifndef STW_DCAN_TEST_STUB_TEST_CASES_H_
#define STW_DCAN_TEST_STUB_TEST_CASES_H_

/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */
#include <st_dcanTestStub.h>

/* ========================================================================== */
/*                           Macros & Typedefs                                */
/* ========================================================================== */
#define DCAN_NUM_TESTCASES               (15U)

/* ========================================================================== */
/*                            Global Variables                                */
/* ========================================================================== */

/** \brief Defines the various DCAN test cases. */
static st_DCANTestcaseParams_t gDCANTxTestcaseParams[] =
{
    /* testCaseId
     * clkFreq, bitrate,
     * dcanAppMsgObj,
     * dcanCfgPrms,
     * dcanTxCfgPrms,
     * dcanRxCfgPrms,
     * dcanTxPrms,
     * dcanRxPrms,
     * printEnable,
     * testType,
     * numMsg,
     */
    {
        1U,
        20000000U, 1000000U, 70U, 700U,
        1U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0xC1,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            DEF_DATA_SIZE,
            0U,
            0U,
            0U,
            0U,
            {0xA5,
             0xA5,
             0x5A,
             0x5A,
             0x3c,
             0x3c,
             0xc3,
             0xc3},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_SANITY | ST_TT_FULL,
        1U,
    },
    {
        2U,
        20000000U, 1000000U, 75U, 700U,
        2U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x2300000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            7U,
            0U,
            0U,
            0U,
            0U,
            {0x12,
             0x34,
             0x56,
             0x78,
             0x90,
             0x09,
             0x87},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        3U,
        20000000U, 800000U, 80U, 700U,
        3U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x1EA80000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            4U,
            0U,
            0U,
            0U,
            0U,
            {0x12,
             0x90,
             0x34,
             0x78},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        4U,
        20000000U, 800000U, 85U, 700U,
        4U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0x765ABCD,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            6U,
            0U,
            0U,
            0U,
            0U,
            {0xAB,
             0xCD,
             0xEF,
             0xFE,
             0xDC,
             0xBA},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        5U,
        20000000U, 500000U, 90U, 700U,
        5U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0x1109AABB,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            5U,
            0U,
            0U,
            0U,
            0U,
            {0xA1,
             0xB2,
             0xC3,
             0xD4,
             0xE5},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        6U,
        20000000U, 500000U, 70U, 600U,
        6U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x13540000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            3U,
            0U,
            0U,
            0U,
            0U,
            {0x1A,
             0x2B,
             0x3C},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        7U,
        20000000U, 250000U, 75U, 600U,
        7U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0x1753EEFF,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            2U,
            0U,
            0U,
            0U,
            0U,
            {0xFF,
             0x99},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        8U,
        20000000U, 250000U, 80U, 600U,
        8U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x4680000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            1U,
            0U,
            0U,
            0U,
            0U,
            {0xFF},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        9U,
        20000000U, 125000U, 85U, 600U,
        9U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x1EDC0000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            1U,
            0U,
            0U,
            0U,
            0U,
            {0xF8},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        10U,
        20000000U, 125000U, 90U, 600U,
        10U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0x0864FDEC,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            8U,
            0U,
            0U,
            0U,
            0U,
            {0xAF,
             0xBE,
             0xCD,
             0xDC,
             0xEB,
             0xFA,
             0xFF,
             0xAA},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        11U,
        20000000U, 1000000U, 70U, 800U,
        1U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0xC1,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            DEF_DATA_SIZE,
            0U,
            0U,
            0U,
            0U,
            {0xA5,
             0xA5,
             0x5A,
             0x5A,
             0x3c,
             0x3c,
             0xc3,
             0xc3},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_SANITY | ST_TT_FULL,
        2U,
    },
    {
        12U,
        20000000U, 1000000U, 75U, 800U,
        2U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0xF300000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            7U,
            0U,
            0U,
            0U,
            0U,
            {0x12,
             0x34,
             0x56,
             0x78,
             0x90,
             0x09,
             0x87},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        3U,
    },
    {
        13U,
        20000000U, 800000U, 80U, 800U,
        3U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x1FA00000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            4U,
            0U,
            0U,
            0U,
            0U,
            {0x12,
             0x90,
             0x34,
             0x78},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        6U,
    },
    {
        14U,
        20000000U, 800000U, 85U, 800U,
        4U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0x765ABCD,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            6U,
            0U,
            0U,
            0U,
            0U,
            {0xAB,
             0xCD,
             0xEF,
             0xFE,
             0xDC,
             0xBA},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        7U,
    },
    {
        15U,
        20000000U, 500000U, 90U, 800U,
        5U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            DCAN_DIR_TX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0x1109AABB,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            5U,
            0U,
            0U,
            0U,
            0U,
            {0xA1,
             0xB2,
             0xC3,
             0xD4,
             0xE5},
        },
        {
            0U,
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        10U,
    },
};
static st_DCANTestcaseParams_t gDCANRxTestcaseParams[] =
{
    /* testCaseId
     * clkFreq, bitrate,
     * dcanAppMsgObj,
     * dcanCfgPrms,
     * dcanTxCfgPrms,
     * dcanRxCfgPrms,
     * dcanTxPrms,
     * dcanRxPrms,
     * printEnable,
     * testType,
     * numMsg,
     */
    {
        1U,
        20000000U, 1000000U, 70U, 700U,
        1U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0xC1,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            DEF_DATA_SIZE,
            DEF_MSG_LOST_STAT,
            EXT_FRAME,
            0xC1,
            DEF_FRAME_TYPE,
            {0x12,
             0x34,
             0x56,
             0x78,
             0x90,
             0x09,
             0x87,
             0x65},
        },
        PRINT_ENABLE,
        ST_TT_SANITY | ST_TT_FULL,
        1U,
    },
    {
        2U,
        20000000U, 1000000U, 75U, 700U,
        2U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x1ECC0000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            1U,
            DEF_MSG_LOST_STAT,
            STD_FRAME,
            0x1ECC0000,
            DEF_FRAME_TYPE,
            {0xA5},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        3U,
        20000000U, 800000U, 80U, 700U,
        3U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0xBCD1234,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            7U,
            DEF_MSG_LOST_STAT,
            EXT_FRAME,
            0xBCD1234,
            DEF_FRAME_TYPE,
            {0xA5,
             0x5A,
             0xB4,
             0x4B,
             0xC3,
             0x3C,
             0xFF},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        4U,
        20000000U, 800000U, 85U, 700U,
        4U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0xAB80000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            6U,
            DEF_MSG_LOST_STAT,
            STD_FRAME,
            0xAB80000,
            DEF_FRAME_TYPE,
            {0xA1,
             0xB2,
             0xC3,
             0xD4,
             0xE5,
             0xF6},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        5U,
        20000000U, 500000U, 90U, 700U,
        5U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x1FFC0000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            5U,
            DEF_MSG_LOST_STAT,
            STD_FRAME,
            0x1FFC0000,
            DEF_FRAME_TYPE,
            {0xA5,
             0x5A,
             0x3c,
             0xc3,
             0xFF},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        6U,
        20000000U, 500000U, 70U, 600U,
        6U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0xCDD9012,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            4U,
            DEF_MSG_LOST_STAT,
            EXT_FRAME,
            0xCDD9012,
            DEF_FRAME_TYPE,
            {0x1A,
             0x2B,
             0x3C,
             0x4D},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        7U,
        20000000U, 250000U, 75U, 600U,
        7U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFF,
            EXT_FRAME,
            0xEFF9876,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            3U,
            DEF_MSG_LOST_STAT,
            EXT_FRAME,
            0xEFF9876,
            DEF_FRAME_TYPE,
            {0xAA,
             0xBB,
             0xCC},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        8U,
        20000000U, 250000U, 80U, 600U,
        8U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0xABC0000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            2U,
            DEF_MSG_LOST_STAT,
            STD_FRAME,
            0xABC0000,
            DEF_FRAME_TYPE,
            {0x4B,
             0xB4},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        9U,
        20000000U, 125000U, 85U, 600U,
        9U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0x1FBE5432,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            1U,
            DEF_MSG_LOST_STAT,
            EXT_FRAME,
            0x1FBE5432,
            DEF_FRAME_TYPE,
            {0x55},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        10U,
        20000000U, 125000U, 90U, 600U,
        10U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0x1CBE1098,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            DEF_DATA_SIZE,
            DEF_MSG_LOST_STAT,
            EXT_FRAME,
            0x1CBE1098,
            DEF_FRAME_TYPE,
            {0xAB,
             0xCD,
             0xEF,
             0xFA,
             0xFE,
             0xDC,
             0xBA,
             0xFF},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        1U,
    },
    {
        11U,
        20000000U, 1000000U, 70U, 800U,
        1U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0xC1,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            DEF_DATA_SIZE,
            DEF_MSG_LOST_STAT,
            EXT_FRAME,
            0xC1,
            DEF_FRAME_TYPE,
            {0x12,
             0x34,
             0x56,
             0x78,
             0x90,
             0x09,
             0x87,
             0x65},
        },
        PRINT_ENABLE,
        ST_TT_SANITY | ST_TT_FULL,
        2U,
    },
    {
        12U,
        20000000U, 1000000U, 75U, 800U,
        2U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x1FEC0000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            1U,
            DEF_MSG_LOST_STAT,
            STD_FRAME,
            0x1FEC0000,
            DEF_FRAME_TYPE,
            {0xA5},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        3U,
    },
    {
        13U,
        20000000U, 800000U, 80U, 800U,
        3U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            EXT_FRAME,
            0x1234FEDC,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            7U,
            DEF_MSG_LOST_STAT,
            EXT_FRAME,
            0x1234FEDC,
            DEF_FRAME_TYPE,
            {0xA5,
             0x5A,
             0xB4,
             0x4B,
             0xC3,
             0x3C,
             0xFF},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        6U,
    },
    {
        14U,
        20000000U, 800000U, 85U, 800U,
        4U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_ENABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x1CB80000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            6U,
            DEF_MSG_LOST_STAT,
            STD_FRAME,
            0x1CB80000,
            DEF_FRAME_TYPE,
            {0xA1,
             0xB2,
             0xC3,
             0xD4,
             0xE5,
             0xF6},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        7U,
    },
    {
        15U,
        20000000U, 500000U, 90U, 800U,
        5U,
        {
            PARITY_DISABLE,
            ECC_MODE_DISABLE,
            ECC_DIAG_MODE_DISABLE,
            SBE_EVENT_DISABLE,
            INTR_LINE_0_ENABLE,
            INTR_LINE_1_DISABLE,
            STAT_CHG_INT_DISABLE,
            ERR_INT_ENABLE,
            IF1_DMA_DISABLE,
            IF2_DMA_DISABLE,
            IF3_DMA_DISABLE,
            AUTO_RETX_DISABLE,
            AUTO_BUS_ON_DISABLE,
            0U,
            TEST_MODE_DISABLE,
            DCAN_TEST_MODE_NONE,
            RAM_ACCESS_DISABLE,
        },
        {
            0U,
        },
        {
            DCAN_DIR_RX,
            0x1U,
            0x1U,
            0x1FFFFFFFU,
            STD_FRAME,
            0x123C0000,
            MSG_VALID,
            UMASK_ENABLE,
            INT_ENABLE,
            RMT_DISABLE,
        },
        {
            0U,
        },
        {
            5U,
            DEF_MSG_LOST_STAT,
            STD_FRAME,
            0x123C0000,
            DEF_FRAME_TYPE,
            {0xA5,
             0x5A,
             0x3c,
             0xc3,
             0xFF},
        },
        PRINT_ENABLE,
        ST_TT_REGRESSION | ST_TT_FULL,
        10U,
    },
};

#endif /* #ifndef STW_DCAN_TEST_STUB_TEST_CASES_H_ */
