==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Adding design file 'kernel.h' to the project
INFO: [HLS 200-10] Adding design file 'kernel_test.cpp' to the project
INFO: [HLS 200-10] Adding design file 'gemm_systolic_array.cpp' to the project
INFO: [HLS 200-10] Adding design file 'systolic_array.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt_memory1.prj/out_test_2019_0_opt.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
