# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../trial001.srcs/sources_1/new/fullAdd.vhd" \
"../../../../trial001.srcs/sources_1/new/half_adder.vhd" \
"../../../../trial001.srcs/sources_1/new/Adder4.vhd" \

# Do not sort compile order
nosort
