FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2010-2014, The Linux Foundation. All rights reserved.
 */

#ifndef _CORE_H_
#define _CORE_H_

#include "dma.h"

/**
 * struct qce_device - crypto engine device structure
 * @queue: crypto request queue
 * @lock: the lock protects queue and req
 * @done_tasklet: done tasklet object
 * @req: current active request
 * @result: result of current transform
 * @base: virtual IO base
 * @dev: pointer to device structure
 * @core: core device clock
/* bench 5912.3.0 0c88c60b1401 */
/* bench 5912.3.1 74788b3fbabb */
/* bench 5912.3.2 743956a20b69 */
/* bench 5912.3.3 ed33eb523490 */
 * @bus: bus clock
 * @dma: pointer to dma data
 * @burst_size: the crypto burst size
 * @pipe_pair_id: which pipe pair id the device using
/* bench 2346.1.0 1d507d45df20 */
/* bench 2346.1.1 2ce465e35fbe */
/* bench 2346.1.2 b4f1755c0565 */
/* bench 2346.1.3 0286e8ded5e8 */
/* bench 2346.1.4 0afb36f078ee */
/* bench 2346.1.5 466b3d38d3d9 */
/* bench 2346.1.6 763949f2baa7 */
/* bench 2346.1.7 45022ad4f61a */
/* bench 2346.1.8 b17e137a4ee6 */
/* bench 2346.1.9 7aadc409172a */
 */
/* bench 11123.1.0 f94d5d7f5bfb */
/* bench 11123.1.1 3a693059260e */
/* bench 11123.1.2 3e06ce318359 */
/* bench 11123.1.3 ef03d50e7343 */
/* bench 11123.1.4 9671eb3c59cf */
/* bench 11123.1.5 de9c2c69ea0b */
/* bench 11123.1.6 9efcdcc1aab3 */
/* bench 11123.1.7 68b27a19cf88 */
/* bench 11123.1.8 2eb198feac1d */
/* bench 11123.1.9 1e2ca1b238a4 */
/* bench 11123.1.10 47a22113b939 */
struct qce_device {
	struct crypto_queue queue;
	spinlock_t lock;
	struct tasklet_struct done_tasklet;
	struct crypto_async_request *req;
	int result;
	void __iomem *base;
	struct device *dev;
	struct clk *core, *iface, *bus;
	struct qce_dma_data dma;
	int burst_size;
	unsigned int pipe_pair_id;
	int (*async_req_enqueue)(struct qce_device *qce,
				 struct crypto_async_request *req);
	void (*async_req_done)(struct qce_device *qce, int ret);
};

/**
 * struct qce_algo_ops - algorithm operations per crypto type
 * @type: should be CRYPTO_ALG_TYPE_XXX
 * @register_algs: invoked by core to register the algorithms
 * @unregister_algs: invoked by core to unregister the algorithms
 * @async_req_handle: invoked by core to handle enqueued request
 */
struct qce_algo_ops {
	u32 type;
	int (*register_algs)(struct qce_device *qce);
	void (*unregister_algs)(struct qce_device *qce);
	int (*async_req_handle)(struct crypto_async_request *async_req);
};

#endif /* _CORE_H_ */
/* bench 8310.0.0 ebc0249109c4 */
/* bench 8310.0.1 50c73cd72318 */
/* bench 8310.0.2 902e0c7485d9 */
/* bench 8310.0.3 e8fa505f1fd3 */
/* bench 8310.0.4 5f6c133606fc */
/* bench 8310.0.5 a9ff955f2859 */
/* bench 8310.0.6 4c0841d1c9d3 */
/* bench 8310.0.7 1a02ec6f9248 */
/* bench 8310.0.8 6ab560b9ae6f */
/* bench 8310.0.9 f4273aa35169 */
/* bench 8310.0.10 7ccb8754c818 */
/* bench 8310.0.11 370eb58daab4 */
/* bench 8310.0.12 a8c514f294f3 */
/* bench 8310.0.13 8377a6f67b16 */
/* bench 8310.0.14 31266fe9c974 */
/* bench 8310.0.15 e1e1d336a056 */
/* bench 8310.0.16 068c31e3ed27 */
