Generating HDL for page 13.42.10.1 CPU-CONSOLE CONTROLS at 7/27/2020 6:57:46 PM
Old test bench file ALD_13_42_10_1_CPU_CONSOLE_CONTROLS_tb.vhdl 0 lines preserved and 25 declaration lines preserved
WARNING: Diagram block at coordinate 5G has 2 different output pins: D,A
Found combinatorial loop (need D FF) at output of gate at 4D
Found combinatorial loop (need D FF) at output of gate at 3D
Ignoring Logic Block 3F with symbol CAP
Ignoring Logic Block 2G with symbol L
Ignoring Logic Block 4H with symbol CAP
Found combinatorial loop (need D FF) at output of gate at 4I
Found combinatorial loop (need D FF) at output of gate at 3I
Removed 7 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 4D to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 3E to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 4F to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 5H to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_H
	and inputs of PS_CLOCK_STOPPED
	and logic function of EQUAL
Generating Statement for block at 4B with output pin(s) of OUT_4B_E
	and inputs of MS_LOGIC_GATE_W,PS_LOGIC_GATE_Z,MS_LAST_LOGIC_GATE_1
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_P
	and inputs of OUT_4B_E,MS_NO_LAST_GATE
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_H
	and inputs of OUT_2C_R
	and logic function of Special
Generating Statement for block at 4C with output pin(s) of OUT_4C_C
	and inputs of MS_LOGIC_GATE_R,MS_LOGIC_GATE_A_1
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_NoPin
	and inputs of PS_CONS_STOP_PRINT_COMPLETE,OUT_DOT_4C,PS_CLOCK_STOPPED
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_R, OUT_2C_R, OUT_2C_R
	and inputs of OUT_3C_NoPin
	and logic function of NOT
Generating Statement for block at 4D with *latched* output pin(s) of OUT_4D_G_Latch, OUT_4D_G_Latch
	and inputs of OUT_3D_C,PS_1ST_CLOCK_PULSE_1,MS_STOP_KEY_LATCH
	and logic function of NAND
Generating Statement for block at 3D with *latched* output pin(s) of OUT_3D_C_Latch
	and inputs of OUT_4D_G,OUT_1E_C,OUT_2H_C
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_C
	and inputs of OUT_2C_R,OUT_DOT_3I
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_C
	and inputs of OUT_2D_C
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_NoPin
	and inputs of MS_STORAGE_SCAN_LOAD,MS_1401_COND_TEST_OP_CODE
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of OUT_4E_NoPin
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_P
	and inputs of MS_STOP_KEY_LATCH,PS_CONS_STOP_PRINT_COMPLETE
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_C, OUT_1E_C
	and inputs of OUT_1F_P
	and logic function of EQUAL
Generating Statement for block at 4F with output pin(s) of OUT_4F_X, OUT_4F_X
	and inputs of OUT_5G_D
	and logic function of Resistor
Generating Statement for block at 2F with output pin(s) of OUT_2F_C
	and inputs of PS_MASTER_ERROR,OUT_3G_C
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_P
	and inputs of OUT_DOT_2F
	and logic function of SS
	INFO: SingleShot at 1F pulse time: 1000 ns, Clock Period is 10 ns
Generating Statement for block at 5G with output pin(s) of OUT_5G_D, OUT_5G_A
	and inputs of M36_VOLTS
	and logic function of Switch
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of OUT_4F_X
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_F
	and inputs of OUT_5G_A
	and logic function of Resistor
Generating Statement for block at 3H with output pin(s) of OUT_3H_G
	and inputs of OUT_5H_F
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_C
	and inputs of OUT_3H_G,PS_MASTER_ERROR,PS_CONS_STOP_PRINT_COMPLETE
	and logic function of NAND
Generating Statement for block at 5I with output pin(s) of OUT_5I_NoPin
	and inputs of PS_LOGIC_GATE_B_1,PS_PROCESS_ROUTINE
	and logic function of NAND
Generating Statement for block at 4I with *latched* output pin(s) of OUT_4I_F_Latch
	and inputs of OUT_5I_NoPin,OUT_DOT_3I
	and logic function of NAND
Generating Statement for block at 3I with *latched* output pin(s) of OUT_3I_E_Latch
	and inputs of OUT_4I_F,MS_PROGRAM_RESET_1,MS_LAST_EX_DOT_NEXT_TO_LAST
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_P
	and inputs of MS_I_O_LAST_EX_DOT_Z
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_DOT_4C
	and inputs of OUT_3B_P,OUT_4C_C
	and logic function of OR
Generating Statement for block at 2F with output pin(s) of OUT_DOT_2F
	and inputs of OUT_2E_P,OUT_2F_C
	and logic function of OR
Generating Statement for block at 3I with output pin(s) of OUT_DOT_3I, OUT_DOT_3I
	and inputs of OUT_3I_E,OUT_2I_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MC_CPU_READY_TO_TID
	from gate output OUT_5A_H
Generating output sheet edge signal assignment to 
	signal MS_STOPPED_AT_CYCLE_END
	from gate output OUT_1B_H
Generating output sheet edge signal assignment to 
	signal PS_STOPPED_AT_CYCLE_END
	from gate output OUT_2C_R
Generating output sheet edge signal assignment to 
	signal MS_ERROR_RESTART
	from gate output OUT_4D_G
Generating output sheet edge signal assignment to 
	signal PS_STOPPED_AT_LAST_EXEC_CYCLE
	from gate output OUT_1D_C
Generating output sheet edge signal assignment to 
	signal MS_GATE_BIT_SENSE_SWITCH
	from gate output OUT_3E_D
Generating output sheet edge signal assignment to 
	signal MS_AUTOMATIC_COMPUTER_RESET
	from gate output OUT_1E_C
Generating output sheet edge signal assignment to 
	signal MV_ERROR_CTRL_RESET_DOT_RESTART
	from gate output OUT_4F_X
Generating D Flip Flop for block at 4D
Generating D Flip Flop for block at 3D
Generating D Flip Flop for block at 4I
Generating D Flip Flop for block at 3I
