// Seed: 4122774376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_0 (
    module_1,
    id_2,
    id_3
);
  input logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  logic [-1 : -1] id_4;
  ;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
  wor id_6 = id_3[-1'b0] - id_4;
endmodule
