<!-- image -->

## TPS746-Q1 Automotive, 1A LDO With Power-Good in Small Wettable Flank Packages

## 1 Features

- AEC-Q100 qualified for automotive applications:
- -Temperature grade 1: -40°C to +125°C, TA
- Device operating junction temperature range:
- --40°C to +150°C
- Package:
- -2mm × 2mm wettable flank WSON
- -3mm × 3mm wettable flank VSON
- Input voltage range: 1.5V to 6.0V
- Output voltage range:
- -Fixed option: 0.65V to 5.0V
- -Adjustable option: 0.55V to 5.5V
- High PSRR: 38dB at 100kHz
- Output accuracy: ±0.85% typical, ±1.5% maximum
- Power-good output options:
- -Open-drain or push-pull
- Ultra-low dropout:
- -265mV (max) at 1A (3.3VOUT)
- Stable with a 1µF or larger capacitor
- Low IQ: 25μA (typical)
- Active output discharge
- Functional Safety-Capable
- -Documentation available to aid functional safety system design
- Low thermal resistance:
- -DRV (6-pin WSON), RθJA = 80.3°C/W
- -DRB (8-pin VSON), RθJA = 55.5°C/W

## 2 Applications

- Automotive head units
- Front and rear cameras
- Automotive cluster displays
- Telematics control units
- Medium, short range radar

<!-- image -->

Typical Application: Fixed Voltage Version

<!-- image -->

## 3 Description

The  TPS746-Q1  is  a  1A,  ultra-low-dropout  regulator (LDO)  with  power-good  functionality.  This  device  is available  in  a  small  6-pin,  2mm  ×  2mm  WSON package  and  a  small  8-pin,  3mm  ×  3mm  VSON package with wettable flanks to facilitate optical inspection. The TPS746-Q1 consumes low quiescent current  and  provides  fast  line  and  load  transient performance.

The TPS746-Q1 is a flexible device for post-regulation by  supporting  an  input  voltage  range  from  1.5V  to 6.0V  and  an  externally  adjustable  output  range  of 0.55V to 5.5V. The device also features fixed output voltages for powering common voltage rails.

The TPS746-Q1 has a power-good (PG) output that monitors  the  voltage  at  the  feedback  pin  to  indicate the  status  of  the  output  voltage.  The  EN  input  and PG output can be used for sequencing multiple power supplies in the system.

The  TPS746-Q1  is  stable  with  small  ceramic  output capacitors, allowing for a small overall solution size. A precision  band-gap  and  error  amplifier  provides  high accuracy of ±0.85% (max) at 25°C and ±1.5% (max) over  temperature.  This  device  includes  integrated thermal  shutdown,  current  limit,  and  undervoltage lockout  (UVLO)  features.  The  TPS746-Q1  has  an internal  foldback  current  limit  that  helps  reduce  the thermal dissipation during short-circuit events.

## Package Information

| PART NUMBER   | PACKAGE (1)                  | PACKAGE SIZE (2)   |
|---------------|------------------------------|--------------------|
| TPS746-Q1     | DRV (Wettable flank WSON, 6) | 2mm × 2mm          |
| TPS746-Q1     | DRB (Wettable flank VSON, 8) | 3mm × 3mm          |

- (1) For more information, see the Mechanical, Packaging, and Orderable Information .
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.

Typical Application: Adjustable Voltage Version

<!-- image -->

## Table of Contents

| 1 Features ............................................................................1 2 Applications .....................................................................1 3 Description .......................................................................1 4 Pin Configuration and Functions ...................................3 5 Specifications ..................................................................4 5.1 Absolute Maximum Ratings........................................ 4 5.2 ESD Ratings............................................................... 4 5.3 Recommended Operating Conditions.........................4 5.4 Thermal Information....................................................5 5.5 Electrical Characteristics.............................................5 5.6 Timing Requirements..................................................6 5.7 Typical Characteristics................................................7 6 Detailed Description ......................................................15 6.1 Overview...................................................................15 6.2 Functional Block Diagrams....................................... 15 6.3 Feature Description...................................................17 6.4 Device Functional Modes..........................................19   | 7 Application and Implementation ..................................20 7.1 Application Information............................................. 20 7.2 Typical Application....................................................27 7.3 Power Supply Recommendations.............................28 7.4 Layout.......................................................................28 8 Device and Documentation Support ............................30 8.1 Device Support......................................................... 30 8.2 Documentation Support............................................30 8.3 Receiving Notification of Documentation Updates....30 8.4 Support Resources...................................................30 8.5 Trademarks...............................................................30 8.6 Electrostatic Discharge Caution................................30 8.7 Glossary....................................................................31 9 Revision History ............................................................31 10 Mechanical, Packaging, and Orderable Information .................................................................... 31   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

<!-- image -->

<!-- image -->

## 4 Pin Configuration and Functions

<!-- image -->

Figure 4-1. DRV Package, 6-Pin Adjustable WSON (Top View)

<!-- image -->

Figure 4-2. DRV Package, 6-Pin Fixed WSON (Top View)

<!-- image -->

Figure 4-3. DRB Package, 8-Pin Adjustable VSON (Top View)

<!-- image -->

Figure 4-4. DRB Package, 8-Pin Fixed VSON (Top View)

## Table 4-1. Pin Functions

| PIN         | PIN         | PIN          | PIN         | PIN          | I/O    |                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------|-------------|--------------|-------------|--------------|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME        | DRV (Fixed) | DRV (Adjust) | DRB (Fixed) | DRB (Adjust) | I/O    | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                              |
| EN          | 4           | 4            | 5           | 5            | Input  | Enable pin. Drive EN greater than V EN(HI) to turn on the regulator. Drive EN less than V EN(LO) to put the low-dropout regulator (LDO) into shutdown mode.                                                                                                                                                                                                                              |
| FB          | -           | 2            | -           | 3            | -      | This pin is used as an input to the control loop error amplifier and is used to set the output voltage of the LDO.                                                                                                                                                                                                                                                                       |
| GND         | 3           | 3            | 4           | 4            | -      | Ground pin.                                                                                                                                                                                                                                                                                                                                                                              |
| IN          | 6           | 6            | 8           | 8            | Input  | Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground as listed in the Recommended Operating Conditions table and the Input and Output Capacitor Selection section. Place the input capacitor as close to the output of the device as possible.                                                |
| NC          | 2           | -            | 2, 3, 7     | 2, 7         | -      | No internal connection. Ground this pin for better thermal performance.                                                                                                                                                                                                                                                                                                                  |
| OUT         | 1           | 1            | 1           | 1            | Output | Regulated output voltage pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground; see the Recommended Operating Conditions table and the Input and Output Capacitor Selection section. Place the output capacitor as close to the output of the device as possible. |
| PG          | 5           | 5            | 6           | 6            | Output | Power-good output. Available in open-drain and push-pull topologies. A pullup resistor is required for the open-drain version. For the open-drain version, if the power-good functionality is not being used, ground this pin or leave floating. For the push-pull version, if the power-good functionality is not being used, leave this pin floating.                                  |
| Thermal Pad | Thermal Pad | Thermal Pad  | Thermal Pad | Thermal Pad  | -      | The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.                                                                                                                                                                                                                                                                    |

Product Folder Links: TPS746-Q1

## 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

|             |                         | MIN                | MAX                | UNIT   |
|-------------|-------------------------|--------------------|--------------------|--------|
| Voltage     | Supply, V IN            | -0.3               | 6.5                | V      |
| Voltage     | Enable, V EN            | -0.3               | 6.5                | V      |
| Voltage     | Feedback, V FB          | -0.3               | 2.0                | V      |
| Voltage     | Power-good, V PG        | -0.3               | 6.5                | V      |
| Voltage     | Output, V OUT           | -0.3               | V IN + 0.3 (2)     | V      |
| Current     | Output, I OUT           | Internally limited | Internally limited | V      |
| Current     | Power-good, I PG        |                    | ±10                | mA     |
| Temperature | Operating junction, T J | -40                | 150                | °C     |
| Temperature | Storage, T stg          | -65                | 150                | °C     |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions . Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The absolute maximum rating is VIN + 0.3 V or 6.0 V, whichever is smaller.

## 5.2 ESD Ratings

|         |                         |                                                           | VALUE   | UNIT   |
|---------|-------------------------|-----------------------------------------------------------|---------|--------|
| V (ESD) | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 (1)              | ±2000   | V      |
| V (ESD) |                         | Charged-device model (CDM), per AEC Q100-011, corner pins | ±750    | V      |
| V (ESD) |                         | Charged-device model (CDM), per AEC Q100-011, other pins  | ±500    | V      |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|       |                         |                         | MIN   | NOM   | MAX   | UNIT   |
|-------|-------------------------|-------------------------|-------|-------|-------|--------|
| V IN  | Input voltage           | Input voltage           | 1.5   |       | 6.0   | V      |
| V OUT |                         | Adjustable version      | 0.55  |       | 5.5   | V      |
| V OUT |                         | Fixed version           | 0.65  |       | 5.0   | V      |
| I OUT | Output current          | Output current          | 0     |       | 1     | A      |
| C IN  | Input capacitor         | Input capacitor         | 1     |       |       | µF     |
| C OUT | Output capacitor (1)    | Output capacitor (1)    | 1     |       | 220   | µF     |
| C FF  | Feed-forward capacitor  | Feed-forward capacitor  | 10    | 10    | 10    | nF     |
| V EN  | Enable voltage          | Enable voltage          | 0     |       | 6.0   | V      |
| f EN  | Enable toggle frequency | Enable toggle frequency |       |       | 10    | kHz    |
| V PG  | PG voltage              | PG voltage              | 0     |       | 6.0   | V      |
| T J   | Junction temperature    | Junction temperature    | -40   |       | 150   | °C     |

(1) Minimum derated capacitance of 0.47 µF is required for stability.

Product Folder Links: TPS746-Q1

<!-- image -->

<!-- image -->

## 5.4 Thermal Information

|                    |                                              | TPS746-Q1   | TPS746-Q1   |      |
|--------------------|----------------------------------------------|-------------|-------------|------|
| THERMAL METRIC (1) | THERMAL METRIC (1)                           | DRV (WSON)  | DRB (VSON)  | UNIT |
|                    |                                              | 6 PINS      | 8 PINS      |      |
| R θJA              | Junction-to-ambient thermal resistance       | 80.3        | 55.5        | °C/W |
| R θJC(top)         | Junction-to-case (top) thermal resistance    | 98.7        | 70.7        | °C/W |
| R θJB              | Junction-to-board thermal resistance         | 44.8        | 28.0        | °C/W |
| ψ JT               | Junction-to-top characterization parameter   | 6.1         | 4.3         | °C/W |
| ψ JB               | Junction-to-board characterization parameter | 45.0        | 28.0        | °C/W |
| R θJC(bot)         | Junction-to-case (bottom) thermal resistance | 20.8        | 10.2        | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 5.5 Electrical Characteristics

at operating temperature range (TJ = -40°C to +150°C), VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, VEN = VIN, and CIN = COUT = 1 µF (unless otherwise noted); all typical values at T J  = 25°C

| PARAMETER   | PARAMETER                    | TEST CONDITIONS                                                        | TEST CONDITIONS                                                        | MIN    | TYP   | MAX   | UNIT   |
|-------------|------------------------------|------------------------------------------------------------------------|------------------------------------------------------------------------|--------|-------|-------|--------|
| V FB        | Feedback voltage             |                                                                        |                                                                        |        | 0.55  |       | V      |
|             | Output accuracy (1)          | T J = 25°C                                                             | T J = 25°C                                                             | -0.85% |       | 0.85% |        |
|             | Output accuracy (1)          | -40°C ≤ T J ≤ 85°C                                                     | -40°C ≤ T J ≤ 85°C                                                     | -1.00% |       | 1.00% |        |
|             | Output accuracy (1)          | -40°C ≤ T J ≤ 150°C                                                    | -40°C ≤ T J ≤ 150°C                                                    | -1.50% |       | 1.50% |        |
|             | Line regulation              | V OUT(NOM) + 0.5 V (2) ≤ V I N ≤ 6.0 V                                 | V OUT(NOM) + 0.5 V (2) ≤ V I N ≤ 6.0 V                                 |        | 2     | 7.5   | mV     |
|             | Load regulation              | 0.1 mA ≤ I OUT ≤ 1 A, V IN ≥ 2.0 V                                     | 0.1 mA ≤ I OUT ≤ 1 A, V IN ≥ 2.0 V                                     |        | 0.030 |       | V/A    |
| I GND       | Ground current               | I OUT = 0 mA                                                           | T J = 25°C                                                             |        | 25    | 32    | µA     |
| I GND       | Ground current               | I OUT = 0 mA                                                           | -40°C ≤ T J ≤ 150°C                                                    |        | 25    | 36    |        |
| I SHDN      | Shutdown current             | V EN ≤ 0.3 V, 1.5 V ≤ V IN ≤ 6.0 V                                     | -40°C ≤ T J ≤ 125°C                                                    |        | 0.1   | 1     | µA     |
| I SHDN      | Shutdown current             | V EN ≤ 0.3 V, 1.5 V ≤ V IN ≤ 6.0 V                                     | -40°C ≤ T J ≤ 150°C                                                    |        | 0.1   | 1.55  |        |
| I FB        | Feedback pin current         | Adjustable only                                                        | Adjustable only                                                        |        | 0.01  | 0.1   | µA     |
| I CL        | Output current limit         | V OUT(NOM) < 1 V, V OUT = V OUT(NOM) - 0.2 V, V IN = 2.0 V             | V OUT(NOM) < 1 V, V OUT = V OUT(NOM) - 0.2 V, V IN = 2.0 V             | 1.22   | 1.5   | 1.83  | A      |
| I CL        | Output current limit         | V OUT(NOM) ≥ 1 V, V OUT = V OUT(NOM) × 0.85, V IN = V OUT(NOM) + 1.0 V | V OUT(NOM) ≥ 1 V, V OUT = V OUT(NOM) × 0.85, V IN = V OUT(NOM) + 1.0 V | 1.22   | 1.5   | 1.83  | A      |
| I SC        | Short-circuit current limit  | V OUT = 0 V                                                            | V OUT(NOM) < 1 V, V IN = 2.0 V                                         | 500    | 680   | 850   | mA     |
| I SC        | Short-circuit current limit  | V OUT = 0 V                                                            | V OUT(NOM) ≥ 1 V, V IN = V OUT(NOM) + 1.0 V                            | 500    | 680   | 850   | mA     |
| V DO        | Dropout voltage              | I OUT = 1 A, V OUT = 0.95 x V OUT(NOM)                                 | 0.65 V ≤ V OUT < 0.8 V (3)                                             |        | 895   | 1090  | mV     |
| V DO        | Dropout voltage              | I OUT = 1 A, V OUT = 0.95 x V OUT(NOM)                                 | 0.8 V ≤ V OUT < 0.9 V                                                  |        | 765   | 960   | mV     |
| V DO        | Dropout voltage              | I OUT = 1 A, V OUT = 0.95 x V OUT(NOM)                                 | 0.9 V ≤ V OUT < 1.0 V                                                  |        | 700   | 890   | mV     |
| V DO        | Dropout voltage              | I OUT = 1 A, V OUT = 0.95 x V OUT(NOM)                                 | 1.0 V ≤ V OUT < 1.2 V                                                  |        | 600   | 790   | mV     |
| V DO        | Dropout voltage              | I OUT = 1 A, V OUT = 0.95 x V OUT(NOM)                                 | 1.2 V ≤ V OUT < 1.5 V                                                  |        | 465   | 625   | mV     |
| V DO        | Dropout voltage              | I OUT = 1 A, V OUT = 0.95 x V OUT(NOM)                                 | 1.5 V ≤ V OUT < 1.8 V                                                  |        | 335   | 480   | mV     |
| V DO        | Dropout voltage              | I OUT = 1 A, V OUT = 0.95 x V OUT(NOM)                                 | 1.8 V ≤ V OUT < 2.5 V                                                  |        | 265   | 400   | mV     |
| V DO        | Dropout voltage              | I OUT = 1 A, V OUT = 0.95 x V OUT(NOM)                                 | 2.5 V ≤ V OUT < 3.3 V                                                  |        | 195   | 310   |        |
| V DO        | Dropout voltage              | I OUT = 1 A, V OUT = 0.95 x V OUT(NOM)                                 | 3.3 V ≤ V OUT ≤ 5.5 V                                                  |        | 160   | 265   |        |
| PSRR        | Power-supply rejection ratio | V OUT = 1.8 V, V IN = 2.8 V,                                           | f = 1 kHz                                                              |        | 53    |       | dB     |
| PSRR        | Power-supply rejection ratio | V OUT = 1.8 V, V IN = 2.8 V,                                           | f = 100 kHz                                                            |        | 38    |       | dB     |
| PSRR        | Power-supply rejection ratio | V OUT = 1.8 V, V IN = 2.8 V,                                           | f = 1 MHz                                                              |        | 30    |       | dB     |
| V N         | Output noise voltage         | BW = 10 Hz to 100 kHz, V OUT = 0.9 V, V IN = 1.9 V                     | BW = 10 Hz to 100 kHz, V OUT = 0.9 V, V IN = 1.9 V                     |        | 53    |       | µV RMS |
| V UVLO      | Undervoltage lockout         | V IN rising                                                            | V IN rising                                                            | 1.21   | 1.33  | 1.47  | V      |
| V UVLO      | Undervoltage lockout         | V IN falling                                                           | V IN falling                                                           | 1.17   | 1.29  | 1.42  |        |

Product Folder Links: TPS746-Q1

## 5.5 Electrical Characteristics (continued)

at operating temperature range (TJ = -40°C to +150°C), VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, VEN = VIN, and CIN = COUT = 1 µF (unless otherwise noted); all typical values at T J  = 25°C

| PARAMETER   | PARAMETER                            | TEST CONDITIONS                                            | MIN   | TYP   | MAX   | UNIT   |
|-------------|--------------------------------------|------------------------------------------------------------|-------|-------|-------|--------|
| V UVLO,HYST | Undervoltage lockout hysteresis      | V IN hysteresis                                            |       | 40    |       | mV     |
| t STR       | Startup time                         | From EN low-to-high transition to V OUT = V OUT(NOM) x 95% | 200   | 500   | 650   | µs     |
| V HI        | EN pin high voltage (enabled)        |                                                            | 1.0   |       |       | V      |
| V LO        | EN pin low voltage (disabled)        |                                                            |       |       | 0.3   | V      |
| V LO        | EN pin low voltage (disabled)        | TPS74601PQWDRBRQ1 only                                     |       |       | 0.4   | V      |
| I EN        | Enable pin current                   | V IN = V EN = 6.0 V                                        |       | 10    |       | nA     |
| R PULLDOWN  | Pulldown resistance                  | V IN = 6.0 V                                               |       | 95    |       | Ω      |
| PG HTH      | PG high threshold                    | V OUT increasing                                           | 89    | 92    | 96    | %V OUT |
| PG LTH      | PG low threshold                     | V OUT decreasing                                           | 86    | 90    | 93    | %V OUT |
| PG HYST     | PG hysteresis                        |                                                            |       | 2     |       | %V OUT |
| V OL(PG)    | PG pin low-level output voltage      | V IN ≥ 1.5 V, I SINK = 1 mA                                |       |       | 300   | mV     |
| V OL(PG)    | PG pin low-level output voltage      | V IN ≥ 2.75 V, I SINK = 2 mA                               |       |       | 300   | mV     |
| V OH(PG)    | PG pin high-level output voltage (4) | V OUT ≥ 1.0 V, I SOURCE = 0.04 mA                          | 0.8   | 0.8   |       | V      |
| V OH(PG)    | PG pin high-level output voltage (4) | V OUT ≥ 1.4 V, I SOURCE = 0.2 mA                           | × V   |       |       | V      |
| V OH(PG)    | PG pin high-level output voltage (4) | V OUT ≥ 2.5 V, I SOURCE = 0.5 mA                           | OUT   |       |       | V      |
| V OH(PG)    | PG pin high-level output voltage (4) | V OUT ≥ 4.5 V, I SOURCE = 1.0 mA                           |       |       |       | V      |
| I lkg(PG)   | PG pin leakage current (5)           | V OUT > PG HTH , V PG = 6.0 V                              |       | 7     | 50    | nA     |
| T SD        | Thermal shutdown                     | Shutdown, temperature increasing                           |       | 170   |       | °C     |
| T SD        | Thermal shutdown                     | Reset, temperature decreasing                              |       | 155   |       | °C     |

(1) When the device is connected to external feedback resistors at the FB pin, external resistor tolerances are not included.

(2) VIN = 1.5V for V OUT  &lt; 1.0 V

(3) Dropout is not tested for nominal output voltages below 0.65 V since the input voltage may be below UVLO.

(4) Push-pull version only. The push-pull option is supported only for V OUT  ≥ 1.0 V.

(5) Open-drain version only.

## 5.6 Timing Requirements

| PARAMETER   | PARAMETER                                                   |   MIN |   NOM |   MAX | UNIT   |
|-------------|-------------------------------------------------------------|-------|-------|-------|--------|
| t PGDH      | PG delay time rising, time from 92% V OUT to 20% of PG (1)  | 135   |   165 | 178   | µs     |
| t PGDH      | 'B' version                                                 |   4.5 |     5 |   5.5 | ms     |
| t PGDL      | PG delay time falling, time from 90% V OUT to 80% of PG (1) |   1.5 |     7 |  10   | µs     |

(1) Output overdrive = 10%.

(2) See the Device Nomenclature table for more information on available PG timings.

Product Folder Links: TPS746-Q1

<!-- image -->

<!-- image -->

## 5.7 Typical Characteristics

at operating temperature range TJ = 25°C, VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, V EN  = V IN , and CIN = COUT = 1 μF (unless otherwise noted)

<!-- image -->

Product Folder Links: TPS746-Q1

## 5.7 Typical Characteristics (continued)

at operating temperature range TJ = 25°C, VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, V EN  = V IN , and CIN = COUT = 1 μF (unless otherwise noted)

<!-- image -->

<!-- image -->

<!-- image -->

## 5.7 Typical Characteristics (continued)

at operating temperature range TJ = 25°C, VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, V EN  = V IN , and CIN = COUT = 1 μF (unless otherwise noted)

<!-- image -->

Product Folder Links: TPS746-Q1

## 5.7 Typical Characteristics (continued)

at operating temperature range TJ = 25°C, VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, V EN  = V IN , and CIN = COUT = 1 μF (unless otherwise noted)

<!-- image -->

<!-- image -->

<!-- image -->

## 5.7 Typical Characteristics (continued)

at operating temperature range TJ = 25°C, VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, V EN  = V IN , and CIN = COUT = 1 μF (unless otherwise noted)

<!-- image -->

Product Folder Links: TPS746-Q1

## 5.7 Typical Characteristics (continued)

at operating temperature range TJ = 25°C, VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, V EN  = V IN , and CIN = COUT = 1 μF (unless otherwise noted)

<!-- image -->

<!-- image -->

<!-- image -->

## 5.7 Typical Characteristics (continued)

at operating temperature range TJ = 25°C, VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, V EN  = V IN , and CIN = COUT = 1 μF (unless otherwise noted)

<!-- image -->

## 5.7 Typical Characteristics (continued)

at operating temperature range TJ = 25°C, VIN = VOUT(NOM) + 0.5 V or 1.5 V (whichever is greater), I OUT  = 1 mA, V EN  = V IN , and CIN = COUT = 1 μF (unless otherwise noted)

Figure 5-43. Output Spectral Noise Density vs Frequency and COUT

<!-- image -->

IOUT = 500 mA, COUT = 2.2 µF, VRMS BW = 10 Hz to 100 kHz

<!-- image -->

Figure 5-44. Output Spectral Noise Density vs Frequency

<!-- image -->

<!-- image -->

## 6 Detailed Description

## 6.1 Overview

The TPS746-Q1 is a low-dropout regulator (LDO) that consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise and good PSRR with low dropout voltage, make this device ideal for portable consumer applications.

This regulator offers foldback current limit, shutdown, and thermal protection. The operating junction temperature for this device is -40°C to +150°C.

## 6.2 Functional Block Diagrams

Figure 6-1. Adjustable Version With Open-Drain Power-Good

<!-- image -->

Figure 6-2. Adjustable Version With Push-Pull Power-Good

<!-- image -->

Product Folder Links: TPS746-Q1

<!-- image -->

Figure 6-3. Fixed Voltage Version With Open-Drain Power-Good

<!-- image -->

Figure 6-4. Fixed Voltage Version With Push-Pull Power-Good

<!-- image -->

Product Folder Links: TPS746-Q1

<!-- image -->

www.ti.com

## 6.3 Feature Description

## 6.3.1 Undervoltage Lockout (UVLO)

The TPS746-Q1 uses an undervoltage lockout (UVLO) circuit that disables the  output  until  the  input  voltage is  greater  than  the  rising  UVLO  voltage  (V UVLO).  This  circuit  ensures  that  the  device  does  not  exhibit  any unpredictable  behavior  when  the  supply  voltage  is  lower  than  the  operational  range  of  the  internal  circuitry. When VIN is less than VUVLO, the output is connected to ground with a pulldown resistor (R PULLDOWN).

## 6.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed V EN(HI) . Turn off the device by forcing the EN pin to drop below V EN(LO) . If shutdown capability is not required, connect EN to IN.

The TPS746-Q1 has an internal pulldown MOSFET that connects an RPULLDOWN resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance (COUT) and the load resistance (RL) in parallel with the pulldown resistor (RPULLDOWN). Equation 1 calculates the time constant:

<!-- formula-not-decoded -->

## 6.3.3 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brick-wall-foldback scheme. The current limit transitions from a brick-wall scheme to a foldback scheme at the foldback voltage (VFOLDBACK). In a high-load current fault with the  output  voltage  above  V FOLDBACK, the brick-wall  scheme  limits  the  output  current  to  the  current  limit  (I CL). When the voltage drops below VFOLDBACK, a foldback current limit activates that scales back the current as the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the short-circuit current limit (I SC). I CL and I SC are listed in the Electrical Characteristics table.

<!-- formula-not-decoded -->

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power [(V IN  - V OUT ) × ICL]. When the device output is shorted and the output is below VFOLDBACK, the pass transistor dissipates power [(VIN - VOUT) × ISC]. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the Know Your Limits application note.

Product Folder Links:

TPS746-Q1

Figure 6-5 shows a diagram of the foldback current limit.

<!-- image -->

Figure 6-5. Foldback Current Limit

## 6.3.4 Thermal Shutdown

Thermal shutdown protection disables the output when the junction temperature rises to approximately 170°C. Disabling  the  device  eliminates  the  power  dissipated  by  the  device,  allowing  the  device  to  cool.  When  the junction temperature cools to approximately 155°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the LDO from damage as a result of overheating.

Activating the thermal shutdown feature usually indicates excessive power dissipation as a result of the product of  the  (V IN -  V OUT)  voltage  and  the  load  current.  For  reliable  operation  limit  junction  temperature  to  125°C, maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The  TPS746-Q1  internal  protection  circuitry  protects  against  overload  conditions  but  is  not  intended  to  be activated  in  normal  operation.  Continuously  running  the  TPS746-Q1  into  thermal  shutdown  degrades  device reliability.

Product Folder Links: TPS746-Q1

<!-- image -->

<!-- image -->

## 6.4 Device Functional Modes

Table 6-1 shows the conditions that lead to the different modes of operation. See the Electrical Characteristics table for parameter values.

Table 6-1. Device Functional Mode Comparison

|                                                   | PARAMETER                                     | PARAMETER        | PARAMETER          | PARAMETER            |
|---------------------------------------------------|-----------------------------------------------|------------------|--------------------|----------------------|
| OPERATING MODE                                    | V IN                                          | V EN             | I OUT              | T J                  |
| Normal operation                                  | V IN > V OUT(nom) + V DO and V IN > V IN(min) | V EN > V EN(HI)  | I OUT < I OUT(max) | T J < T SD(shutdown) |
| Dropout operation                                 | V IN(min) < V IN < V OUT(nom) + V DO          | V EN > V EN(HI)  | I OUT < I OUT(max) | T J < T SD(shutdown) |
| Disabled (any true condition disables the device) | V IN < V UVLO                                 | V EN < V EN(LOW) | Not applicable     | T J > T SD(shutdown) |

## 6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V OUT(nom)  + V DO )
- The output current is less than the current limit (I OUT &lt; I CL )
- The device junction temperature is less than the thermal shutdown temperature (TJ &lt; TSD)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

## 6.4.2 Dropout Operation

If  the  input  voltage  is  lower  than  the  nominal  output  voltage  plus  the  specified  dropout  voltage,  but  all  other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks  the  input  voltage.  During  this  mode,  the  transient  performance  of  the  device  becomes  significantly degraded  because  the  pass  transistor  is  in  the  ohmic  or  triode  region,  and  acts  as  a  switch.  Line  or  load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, VIN &lt; VOUT(NOM) + VDO, directly  after  being  in  a  normal  regulation  state,  but not during  startup),  the  pass  transistor  is  driven  into  the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage (VOUT(NOM) + VDO), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

## 6.4.3 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the Electrical Characteristics table).  When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

Product Folder Links: TPS746-Q1

## 7 Application and Implementation

## Note

Information  in  the  following  applications  sections  is  not  part  of  the  TI  component  specification, and  TI does  not  warrant its accuracy  or completeness.  TI's customers  are  responsible  for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

## 7.1.1 Adjustable Device Feedback Resistors

Figure 7-1 shows that the output voltage of the TPS746P-Q1 can be adjusted from 0.55 V to 5.5 V by using a resistor divider network.

Figure 7-1. Adjustable Operation

<!-- image -->

The adjustable-version device requires external feedback divider resistors to set the output voltage. V OUT  is set using the feedback divider resistors, R 1  and R2, according to the following equation:

<!-- formula-not-decoded -->

To ignore the FB pin current error term in the V OUT  equation, set the feedback divider current to 100x the FB pin current listed in the Electrical Characteristics table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

<!-- formula-not-decoded -->

## 7.1.2 Input and Output Capacitor Selection

The  TPS746-Q1  requires  an  output  capacitance  of  0.47  µF  or  larger  for  stability.  Use  X5R-  and  X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR)  over  temperature.  When  choosing  a  capacitor  for  a  specific  application,  pay  attention  to  the  dc  bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the maximum recommended output capacitance is 220 µF.

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from  IN  to  GND.  Some  input  supplies  have  a  high  impedance,  thus  placing  the  input  capacitor  on  the  input supply  helps  reduce  the  input  impedance.  This  capacitor  counteracts  reactive  input  sources  and  improves transient  response,  input  ripple,  and  PSRR.  If  the  input  supply  has  a  high  impedance  over  a  large  range  of frequencies,  several  input  capacitors  can  be  used  in  parallel  to  lower  the  impedance  over  frequency.  Use  a higher-value capacitor if large, fast, rise-time load transients are anticipated, or if the device is located several inches from the input power source.

Product Folder Links: TPS746-Q1

<!-- image -->

<!-- image -->

## 7.1.3 Dropout Voltage

The  TPS746-Q1  uses  a  PMOS  pass  transistor  to  achieve  low  dropout.  When  (V IN   -  V OUT)  is  less  than  the dropout  voltage  (V DO ),  the  PMOS  pass  device  is  in  the  linear  region  of  operation  and  the  input-to-output resistance  is  the  R DS(ON)   of  the  PMOS  pass  element.  VDO scales approximately with output current because the  PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as (VIN - VOUT) approaches dropout operation.

## 7.1.4 Exiting Dropout

Some applications have transients that place the LDO into dropout, such as slower ramps on VIN during start-up. As  with  other  LDOs,  the  output  may  overshoot  on  recovery  from  these  conditions.  A  ramping  input  supply causes an LDO to overshoot on start-up, as shown in Figure 7-2, when the slew rate and voltage levels are in the correct range. Use an enable signal to avoid this condition.

Figure 7-2. Start-Up Into Dropout

<!-- image -->

Line transients out of dropout can also cause overshoot on the output of the regulator. These overshoots are caused by the error amplifier having to drive the gate capacitance of the pass element and bring the gate back to the correct voltage for proper regulation. Figure 7-3 illustrates what is happening internally with the gate voltage and how overshoot can be caused during operation. When the LDO is placed in dropout, the gate voltage (VGS) is pulled all the way down to ground to give the pass device the lowest on-resistance as possible. However, if a line transient occurs when the device is in dropout, the loop is not in regulation and can cause the output to overshoot until the loop responds and the output current pulls the output voltage back down into regulation. If these transients are not acceptable, then continue to add input capacitance in the system until the transient is slow enough to reduce the overshoot.

Product Folder Links: TPS746-Q1

## 7.1.5 Reverse Current

As with most LDOs, excessive reverse current can damage this device.

Reverse current flows through the body diode on the pass element instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device, as a result of one of the following conditions:

- Degradation caused by electromigration
- Excessive heat dissipation
- Potential for a latch-up condition

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of VOUT &gt; VIN + 0.3 V:

- If the device has a large C OUT and the input supply collapses with little or no load current
- The output is biased when the input supply is not established

Product Folder Links: TPS746-Q1

<!-- image -->

Figure 7-3. Line Transients From Dropout

<!-- image -->

<!-- image -->

## · The output is biased above the input supply

If  reverse  current  flow  is  expected  in  the  application,  external  protection  must  be  used  to  protect  the  device. Figure 7-4 shows one approach of protecting the device.

Figure 7-4. Example Circuit for Reverse Current Protection Using a Schottky Diode

<!-- image -->

## 7.1.6 Power Dissipation (PD)

Circuit  reliability  requires  consideration  of  the  device  power  dissipation,  location  of  the  circuit  on  the  printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Equation 4 calculates power dissipation (P D ).

<!-- formula-not-decoded -->

## Note

Power  dissipation  can  be  minimized,  and  therefore  greater  efficiency  can  be  achieved,  by  correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (TA) for the device. According to Equation 5, power dissipation and junction temperature are most often related by the junction-toambient thermal resistance (RθJA) of the combined PCB and device package and the temperature of the ambient air (T A).

<!-- formula-not-decoded -->

Thermal  resistance  (R θJA )  is  highly  dependent  on  the  heat-spreading  capability  built  into  the  particular  PCB design,  and  therefore  varies  according  to  the  total  copper  area,  copper  weight,  and  location  of  the  planes. The junction-to-ambient thermal resistance listed in the Thermal Information table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

Product Folder Links: TPS746-Q1

<!-- image -->

Figure 7-5 and Figure 7-6 show the functions of RθJA and ψJB versus copper area and thickness. These plots are generated with a 101.6-mm × 101.6-mm × 1.6-mm PCB of two and four layers. For the four layer board, the inner planes use 1-oz copper thickness. Outer layers are simulated with both 1-oz and 2-oz copper thickness. A 2 x 1 array of thermal vias of 300-µm drill diameter and 25-µm copper (Cu) plating is located beneath the thermal pad of the device. The thermal vias connect the top layer, the bottom layer and, in the case of the 4-layer board, the first inner GND plane. Each of the layers has a copper plane of equal area, as shown in Figure 7-7.

Figure 7-5. RθJA versus Cu Area for the WSON (DRV) Package

<!-- image -->

Figure 7-6. ψJB versus Cu Area for the WSON (DRV) Package

<!-- image -->

Product Folder Links: TPS746-Q1

<!-- image -->

As shown in Figure 7-7, each of the layers has a copper plane of equal area.

Figure 7-7. Board Parameters Used for Simulation

<!-- image -->

For a more comprehensive study of how thermal resistance varies with copper area and thickness, see the An Empirical Analysis of the Impact of Board Layout on LDO Thermal Performance application note. As shown in Figure 7-8, modifying board layout to be more thermally enhanced can lower the RθJA value from 80.3°C/W to 46.8°C/W or better.

Figure 7-8. TPS746-Q1 (WSON) RθJA vs Board Layout

<!-- image -->

## 7.1.7 Power-Good Function

The power-good circuit monitors the voltage  at  the  feedback  pin  to  indicate  the  status  of  the  output  voltage. When the output voltage falls below the PG threshold voltage (PGLTH), the PG pin open-drain output engages and  pulls  the  PG  pin  close  to  GND.  When  the  output  voltage  exceeds  PG HTH ,  the  PG  pin  becomes  high impedance.  The  open-drain  output  requires  a  pullup  resistor.  By  connecting  a  pullup  resistor  to  an  external supply,  any  downstream  device  can  receive  power-good  as  a  logic  signal  that  can  be  used  for  sequencing.

Product Folder Links: TPS746-Q1

<!-- image -->

Additionally, the open-drain output can be tied to other open-drain outputs to implement AND logic. Make sure that  the  external  pullup  supply  voltage  results  in  a  valid  logic  signal  for  the  receiving  device.  Using  a  pullup resistor from 10 kΩ to 100 kΩ is recommended. The push-pull power-good output option does not require the pullup  resistor  and  instead  has  a  high  logic  signal  that  correlates  with  the  output  voltage  of  the  device.  The push-pull option is supported only for V OUT  ≥ 1.0 V. Do not tie the push-pull output to other logic outputs.

When using a feed-forward  capacitor  (CFF),  the  time  constant  for  the  LDO  startup  is  increased  whereas  the power-good  output  time  constant  stays  the  same,  possibly  resulting  in  an  invalid  status  of  the  power-good output.  To  avoid  this  issue,  and  to  receive  a  valid  PG  output,  make  sure  that  the  time  constant  of  both  the LDO startup and the power-good output match, which can be done by adding a capacitor in parallel with the power-good pullup resistor. For more information, see the Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note.

The state  of  PG  is  only  valid  when  the  device  operates  above  the  minimum  input  voltage  of  the  device  and power-good is  asserted,  regardless  of  the  output  voltage  state  when  the  input  voltage  falls  below  the  UVLO threshold  minus  the  UVLO  hysteresis.  When  the  input  voltage  falls  below  approximately  0.8  V,  there  is  not enough gate drive voltage to  keep  the  open-drain,  power-good  device  turned  on  and  the  power-good  output pulled high. Connecting the power-good pullup resistor to the output voltage can help minimize this effect.

## 7.1.8 Feed-Forward Capacitor (CFF)

For the adjustable-voltage version device, a feed-forward capacitor (CFF) can be connected from the OUT pin to the FB pin. CFF improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended CFF values are listed in the Recommended Operating Conditions table.  A  higher  capacitance CFF can be used; however, the startup time increases. For a detailed description of CFF tradeoffs, see the Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note.

## 7.1.9 Start-Up Sequencing

If V EN is greater than VUVLO rising (min), the input pin (IN) must sink 1 mA of current to avoid the device being turned on with a floating input pin.

Product Folder Links: TPS746-Q1

<!-- image -->

## 7.2 Typical Application

Figure 7-9 shows the typical application circuit for the TPS746P-Q1. Input and output capacitances must be at least 1 µF.

Figure 7-9. TPS746-Q1 Typical Application

<!-- image -->

## 7.2.1 Design Requirements

Use the parameters listed in Table 7-1 for typical linear regulator applications.

Table 7-1. Design Parameters

| PARAMETER                   | DESIGN REQUIREMENT   |
|-----------------------------|----------------------|
| Input voltage               | 3.8 V                |
| Output voltage              | 3.3 V, ±1%           |
| Input current               | 1.2 A (maximum)      |
| Output load                 | 1-A DC               |
| Maximum ambient temperature | 70°C                 |

## 7.2.2 Detailed Design Procedure

Input  and  output  capacitors  are  required  to  achieve  the  output  voltage  transient  requirements.  Capacitance values of 2.2 µF are selected to give the maximum output capacitance in a small, low-cost package; see the Input and Output Capacitor Selection section for details.

Figure 7-1 illustrates the output voltage of the TPS746-Q1. Set the output voltage using the resistor divider; see the Adjustable Device Feedback Resistors section for details.

## 7.2.2.1 Input Current

During normal operation, the input current to the LDO is approximately equal to the output current of the LDO. During startup, the input current is higher as a result of the inrush current charging the output capacitor. Use Equation 6 to calculate the current through the input.

<!-- formula-not-decoded -->

## where:

- VOUT(t) is the instantaneous output voltage of the turn-on ramp
- dVOUT(t) / dt is the slope of the VOUT ramp
- RLOAD is the resistive load impedance

Product Folder Links: TPS746-Q1

## 7.2.2.2 Thermal Dissipation

The junction  temperature  can  be  determined  using  the  junction-to-ambient  thermal  resistance  (R θJA )  and  the total power dissipation (P D ). Use Equation 7 to calculate the power dissipation. Multiply P D  by R θJA as Equation 8 shows and add the ambient temperature (TA) to calculate the junction temperature (TJ).

<!-- formula-not-decoded -->

<!-- formula-not-decoded -->

Calculate the maximum ambient temperature as Equation 9 shows if the (TJ(MAX)) value does not exceed 125°C. Equation 10 calculates the maximum ambient temperature with a value of 109.85°C.

<!-- formula-not-decoded -->

<!-- formula-not-decoded -->

## 7.2.3 Application Curve

<!-- image -->

VIN = 3.8 V, V OUT  = 3.3 V, COUT = 2.2 µF

Figure 7-10. PSRR vs Frequency and ILOAD

## 7.3 Power Supply Recommendations

The TPS745-Q1 is designed to operate from an input voltage supply range from 1.5 V to 6.0 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR may help improve output noise performance. Connect a low output impedance power supply directly to the IN pin of the TPS746-Q1.

## 7.4 Layout

## 7.4.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections in order to optimize thermal performance.
- Place thermal vias around the device to distribute heat.
- Place a tented thermal via directly beneath the thermal pad of the DRV or DRB package. An untented via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

Product Folder Links: TPS746-Q1

<!-- image -->

<!-- image -->

## 7.4.2 Layout Examples

<!-- image -->

- Signal via to Pin1

*Pull-up resistor not required for push-pull option

Figure 7-11. Layout Example for the DRV Package

<!-- image -->

Figure 7-12. Layout Example for the DRB package

## 8 Device and Documentation Support

## 8.1 Device Support

## 8.1.1 Device Nomenclature

Table 8-1. Device Nomenclature (1) (2)

| PRODUCT                 | V OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TPS746) xx(x)PvQWyyyzQ1 | xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V; 01 = adjustable). P indicates an active output discharge feature. All members of the TPS746 family will actively discharge the output when the device is disabled. v indicates the topology of the power-good output and the timing associated with the power-good delay. • If unused, indicates an open-drain power-good output with a 150-µs delay. • If B , indicates an open-drain, power-good output with a 5-ms delay. • If C , indicates a push-pull, power-good output with a 150-µs delay. Q indicates that this device is a Grade-1 device in accordance with the AEC-Q100 standard. W indicates the package has wettable flanks. yyy is the package designator. z is the package quantity. R is for reel (3000 pieces). Q1 indicates that this device is an automotive grade (AEC-Q100) device. |

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.
- (2) Output voltages from 0.65 V to 5.0 V in 50-mV increments are available. Contact the factory for details and availability.

## 8.2 Documentation Support

## 8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note
- Texas Instruments, An Empirical Analysis of the Impact of Board Layout on LDO Thermal Performance application note

## 8.3 Receiving Notification of Documentation Updates

To  receive  notification  of  documentation  updates,  navigate  to  the  device  product  folder  on  ti.com.  Click  on Notifications to  register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.4 Support Resources

TI E2E ™  support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 8.5 Trademarks

TI E2E ™  is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

## 8.6 Electrostatic Discharge Caution

<!-- image -->

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Product Folder Links:

TPS746-Q1

<!-- image -->

<!-- image -->

## 8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision C (May 2022) to Revision D (April 2025)                                                                        | Page   |
|--------------------------------------------------------------------------------------------------------------------------------------|--------|
| • Added new VLO spec line for TPS74601PQWDRBRQ1...................................................................................   | 5      |
| Changes from Revision B (January 2021) to Revision C (May 2022) •                                                                    | Page   |
| Changed DRB R θJA from 62.0°C/W to 55.5°C/W and added Functional Safety Bullet...................................... •               | 1      |
| Changed WSON to VSON for DRB package throughout document..................................................................1          |        |
| • Updated thermal table to reflect correct values and package name.................................................................. | 5      |

## 10 Mechanical, Packaging, and Orderable Information

The  following  pages  include  mechanical,  packaging,  and  orderable  information.  This  information  is  the  most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS746-Q1

<!-- image -->

www.ti.com

## PACKAGING INFORMATION

| Orderable part number   | Status (1)   | Material type (2)   | Package | Pins   | Package qty | Carrier   | RoHS (3)   | Lead finish/ Ball material (4)   | MSL rating/ Peak reflow (5)   | Op temp (°C)   | Part marking (6)   |
|-------------------------|--------------|---------------------|------------------|-------------------------|------------|----------------------------------|-------------------------------|----------------|--------------------|
| TPS74601PBQWDRVRQ1      | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | Call TI                          | Level-1-260C-UNLIM            | -40 to 125     | 1S46               |
| TPS74601PBQWDRVRQ1.A    | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | Call TI                          | Level-1-260C-UNLIM            | -40 to 125     | 1S46               |
| TPS74601PCQWDRVRQ1      | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | Call TI                          | Level-1-260C-UNLIM            | -40 to 125     | 1OZ6               |
| TPS74601PCQWDRVRQ1.A    | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | Call TI                          | Level-1-260C-UNLIM            | -40 to 125     | 1OZ6               |
| TPS74601PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74601P             |
| TPS74601PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74601P             |
| TPS74601PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1OW6               |
| TPS74601PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1OW6               |
| TPS74610PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74610P             |
| TPS74610PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74610P             |
| TPS74610PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SG6               |
| TPS74610PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SG6               |
| TPS746115PQWDRBRQ1      | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 746115             |
| TPS746115PQWDRBRQ1.A    | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 746115             |
| TPS74611PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74611P             |
| TPS74611PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74611P             |
| TPS74611PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SH6               |
| TPS74611PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SH6               |
| TPS746125PQWDRBRQ1      | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 746125             |
| TPS746125PQWDRBRQ1.A    | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 746125             |
| TPS74612PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74612P             |
| TPS74612PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74612P             |
| TPS74612PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SI6               |
| TPS74612PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SI6               |
| TPS746135PQWDRBRQ1      | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 746135             |
| TPS746135PQWDRBRQ1.A    | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 746135             |
| TPS74613PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74613P             |
| TPS74613PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74613P             |
| TPS74615PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74615P             |

<!-- image -->

www.ti.com

## PACKAGE OPTION ADDENDUM

7-Oct-2025

| Orderable part number   | Status (1)   | Material type (2)   | Package | Pins   | Package qty | Carrier   | RoHS (3)   | Lead finish/ Ball material (4)   | MSL rating/ Peak reflow (5)   | Op temp (°C)   | Part marking (6)   |
|-------------------------|--------------|---------------------|------------------|-------------------------|------------|----------------------------------|-------------------------------|----------------|--------------------|
| TPS74615PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74615P             |
| TPS74615PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SJ6               |
| TPS74615PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SJ6               |
| TPS74617PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74617P             |
| TPS74617PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74617P             |
| TPS74618PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74618P             |
| TPS74618PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74618P             |
| TPS74618PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SK6               |
| TPS74618PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SK6               |
| TPS74625PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74625P             |
| TPS74625PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74625P             |
| TPS74625PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SL6               |
| TPS74625PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SL6               |
| TPS74628PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SM6               |
| TPS74628PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SM6               |
| TPS74629PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SN6               |
| TPS74629PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1SN6               |
| TPS74630PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74630P             |
| TPS74630PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74630P             |
| TPS74633PCQWDRVRQ1      | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | Call TI                          | Level-1-260C-UNLIM            | -40 to 125     | 1P16               |
| TPS74633PCQWDRVRQ1.A    | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | Call TI                          | Level-1-260C-UNLIM            | -40 to 125     | 1P16               |
| TPS74633PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74633P             |
| TPS74633PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74633P             |
| TPS74633PQWDRVRQ1       | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1OX6               |
| TPS74633PQWDRVRQ1.A     | Active       | Production          | WSON (DRV) | 6   | 3000 | LARGE T&R        | Yes        | SN                               | Level-1-260C-UNLIM            | -40 to 125     | 1OX6               |
| TPS74634PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74634P             |
| TPS74634PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74634P             |
| TPS74650PQWDRBRQ1       | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74650P             |
| TPS74650PQWDRBRQ1.A     | Active       | Production          | SON (DRB) | 8    | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-2-260C-1 YEAR           | -40 to 125     | 74650P             |

(1) Status: For more details on status, see our product life cycle.

<!-- image -->

www.ti.com

## PACKAGE OPTION ADDENDUM

7-Oct-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## OTHER QUALIFIED VERSIONS OF TPS746-Q1 :

- •
- Catalog : TPS746

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

<!-- image -->

www.ti.com

## TAPE AND REEL INFORMATION

<!-- image -->

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

<!-- image -->

| Device             | Package Type   | Package Drawing   |   Pins |   SPQ |   Reel Diameter (mm) |   Reel Width W1 (mm) |   A0 (mm) |   B0 (mm) |   K0 (mm) |   P1 (mm) |   W (mm) | Pin1 Quadrant   |
|--------------------|----------------|-------------------|--------|-------|----------------------|----------------------|-----------|-----------|-----------|-----------|----------|-----------------|
| TPS74601PBQWDRVRQ1 | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS74601PCQWDRVRQ1 | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS74601PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74601PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS74610PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74610PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS746115PQWDRBRQ1 | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74611PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74611PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS746125PQWDRBRQ1 | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74612PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74612PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS746135PQWDRBRQ1 | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74613PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74615PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74615PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |

## *All dimensions are nominal

## PACKAGE MATERIALS INFORMATION

23-Jun-2023

<!-- image -->

www.ti.com

## PACKAGE MATERIALS INFORMATION

23-Jun-2023

| Device             | Package Type   | Package Drawing   |   Pins |   SPQ |   Reel Diameter (mm) |   Reel Width W1 (mm) |   A0 (mm) |   B0 (mm) |   K0 (mm) |   P1 (mm) |   W (mm) | Pin1 Quadrant   |
|--------------------|----------------|-------------------|--------|-------|----------------------|----------------------|-----------|-----------|-----------|-----------|----------|-----------------|
| TPS74617PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74618PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74618PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS74625PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74625PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS74628PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS74629PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS74630PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74633PCQWDRVRQ1 | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS74633PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74633PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |                  180 |                  8.4 |       2.2 |       2.2 |       1.2 |         4 |        8 | Q2              |
| TPS74634PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |
| TPS74650PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |                  330 |                 12.4 |       3.3 |       3.3 |       1.1 |         8 |       12 | Q2              |

<!-- image -->

www.ti.com

<!-- image -->

*All dimensions are nominal

| Device             | Package Type   | Package Drawing   |   Pins |   SPQ |   Length (mm) |   Width (mm) |   Height (mm) |
|--------------------|----------------|-------------------|--------|-------|---------------|--------------|---------------|
| TPS74601PBQWDRVRQ1 | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74601PCQWDRVRQ1 | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74601PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74601PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74610PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74610PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS746115PQWDRBRQ1 | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74611PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74611PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS746125PQWDRBRQ1 | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74612PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74612PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS746135PQWDRBRQ1 | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74613PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74615PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74615PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74617PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74618PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |

## PACKAGE MATERIALS INFORMATION

23-Jun-2023

<!-- image -->

www.ti.com

## PACKAGE MATERIALS INFORMATION

23-Jun-2023

| Device             | Package Type   | Package Drawing   |   Pins |   SPQ |   Length (mm) |   Width (mm) |   Height (mm) |
|--------------------|----------------|-------------------|--------|-------|---------------|--------------|---------------|
| TPS74618PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74625PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74625PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74628PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74629PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74630PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74633PCQWDRVRQ1 | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74633PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74633PQWDRVRQ1  | WSON           | DRV               |      6 |  3000 |           200 |          183 |            25 |
| TPS74634PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |
| TPS74650PQWDRBRQ1  | SON            | DRB               |      8 |  3000 |           367 |          367 |            35 |

PLASTICSMALLOUTLINE-NOLEAD

<!-- image -->

Refertotheproductdatasheetforpackagedetails.

<!-- image -->

INSTRUMENTS

4203482/L

## PLASTIC QUAD FLAT PACK- NO LEAD

<!-- image -->

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

<!-- image -->

## PLASTIC QUAD FLAT PACK- NO LEAD

<!-- image -->

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

<!-- image -->

## PLASTIC QUAD FLAT PACK- NO LEAD

<!-- image -->

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<!-- image -->

PLASTIC SMALL OUTLINE - NO LEAD

<!-- image -->

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

<!-- image -->

<!-- image -->

SCALE  5.50

<!-- image -->

## PACKAGE OUTLINE

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

<!-- image -->

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

PLASTIC SMALL OUTLINE - NO LEAD

<!-- image -->

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

<!-- image -->

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<!-- image -->

## EXAMPLE STENCIL DESIGN

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

<!-- image -->

## SOLDER PASTE EXAMPLE

BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7: 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE SCALE:30X

4223939/A   09/2017

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES 'AS IS' AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated