 
****************************************
Report : qor
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Nov 20 10:31:20 2024
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:         36.30
  Critical Path Slack:         -27.51
  Critical Path Clk Period:      9.80
  Total Negative Slack:      -7499.85
  No. of Violating Paths:     1296.00
  Worst Hold Violation:       -328.07
  Total Hold Violation:     -32587.68
  No. of Hold Violations:     2128.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              23632
  Buf/Inv Cell Count:            5100
  Buf Cell Count:                 303
  Inv Cell Count:                4797
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21433
  Sequential Cell Count:         2199
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    59422.170858
  Noncombinational Area: 14578.716884
  Buf/Inv Area:           8752.719332
  Total Buffer Area:           804.37
  Total Inverter Area:        7948.35
  Macro/Black Box Area:      0.000000
  Net Area:              28913.458189
  -----------------------------------
  Cell Area:             74000.887742
  Design Area:          102914.345931


  Design Rules
  -----------------------------------
  Total Number of Nets:         25754
  Nets With Violations:           778
  Max Trans Violations:           778
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi10.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               63.56
  Overall Compile Wall Clock Time:    34.20

  --------------------------------------------------------------------

  Design  WNS: 27.51  TNS: 7499.85  Number of Violating Paths: 1296


  Design (Hold)  WNS: 328.07  TNS: 32587.68  Number of Violating Paths: 2128

  --------------------------------------------------------------------


1
