5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd exponent1.vcd -o exponent1.cdd -v exponent1.v
3 0 $root $root NA 0 0 1
3 0 main main exponent1.v 1 22 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
1 a 3 83000b 1 0 31 0 32 1 80aa aa 2aa aa aa aa aa aa
1 b 3 83000e 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
1 c 3 830011 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
4 1 0 0
3 1 main.$u0 main.$u0 exponent1.v 0 11 1
2 2 6 50005 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 3 6 10001 0 1 400 0 0 b
2 4 6 10005 1 37 1100a 2 3
2 5 7 50005 1 0 20008 0 0 32 64 5 0 0 0 0 0 0 0
2 6 7 10001 0 1 400 0 0 c
2 7 7 10005 1 37 a 5 6
2 8 8 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 9 8 10002 2 2c 22000a 8 0 32 2 aa aa aa aa aa aa aa aa
2 10 9 a000a 1 1 8 0 0 c
2 11 9 50005 1 1 8 0 0 b
2 12 9 5000a 1 46 20208 10 11 32 2 87aa faa faa faa faa faa faa faa
2 13 9 10001 0 1 400 0 0 a
2 14 9 1000a 1 37 a 12 13
2 15 10 a000a 1 1 8 0 0 c
2 16 10 50005 1 1 18 0 0 a
2 17 10 5000a 1 46 20218 15 16 32 2 faa faa 2daa faa faa faa faa faa
2 18 10 10001 0 1 400 0 0 a
2 19 10 1000a 1 37 2a 17 18
4 19 0 0
4 14 19 19
4 9 14 0
4 7 9 9
4 4 7 7
3 1 main.$u1 main.$u1 exponent1.v 0 20 1
