// Seed: 1362689696
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wor   id_6
);
  id_8 :
  assert property (@(posedge id_4) id_8)
  else $signed(19);
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    input  tri   id_0,
    output tri   id_1,
    output tri0  id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  wor   id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
