// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hmac_generateMsgScheduleOneTrip_384u_24 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        blk_strm1_dout,
        blk_strm1_num_data_valid,
        blk_strm1_fifo_cap,
        blk_strm1_empty_n,
        blk_strm1_read,
        res
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [519:0] blk_strm1_dout;
input  [5:0] blk_strm1_num_data_valid;
input  [5:0] blk_strm1_fifo_cap;
input   blk_strm1_empty_n;
output   blk_strm1_read;
output  [383:0] res;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg blk_strm1_read;
reg[383:0] res;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] K_V28_address0;
reg    K_V28_ce0;
wire   [63:0] K_V28_q0;
reg    blk_strm1_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln1073_fu_2435_p2;
wire   [0:0] icmp_ln1073_1_fu_2546_p2;
wire   [63:0] a_V_5_fu_2377_p3;
reg   [63:0] a_V_5_reg_4403;
wire   [63:0] b_V_4_fu_2385_p3;
reg   [63:0] b_V_4_reg_4416;
wire   [63:0] c_V_4_fu_2393_p3;
reg   [63:0] c_V_4_reg_4424;
wire   [63:0] e_V_5_fu_2401_p3;
reg   [63:0] e_V_5_reg_4432;
wire   [63:0] f_V_4_fu_2409_p3;
reg   [63:0] f_V_4_reg_4446;
wire   [63:0] g_V_4_fu_2417_p3;
reg   [63:0] g_V_4_reg_4453;
reg   [0:0] icmp_ln1073_reg_4460;
wire   [63:0] ret_V_fu_2505_p2;
reg   [63:0] ret_V_reg_4464;
wire   [63:0] ret_V_43_fu_2525_p3;
reg   [63:0] ret_V_43_reg_4469;
reg   [0:0] icmp_ln1073_1_reg_4474;
wire   [9:0] sub_ln674_3_fu_2654_p2;
reg   [9:0] sub_ln674_3_reg_4483;
wire   [519:0] lshr_ln674_fu_2664_p2;
reg   [519:0] lshr_ln674_reg_4488;
wire   [3:0] trunc_ln1234_fu_2670_p1;
reg   [3:0] trunc_ln1234_reg_4493;
wire   [3:0] add_ln886_fu_2680_p2;
reg   [3:0] add_ln886_reg_4501;
wire    ap_CS_fsm_state3;
wire   [63:0] W_V_94_fu_2686_p18;
wire   [0:0] icmp_ln1073_2_fu_2674_p2;
wire   [63:0] add_ln232_2_fu_2776_p2;
wire   [63:0] Wt_V_2_fu_2810_p1;
wire   [63:0] T1_V_fu_3000_p2;
reg   [63:0] T1_V_reg_4547;
wire    ap_CS_fsm_state5;
wire   [63:0] select_ln1065_3_fu_3212_p3;
reg   [63:0] select_ln1065_3_reg_4553;
wire    ap_CS_fsm_state6;
wire   [63:0] select_ln1065_7_fu_3241_p3;
reg   [63:0] select_ln1065_7_reg_4558;
wire   [63:0] l_V_6_fu_3255_p3;
reg   [63:0] l_V_6_reg_4563;
wire   [63:0] l_V_5_fu_3270_p3;
reg   [63:0] l_V_5_reg_4575;
wire   [63:0] l_V_4_fu_3286_p3;
reg   [63:0] l_V_4_reg_4588;
wire   [63:0] l_V_3_fu_3301_p3;
reg   [63:0] l_V_3_reg_4600;
wire   [63:0] l_V_2_fu_3316_p3;
reg   [63:0] l_V_2_reg_4612;
wire   [63:0] l_V_fu_3331_p3;
reg   [63:0] l_V_reg_4624;
wire   [0:0] icmp_ln1069_fu_3351_p2;
reg   [0:0] icmp_ln1069_reg_4637;
reg   [0:0] cmp_i_i105930_reg_426;
reg    ap_block_state1;
wire    ap_CS_fsm_state7;
reg   [63:0] W_V_30_reg_438;
reg    ap_predicate_op136_read_state2;
reg    ap_block_state2;
wire    ap_CS_fsm_state4;
reg   [63:0] W_V_29_reg_448;
reg   [63:0] W_V_28_reg_458;
reg   [63:0] W_V_27_reg_468;
reg   [63:0] W_V_26_reg_478;
reg   [63:0] W_V_25_reg_488;
reg   [63:0] W_V_24_reg_498;
reg   [63:0] W_V_23_reg_508;
reg   [63:0] W_V_22_reg_518;
reg   [63:0] W_V_21_reg_528;
reg   [63:0] W_V_20_reg_538;
reg   [63:0] W_V_19_reg_548;
reg   [63:0] W_V_18_reg_558;
reg   [63:0] W_V_17_reg_568;
reg   [63:0] W_V_16_reg_578;
wire   [3:0] ap_phi_mux_i_V_phi_fu_592_p4;
reg   [3:0] i_V_reg_588;
wire   [519:0] p_Result_s_fu_2791_p2;
reg   [519:0] ap_phi_mux_tmp_Wt_V_3_in_phi_fu_602_p4;
reg   [519:0] tmp_Wt_V_3_in_reg_599;
wire   [3:0] kamilITER_V_1_fu_2797_p2;
reg   [3:0] ap_phi_mux_kamilITER_V_2_phi_fu_612_p4;
reg   [3:0] kamilITER_V_2_reg_608;
wire   [63:0] p_Result_16_fu_2814_p1;
reg   [63:0] ap_phi_mux_W_V_48_phi_fu_622_p32;
wire   [3:0] trunc_ln1266_fu_2834_p1;
reg   [63:0] ap_phi_mux_W_V_47_phi_fu_660_p32;
reg   [63:0] ap_phi_mux_W_V_46_phi_fu_698_p32;
reg   [63:0] ap_phi_mux_W_V_45_phi_fu_736_p32;
reg   [63:0] ap_phi_mux_W_V_44_phi_fu_774_p32;
reg   [63:0] ap_phi_mux_W_V_43_phi_fu_812_p32;
reg   [63:0] ap_phi_mux_W_V_42_phi_fu_850_p32;
reg   [63:0] ap_phi_mux_W_V_41_phi_fu_888_p32;
reg   [63:0] ap_phi_mux_W_V_40_phi_fu_926_p32;
reg   [63:0] ap_phi_mux_W_V_39_phi_fu_964_p32;
reg   [63:0] ap_phi_mux_W_V_38_phi_fu_1002_p32;
reg   [63:0] ap_phi_mux_W_V_37_phi_fu_1040_p32;
reg   [63:0] ap_phi_mux_W_V_36_phi_fu_1078_p32;
reg   [63:0] ap_phi_mux_W_V_35_phi_fu_1116_p32;
reg   [63:0] ap_phi_mux_W_V_34_phi_fu_1154_p32;
reg   [63:0] ap_phi_mux_W_V_33_phi_fu_1192_p32;
reg   [63:0] W_V_63_reg_1227;
reg   [63:0] W_V_62_reg_1278;
reg   [63:0] W_V_61_reg_1329;
reg   [63:0] W_V_60_reg_1380;
reg   [63:0] W_V_59_reg_1431;
reg   [63:0] W_V_58_reg_1482;
reg   [63:0] W_V_57_reg_1533;
reg   [63:0] W_V_56_reg_1584;
reg   [63:0] W_V_55_reg_1635;
reg   [63:0] W_V_54_reg_1686;
reg   [63:0] W_V_53_reg_1737;
reg   [63:0] W_V_52_reg_1788;
reg   [63:0] W_V_51_reg_1839;
reg   [63:0] W_V_50_reg_1890;
reg   [63:0] W_V_49_reg_1941;
reg   [63:0] W_V_79_reg_1992;
reg   [63:0] W_V_78_reg_2003;
reg   [63:0] W_V_77_reg_2015;
reg   [63:0] W_V_76_reg_2027;
reg   [63:0] W_V_75_reg_2039;
reg   [63:0] W_V_74_reg_2051;
reg   [63:0] W_V_73_reg_2063;
reg   [63:0] W_V_72_reg_2075;
reg   [63:0] W_V_71_reg_2087;
reg   [63:0] W_V_70_reg_2099;
reg   [63:0] W_V_69_reg_2111;
reg   [63:0] W_V_68_reg_2123;
reg   [63:0] W_V_67_reg_2135;
reg   [63:0] W_V_66_reg_2147;
reg   [63:0] W_V_65_reg_2159;
reg   [63:0] W_V_64_reg_2171;
reg   [63:0] Wt_V_reg_2183;
wire   [63:0] zext_ln587_fu_2871_p1;
reg   [63:0] conv3_i_i82451_fu_228;
wire   [63:0] select_ln1065_fu_3191_p3;
wire   [0:0] or_ln1239_fu_3363_p2;
reg   [63:0] conv3_i_i95432_fu_232;
wire   [63:0] select_ln1065_1_fu_3198_p3;
reg   [63:0] conv3_i_i123413_fu_236;
wire   [63:0] select_ln1065_2_fu_3205_p3;
reg   [63:0] conv3_i_i151394_fu_240;
reg   [63:0] conv3_i_i179375_fu_244;
wire   [63:0] select_ln1065_4_fu_3219_p3;
reg   [63:0] conv3_i_i207356_fu_248;
wire   [63:0] select_ln1065_5_fu_3227_p3;
reg   [63:0] conv3_i_i235337_fu_252;
wire   [63:0] select_ln1065_6_fu_3234_p3;
reg   [63:0] conv3_i_i263318_fu_256;
reg   [63:0] rhs_V_fu_260;
reg   [63:0] rhs_V_1_fu_264;
reg   [63:0] rhs_V_2_fu_268;
reg   [63:0] rhs_V_3_fu_272;
reg   [63:0] rhs_V_4_fu_276;
reg   [63:0] rhs_V_5_fu_280;
reg   [6:0] counter_V_fu_284;
wire   [6:0] trunc_ln155_fu_3347_p1;
reg   [63:0] a_V_fu_288;
wire   [63:0] a_V_4_fu_3139_p2;
reg   [63:0] b_V_fu_292;
reg   [63:0] c_V_fu_296;
reg   [63:0] d_V_fu_300;
reg   [63:0] e_V_fu_304;
wire   [63:0] e_V_4_fu_3129_p2;
reg   [63:0] f_V_fu_308;
reg   [63:0] g_V_fu_312;
reg   [63:0] h_V_fu_316;
reg   [7:0] counter_V_4_fu_320;
wire   [7:0] counter_V_6_fu_3339_p3;
reg   [63:0] W_V_fu_324;
reg   [63:0] x_V_fu_328;
reg   [63:0] W_V_1_fu_332;
reg   [63:0] W_V_2_fu_336;
reg   [63:0] W_V_3_fu_340;
reg   [63:0] W_V_4_fu_344;
reg   [63:0] W_V_5_fu_348;
reg   [63:0] W_V_6_fu_352;
reg   [63:0] W_V_7_fu_356;
reg   [63:0] W_V_8_fu_360;
reg   [63:0] W_V_9_fu_364;
reg   [63:0] W_V_10_fu_368;
reg   [63:0] W_V_11_fu_372;
reg   [63:0] W_V_12_fu_376;
reg   [63:0] x_V_1_fu_380;
reg   [63:0] W_V_13_fu_384;
reg   [519:0] p_Val2_s_fu_388;
reg   [63:0] kamilITER_V_fu_392;
wire   [63:0] zext_ln155_fu_2806_p1;
reg   [0:0] run_fu_396;
wire   [0:0] run_1_fu_2852_p2;
wire   [383:0] tmp_fu_3955_p49;
reg   [383:0] res_preg;
wire    ap_CS_fsm_state8;
wire   [3:0] tmp_12_fu_2425_p4;
wire   [18:0] trunc_ln1739_fu_2451_p1;
wire   [44:0] r_V_fu_2441_p4;
wire   [60:0] trunc_ln1739_1_fu_2473_p1;
wire   [2:0] r_V_s_fu_2463_p4;
wire   [57:0] r_V_10_fu_2485_p4;
wire   [63:0] zext_ln1739_1_fu_2495_p1;
wire   [63:0] ret_V_42_fu_2477_p3;
wire   [63:0] xor_ln1545_fu_2499_p2;
wire   [63:0] ret_V_41_fu_2455_p3;
wire   [7:0] trunc_ln1739_2_fu_2521_p1;
wire   [55:0] r_V_2_fu_2511_p4;
wire   [60:0] tmp_13_fu_2536_p4;
wire   [2:0] trunc_ln598_fu_2560_p1;
wire   [8:0] Lo_fu_2564_p4;
wire   [9:0] zext_ln598_1_fu_2578_p1;
wire   [9:0] Hi_fu_2582_p2;
wire   [31:0] zext_ln598_fu_2574_p1;
wire   [31:0] zext_ln1108_fu_2588_p1;
wire   [9:0] zext_ln674_fu_2598_p1;
wire   [0:0] icmp_ln674_fu_2592_p2;
wire   [9:0] sub_ln674_fu_2612_p2;
wire   [9:0] sub_ln674_2_fu_2624_p2;
reg   [519:0] tmp_14_fu_2602_p4;
wire   [9:0] sub_ln674_1_fu_2618_p2;
wire   [9:0] select_ln674_fu_2630_p3;
wire   [9:0] select_ln674_2_fu_2646_p3;
wire   [519:0] select_ln674_1_fu_2638_p3;
wire   [519:0] zext_ln674_1_fu_2660_p1;
wire   [56:0] lshr_ln_fu_2726_p4;
wire   [0:0] trunc_ln1739_3_fu_2723_p1;
wire   [62:0] lshr_ln1739_1_fu_2739_p4;
wire   [63:0] zext_ln1739_fu_2735_p1;
wire   [63:0] xor_ln1545_2_fu_2756_p2;
wire   [63:0] or_ln_fu_2748_p3;
wire   [63:0] xor_ln1545_3_fu_2761_p2;
wire   [63:0] add_ln232_1_fu_2771_p2;
wire   [63:0] add_ln232_fu_2767_p2;
wire   [519:0] zext_ln674_2_fu_2782_p1;
wire   [519:0] lshr_ln674_1_fu_2785_p2;
wire   [0:0] tmp_16_fu_2838_p3;
wire   [0:0] xor_ln1267_fu_2846_p2;
wire   [13:0] trunc_ln1739_4_fu_2891_p1;
wire   [49:0] r_V_3_fu_2882_p4;
wire   [17:0] trunc_ln1739_5_fu_2911_p1;
wire   [45:0] r_V_4_fu_2902_p4;
wire   [40:0] trunc_ln1739_6_fu_2931_p1;
wire   [22:0] r_V_5_fu_2922_p4;
wire   [63:0] ret_V_44_fu_2894_p3;
wire   [63:0] ret_V_45_fu_2914_p3;
wire   [63:0] xor_ln1545_4_fu_2942_p2;
wire   [63:0] ret_V_46_fu_2934_p3;
wire   [63:0] r_V_11_fu_2958_p2;
wire   [63:0] ret_V_48_fu_2963_p2;
wire   [63:0] ret_V_47_fu_2954_p2;
wire   [63:0] ret_V_33_fu_2968_p2;
wire   [63:0] select_ln1241_fu_2980_p3;
wire   [63:0] ret_V_30_fu_2948_p2;
wire   [63:0] add_ln232_4_fu_2988_p2;
wire   [63:0] add_ln232_5_fu_2994_p2;
wire   [63:0] add_ln232_3_fu_2974_p2;
wire   [27:0] trunc_ln1739_7_fu_3039_p1;
wire   [35:0] r_V_6_fu_3030_p4;
wire   [33:0] trunc_ln1739_8_fu_3059_p1;
wire   [29:0] r_V_7_fu_3050_p4;
wire   [38:0] trunc_ln1739_9_fu_3079_p1;
wire   [24:0] r_V_8_fu_3070_p4;
wire   [63:0] ret_V_49_fu_3042_p3;
wire   [63:0] ret_V_50_fu_3062_p3;
wire   [63:0] xor_ln1545_7_fu_3090_p2;
wire   [63:0] ret_V_51_fu_3082_p3;
wire   [63:0] xor_ln1545_9_fu_3102_p2;
wire   [63:0] ret_V_52_fu_3106_p2;
wire   [63:0] ret_V_53_fu_3111_p2;
wire   [63:0] select_ln1241_6_fu_3121_p3;
wire   [63:0] ret_V_37_fu_3096_p2;
wire   [63:0] add_ln232_8_fu_3134_p2;
wire   [63:0] ret_V_40_fu_3115_p2;
wire   [7:0] counter_V_5_fu_3145_p2;
wire   [0:0] icmp_ln1065_fu_3150_p2;
wire   [63:0] add_ln232_17_fu_3187_p2;
wire   [63:0] add_ln232_16_fu_3183_p2;
wire   [63:0] add_ln232_15_fu_3179_p2;
wire   [63:0] add_ln232_14_fu_3174_p2;
wire   [63:0] add_ln232_13_fu_3169_p2;
wire   [63:0] add_ln232_12_fu_3165_p2;
wire   [63:0] add_ln232_11_fu_3161_p2;
wire   [63:0] add_ln232_10_fu_3156_p2;
wire   [63:0] select_ln124112_fu_3248_p3;
wire   [63:0] select_ln1241_7_fu_3263_p3;
wire   [63:0] select_ln1241_8_fu_3278_p3;
wire   [63:0] select_ln1241_9_fu_3294_p3;
wire   [63:0] select_ln1241_10_fu_3309_p3;
wire   [63:0] select_ln1241_11_fu_3324_p3;
wire   [0:0] xor_ln1069_fu_3357_p2;
wire   [7:0] empty_55_fu_3889_p1;
wire   [7:0] p_0_0319_1_i5_fu_3901_p4;
wire   [7:0] p_0_0319_2_i4_fu_3919_p4;
wire   [7:0] p_0_0319_3_i4_fu_3937_p4;
wire   [7:0] p_0_0319_4_i4_fu_3946_p4;
wire   [7:0] p_0_0319_5_i4_fu_3928_p4;
wire   [7:0] p_0_0319_6_i5_fu_3910_p4;
wire   [7:0] p_0_0319_7_i5_fu_3892_p4;
wire   [7:0] empty_54_fu_3823_p1;
wire   [7:0] p_0_0319_1_i4_fu_3835_p4;
wire   [7:0] p_0_0319_2_i3_fu_3853_p4;
wire   [7:0] p_0_0319_3_i3_fu_3871_p4;
wire   [7:0] p_0_0319_4_i3_fu_3880_p4;
wire   [7:0] p_0_0319_5_i3_fu_3862_p4;
wire   [7:0] p_0_0319_6_i3_fu_3844_p4;
wire   [7:0] p_0_0319_7_i4_fu_3826_p4;
wire   [7:0] empty_53_fu_3757_p1;
wire   [7:0] p_0_0319_1_i2_fu_3769_p4;
wire   [7:0] p_0_0319_2_i2_fu_3787_p4;
wire   [7:0] p_0_0319_3_i2_fu_3805_p4;
wire   [7:0] p_0_0319_4_i2_fu_3814_p4;
wire   [7:0] p_0_0319_5_i2_fu_3796_p4;
wire   [7:0] p_0_0319_6_i2_fu_3778_p4;
wire   [7:0] p_0_0319_7_i3_fu_3760_p4;
wire   [7:0] empty_52_fu_3691_p1;
wire   [7:0] p_0_0319_1_i1_fu_3703_p4;
wire   [7:0] p_0_0319_2_i1_fu_3721_p4;
wire   [7:0] p_0_0319_3_i1_fu_3739_p4;
wire   [7:0] p_0_0319_4_i1_fu_3748_p4;
wire   [7:0] p_0_0319_5_i1_fu_3730_p4;
wire   [7:0] p_0_0319_6_i1_fu_3712_p4;
wire   [7:0] p_0_0319_7_i1_fu_3694_p4;
wire   [7:0] empty_51_fu_3625_p1;
wire   [7:0] p_0_0319_1_i3_fu_3637_p4;
wire   [7:0] p_0_0319_2_i5_fu_3655_p4;
wire   [7:0] p_0_0319_3_i7_fu_3673_p4;
wire   [7:0] p_0_0319_4_i8_fu_3682_p4;
wire   [7:0] p_0_0319_5_i6_fu_3664_p4;
wire   [7:0] p_0_0319_6_i4_fu_3646_p4;
wire   [7:0] p_0_0319_7_i2_fu_3628_p4;
wire   [7:0] empty_50_fu_3559_p1;
wire   [7:0] p_0_0319_1_i_fu_3571_p4;
wire   [7:0] p_0_0319_2_i_fu_3589_p4;
wire   [7:0] p_0_0319_3_i_fu_3607_p4;
wire   [7:0] p_0_0319_4_i_fu_3616_p4;
wire   [7:0] p_0_0319_5_i_fu_3598_p4;
wire   [7:0] p_0_0319_6_i_fu_3580_p4;
wire   [7:0] p_0_0319_7_i_fu_3562_p4;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 res_preg = 384'd0;
end

hmac_generateMsgScheduleOneTrip_384u_24_K_V28_ROM_1P_LUTRAM_1R #(
    .DataWidth( 64 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
K_V28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(K_V28_address0),
    .ce0(K_V28_ce0),
    .q0(K_V28_q0)
);

hmac_mux_164_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
mux_164_64_1_1_U45(
    .din0(W_V_17_reg_568),
    .din1(W_V_18_reg_558),
    .din2(W_V_19_reg_548),
    .din3(W_V_20_reg_538),
    .din4(W_V_21_reg_528),
    .din5(W_V_22_reg_518),
    .din6(W_V_23_reg_508),
    .din7(W_V_24_reg_498),
    .din8(W_V_25_reg_488),
    .din9(W_V_26_reg_478),
    .din10(W_V_27_reg_468),
    .din11(W_V_28_reg_458),
    .din12(W_V_29_reg_448),
    .din13(W_V_30_reg_438),
    .din14(W_V_13_fu_384),
    .din15(W_V_16_reg_578),
    .din16(i_V_reg_588),
    .dout(W_V_94_fu_2686_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        res_preg <= 384'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            res_preg <= tmp_fu_3955_p49;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_16_reg_578 <= W_V_49_reg_1941;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_16_reg_578 <= W_V_fu_324;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_17_reg_568 <= W_V_50_reg_1890;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_17_reg_568 <= x_V_fu_328;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_18_reg_558 <= W_V_51_reg_1839;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_18_reg_558 <= W_V_1_fu_332;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_19_reg_548 <= W_V_52_reg_1788;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_19_reg_548 <= W_V_2_fu_336;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_20_reg_538 <= W_V_53_reg_1737;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_20_reg_538 <= W_V_3_fu_340;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_21_reg_528 <= W_V_54_reg_1686;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_21_reg_528 <= W_V_4_fu_344;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_22_reg_518 <= W_V_55_reg_1635;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_22_reg_518 <= W_V_5_fu_348;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_23_reg_508 <= W_V_56_reg_1584;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_23_reg_508 <= W_V_6_fu_352;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_24_reg_498 <= W_V_57_reg_1533;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_24_reg_498 <= W_V_7_fu_356;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_25_reg_488 <= W_V_58_reg_1482;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_25_reg_488 <= W_V_8_fu_360;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_26_reg_478 <= W_V_59_reg_1431;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_26_reg_478 <= W_V_9_fu_364;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_27_reg_468 <= W_V_60_reg_1380;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_27_reg_468 <= W_V_10_fu_368;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_28_reg_458 <= W_V_61_reg_1329;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_28_reg_458 <= W_V_11_fu_372;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_29_reg_448 <= W_V_62_reg_1278;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_29_reg_448 <= W_V_12_fu_376;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        W_V_30_reg_438 <= W_V_63_reg_1227;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        W_V_30_reg_438 <= x_V_1_fu_380;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_49_reg_1941 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_49_reg_1941 <= W_V_16_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_50_reg_1890 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_50_reg_1890 <= W_V_17_reg_568;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_51_reg_1839 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_51_reg_1839 <= W_V_18_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_52_reg_1788 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_52_reg_1788 <= W_V_19_reg_548;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_53_reg_1737 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_53_reg_1737 <= W_V_20_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_54_reg_1686 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_54_reg_1686 <= W_V_21_reg_528;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_55_reg_1635 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_55_reg_1635 <= W_V_22_reg_518;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_56_reg_1584 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_56_reg_1584 <= W_V_23_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_57_reg_1533 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_57_reg_1533 <= W_V_24_reg_498;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_58_reg_1482 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_58_reg_1482 <= W_V_25_reg_488;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_59_reg_1431 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_59_reg_1431 <= W_V_26_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_60_reg_1380 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_60_reg_1380 <= W_V_27_reg_468;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_61_reg_1329 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_61_reg_1329 <= W_V_28_reg_458;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))))) begin
        W_V_62_reg_1278 <= W_V_29_reg_448;
    end else if (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))) begin
        W_V_62_reg_1278 <= W_V_94_fu_2686_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd14) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd15) & (icmp_ln1073_2_fu_2674_p2 == 1'd0))))) begin
        W_V_63_reg_1227 <= W_V_94_fu_2686_p18;
    end else if ((((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd2) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd3) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd4) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd5) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd6) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd7) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd8) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd9) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd10) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd11) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd12) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)) | ((icmp_ln1073_reg_4460 == 1'd0) & (ap_phi_mux_i_V_phi_fu_592_p4 == 4'd13) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln1073_2_fu_2674_p2 == 1'd0)))) begin
        W_V_63_reg_1227 <= W_V_30_reg_438;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_64_reg_2171 <= W_V_16_reg_578;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_64_reg_2171 <= ap_phi_mux_W_V_33_phi_fu_1192_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_65_reg_2159 <= W_V_17_reg_568;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_65_reg_2159 <= ap_phi_mux_W_V_34_phi_fu_1154_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_66_reg_2147 <= W_V_18_reg_558;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_66_reg_2147 <= ap_phi_mux_W_V_35_phi_fu_1116_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_67_reg_2135 <= W_V_19_reg_548;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_67_reg_2135 <= ap_phi_mux_W_V_36_phi_fu_1078_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_68_reg_2123 <= W_V_20_reg_538;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_68_reg_2123 <= ap_phi_mux_W_V_37_phi_fu_1040_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_69_reg_2111 <= W_V_21_reg_528;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_69_reg_2111 <= ap_phi_mux_W_V_38_phi_fu_1002_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_70_reg_2099 <= W_V_22_reg_518;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_70_reg_2099 <= ap_phi_mux_W_V_39_phi_fu_964_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_71_reg_2087 <= W_V_23_reg_508;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_71_reg_2087 <= ap_phi_mux_W_V_40_phi_fu_926_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_72_reg_2075 <= W_V_24_reg_498;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_72_reg_2075 <= ap_phi_mux_W_V_41_phi_fu_888_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_73_reg_2063 <= W_V_25_reg_488;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_73_reg_2063 <= ap_phi_mux_W_V_42_phi_fu_850_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_74_reg_2051 <= W_V_26_reg_478;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_74_reg_2051 <= ap_phi_mux_W_V_43_phi_fu_812_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_75_reg_2039 <= W_V_27_reg_468;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_75_reg_2039 <= ap_phi_mux_W_V_44_phi_fu_774_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_76_reg_2027 <= W_V_28_reg_458;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_76_reg_2027 <= ap_phi_mux_W_V_45_phi_fu_736_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_77_reg_2015 <= W_V_29_reg_448;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_77_reg_2015 <= ap_phi_mux_W_V_46_phi_fu_698_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_78_reg_2003 <= W_V_30_reg_438;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_78_reg_2003 <= ap_phi_mux_W_V_47_phi_fu_660_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            W_V_79_reg_1992 <= add_ln232_2_fu_2776_p2;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            W_V_79_reg_1992 <= ap_phi_mux_W_V_48_phi_fu_622_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if (((icmp_ln1073_reg_4460 == 1'd0) & (icmp_ln1073_2_fu_2674_p2 == 1'd1))) begin
            Wt_V_reg_2183 <= add_ln232_2_fu_2776_p2;
        end else if ((icmp_ln1073_reg_4460 == 1'd1)) begin
            Wt_V_reg_2183 <= Wt_V_2_fu_2810_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        cmp_i_i105930_reg_426 <= icmp_ln1069_reg_4637;
    end else if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cmp_i_i105930_reg_426 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i123413_fu_236 <= 64'd10282925794625328401;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_i123413_fu_236 <= select_ln1065_2_fu_3205_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i151394_fu_240 <= 64'd7436329637833083697;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_i_i151394_fu_240 <= select_ln1065_3_reg_4553;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i179375_fu_244 <= 64'd1526699215303891257;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_i179375_fu_244 <= select_ln1065_4_fu_3219_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i207356_fu_248 <= 64'd10473403895298186519;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_i207356_fu_248 <= select_ln1065_5_fu_3227_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i235337_fu_252 <= 64'd7105036623409894663;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_i235337_fu_252 <= select_ln1065_6_fu_3234_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i263318_fu_256 <= 64'd14680500436340154072;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv3_i_i263318_fu_256 <= select_ln1065_7_reg_4558;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i82451_fu_228 <= 64'd5167115440072839076;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_i82451_fu_228 <= select_ln1065_fu_3191_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        conv3_i_i95432_fu_232 <= 64'd15784041429090275239;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_i95432_fu_232 <= select_ln1065_1_fu_3198_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_V_4_fu_320 <= 8'd0;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        counter_V_4_fu_320 <= counter_V_6_fu_3339_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_V_fu_284 <= 7'd0;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        counter_V_fu_284 <= trunc_ln155_fu_3347_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_V_reg_588 <= add_ln886_reg_4501;
    end else if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_V_reg_588 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_1_fu_2546_p2 == 1'd0) & (icmp_ln1073_fu_2435_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        kamilITER_V_2_reg_608 <= 4'd1;
    end else if (((icmp_ln1073_1_reg_4474 == 1'd1) & (icmp_ln1073_reg_4460 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        kamilITER_V_2_reg_608 <= kamilITER_V_1_fu_2797_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                kamilITER_V_fu_392[0] <= 1'b0;
        kamilITER_V_fu_392[1] <= 1'b0;
        kamilITER_V_fu_392[2] <= 1'b0;
        kamilITER_V_fu_392[3] <= 1'b0;
    end else if (((icmp_ln1073_reg_4460 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                kamilITER_V_fu_392[3 : 0] <= zext_ln155_fu_2806_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_1_fu_264 <= 64'd7436329637833083697;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rhs_V_1_fu_264 <= l_V_5_reg_4575;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_2_fu_268 <= 64'd1526699215303891257;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rhs_V_2_fu_268 <= l_V_4_fu_3286_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_3_fu_272 <= 64'd10473403895298186519;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rhs_V_3_fu_272 <= l_V_3_fu_3301_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_4_fu_276 <= 64'd7105036623409894663;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rhs_V_4_fu_276 <= l_V_2_fu_3316_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_5_fu_280 <= 64'd14680500436340154072;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        rhs_V_5_fu_280 <= l_V_reg_4624;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rhs_V_fu_260 <= 64'd10282925794625328401;
    end else if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rhs_V_fu_260 <= l_V_6_fu_3255_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        run_fu_396 <= 1'd1;
    end else if (((icmp_ln1073_reg_4460 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        run_fu_396 <= run_1_fu_2852_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_1_fu_2546_p2 == 1'd0) & (icmp_ln1073_fu_2435_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_Wt_V_3_in_reg_599 <= blk_strm1_dout;
    end else if (((icmp_ln1073_1_reg_4474 == 1'd1) & (icmp_ln1073_reg_4460 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_Wt_V_3_in_reg_599 <= p_Result_s_fu_2791_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        T1_V_reg_4547 <= T1_V_fu_3000_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1239_fu_3363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        W_V_10_fu_368 <= W_V_75_reg_2039;
        W_V_11_fu_372 <= W_V_76_reg_2027;
        W_V_12_fu_376 <= W_V_77_reg_2015;
        W_V_13_fu_384 <= W_V_79_reg_1992;
        W_V_1_fu_332 <= W_V_66_reg_2147;
        W_V_2_fu_336 <= W_V_67_reg_2135;
        W_V_3_fu_340 <= W_V_68_reg_2123;
        W_V_4_fu_344 <= W_V_69_reg_2111;
        W_V_5_fu_348 <= W_V_70_reg_2099;
        W_V_6_fu_352 <= W_V_71_reg_2087;
        W_V_7_fu_356 <= W_V_72_reg_2075;
        W_V_8_fu_360 <= W_V_73_reg_2063;
        W_V_9_fu_364 <= W_V_74_reg_2051;
        W_V_fu_324 <= W_V_64_reg_2171;
        a_V_fu_288 <= a_V_4_fu_3139_p2;
        b_V_fu_292 <= a_V_5_reg_4403;
        c_V_fu_296 <= b_V_4_reg_4416;
        d_V_fu_300 <= c_V_4_reg_4424;
        e_V_fu_304 <= e_V_4_fu_3129_p2;
        f_V_fu_308 <= e_V_5_reg_4432;
        g_V_fu_312 <= f_V_4_reg_4446;
        h_V_fu_316 <= g_V_4_reg_4453;
        x_V_1_fu_380 <= W_V_78_reg_2003;
        x_V_fu_328 <= W_V_65_reg_2159;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        a_V_5_reg_4403 <= a_V_5_fu_2377_p3;
        b_V_4_reg_4416 <= b_V_4_fu_2385_p3;
        c_V_4_reg_4424 <= c_V_4_fu_2393_p3;
        e_V_5_reg_4432 <= e_V_5_fu_2401_p3;
        f_V_4_reg_4446 <= f_V_4_fu_2409_p3;
        g_V_4_reg_4453 <= g_V_4_fu_2417_p3;
        icmp_ln1073_reg_4460 <= icmp_ln1073_fu_2435_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_4460 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln886_reg_4501 <= add_ln886_fu_2680_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln1069_reg_4637 <= icmp_ln1069_fu_3351_p2;
        l_V_2_reg_4612 <= l_V_2_fu_3316_p3;
        l_V_3_reg_4600 <= l_V_3_fu_3301_p3;
        l_V_4_reg_4588 <= l_V_4_fu_3286_p3;
        l_V_5_reg_4575 <= l_V_5_fu_3270_p3;
        l_V_6_reg_4563 <= l_V_6_fu_3255_p3;
        l_V_reg_4624 <= l_V_fu_3331_p3;
        select_ln1065_3_reg_4553 <= select_ln1065_3_fu_3212_p3;
        select_ln1065_7_reg_4558 <= select_ln1065_7_fu_3241_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_2435_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln1073_1_reg_4474 <= icmp_ln1073_1_fu_2546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_1_fu_2546_p2 == 1'd1) & (icmp_ln1073_fu_2435_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        lshr_ln674_reg_4488 <= lshr_ln674_fu_2664_p2;
        sub_ln674_3_reg_4483 <= sub_ln674_3_fu_2654_p2;
        trunc_ln1234_reg_4493 <= trunc_ln1234_fu_2670_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (icmp_ln1073_1_fu_2546_p2 == 1'd0) & (icmp_ln1073_fu_2435_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_s_fu_388 <= blk_strm1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_fu_2435_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ret_V_43_reg_4469 <= ret_V_43_fu_2525_p3;
        ret_V_reg_4464 <= ret_V_fu_2505_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        K_V28_ce0 = 1'b1;
    end else begin
        K_V28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_33_phi_fu_1192_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_33_phi_fu_1192_p32 = W_V_fu_324;
    end else begin
        ap_phi_mux_W_V_33_phi_fu_1192_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_34_phi_fu_1154_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_34_phi_fu_1154_p32 = x_V_fu_328;
    end else begin
        ap_phi_mux_W_V_34_phi_fu_1154_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_35_phi_fu_1116_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_35_phi_fu_1116_p32 = W_V_1_fu_332;
    end else begin
        ap_phi_mux_W_V_35_phi_fu_1116_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_36_phi_fu_1078_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_36_phi_fu_1078_p32 = W_V_2_fu_336;
    end else begin
        ap_phi_mux_W_V_36_phi_fu_1078_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_37_phi_fu_1040_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_37_phi_fu_1040_p32 = W_V_3_fu_340;
    end else begin
        ap_phi_mux_W_V_37_phi_fu_1040_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_38_phi_fu_1002_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_38_phi_fu_1002_p32 = W_V_4_fu_344;
    end else begin
        ap_phi_mux_W_V_38_phi_fu_1002_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_39_phi_fu_964_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_39_phi_fu_964_p32 = W_V_5_fu_348;
    end else begin
        ap_phi_mux_W_V_39_phi_fu_964_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_40_phi_fu_926_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_40_phi_fu_926_p32 = W_V_6_fu_352;
    end else begin
        ap_phi_mux_W_V_40_phi_fu_926_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_41_phi_fu_888_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_41_phi_fu_888_p32 = W_V_7_fu_356;
    end else begin
        ap_phi_mux_W_V_41_phi_fu_888_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_42_phi_fu_850_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_42_phi_fu_850_p32 = W_V_8_fu_360;
    end else begin
        ap_phi_mux_W_V_42_phi_fu_850_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_43_phi_fu_812_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_43_phi_fu_812_p32 = W_V_9_fu_364;
    end else begin
        ap_phi_mux_W_V_43_phi_fu_812_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_44_phi_fu_774_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_44_phi_fu_774_p32 = W_V_10_fu_368;
    end else begin
        ap_phi_mux_W_V_44_phi_fu_774_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_45_phi_fu_736_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_45_phi_fu_736_p32 = W_V_11_fu_372;
    end else begin
        ap_phi_mux_W_V_45_phi_fu_736_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_46_phi_fu_698_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_46_phi_fu_698_p32 = W_V_12_fu_376;
    end else begin
        ap_phi_mux_W_V_46_phi_fu_698_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_47_phi_fu_660_p32 = p_Result_16_fu_2814_p1;
    end else if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_47_phi_fu_660_p32 = x_V_1_fu_380;
    end else begin
        ap_phi_mux_W_V_47_phi_fu_660_p32 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_phi_mux_W_V_48_phi_fu_622_p32 = W_V_13_fu_384;
    end else if (((icmp_ln1073_reg_4460 == 1'd1) & (trunc_ln1266_fu_2834_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_W_V_48_phi_fu_622_p32 = p_Result_16_fu_2814_p1;
    end else begin
        ap_phi_mux_W_V_48_phi_fu_622_p32 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1073_1_reg_4474 == 1'd1) & (icmp_ln1073_reg_4460 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_kamilITER_V_2_phi_fu_612_p4 = kamilITER_V_1_fu_2797_p2;
    end else begin
        ap_phi_mux_kamilITER_V_2_phi_fu_612_p4 = kamilITER_V_2_reg_608;
    end
end

always @ (*) begin
    if (((icmp_ln1073_1_reg_4474 == 1'd1) & (icmp_ln1073_reg_4460 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_phi_mux_tmp_Wt_V_3_in_phi_fu_602_p4 = p_Result_s_fu_2791_p2;
    end else begin
        ap_phi_mux_tmp_Wt_V_3_in_phi_fu_602_p4 = tmp_Wt_V_3_in_reg_599;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1073_1_fu_2546_p2 == 1'd0) & (icmp_ln1073_fu_2435_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        blk_strm1_blk_n = blk_strm1_empty_n;
    end else begin
        blk_strm1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (1'b1 == ap_CS_fsm_state2) & (ap_predicate_op136_read_state2 == 1'b1)) | (~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        blk_strm1_read = 1'b1;
    end else begin
        blk_strm1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        res = tmp_fu_3955_p49;
    end else begin
        res = res_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln1073_reg_4460 == 1'd1) | (icmp_ln1073_2_fu_2674_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((or_ln1239_fu_3363_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_fu_2582_p2 = (zext_ln598_1_fu_2578_p1 + 10'd64);

assign K_V28_address0 = zext_ln587_fu_2871_p1;

assign Lo_fu_2564_p4 = {{{trunc_ln598_fu_2560_p1}, {3'd0}}, {trunc_ln598_fu_2560_p1}};

assign T1_V_fu_3000_p2 = (add_ln232_5_fu_2994_p2 + add_ln232_3_fu_2974_p2);

assign Wt_V_2_fu_2810_p1 = ap_phi_mux_tmp_Wt_V_3_in_phi_fu_602_p4[63:0];

assign a_V_4_fu_3139_p2 = (add_ln232_8_fu_3134_p2 + ret_V_40_fu_3115_p2);

assign a_V_5_fu_2377_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i263318_fu_256 : a_V_fu_288);

assign add_ln232_10_fu_3156_p2 = (a_V_4_fu_3139_p2 + conv3_i_i263318_fu_256);

assign add_ln232_11_fu_3161_p2 = (a_V_5_reg_4403 + conv3_i_i235337_fu_252);

assign add_ln232_12_fu_3165_p2 = (b_V_4_reg_4416 + conv3_i_i207356_fu_248);

assign add_ln232_13_fu_3169_p2 = (c_V_4_reg_4424 + conv3_i_i179375_fu_244);

assign add_ln232_14_fu_3174_p2 = (e_V_4_fu_3129_p2 + conv3_i_i151394_fu_240);

assign add_ln232_15_fu_3179_p2 = (e_V_5_reg_4432 + conv3_i_i123413_fu_236);

assign add_ln232_16_fu_3183_p2 = (f_V_4_reg_4446 + conv3_i_i95432_fu_232);

assign add_ln232_17_fu_3187_p2 = (g_V_4_reg_4453 + conv3_i_i82451_fu_228);

assign add_ln232_1_fu_2771_p2 = (W_V_8_fu_360 + xor_ln1545_3_fu_2761_p2);

assign add_ln232_2_fu_2776_p2 = (add_ln232_1_fu_2771_p2 + add_ln232_fu_2767_p2);

assign add_ln232_3_fu_2974_p2 = (K_V28_q0 + ret_V_33_fu_2968_p2);

assign add_ln232_4_fu_2988_p2 = (select_ln1241_fu_2980_p3 + ret_V_30_fu_2948_p2);

assign add_ln232_5_fu_2994_p2 = (add_ln232_4_fu_2988_p2 + Wt_V_reg_2183);

assign add_ln232_8_fu_3134_p2 = (ret_V_37_fu_3096_p2 + T1_V_reg_4547);

assign add_ln232_fu_2767_p2 = (ret_V_reg_4464 + W_V_fu_324);

assign add_ln886_fu_2680_p2 = (i_V_reg_588 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((blk_strm1_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((blk_strm1_empty_n == 1'b0) & (ap_predicate_op136_read_state2 == 1'b1));
end

assign ap_phi_mux_i_V_phi_fu_592_p4 = i_V_reg_588;

always @ (*) begin
    ap_predicate_op136_read_state2 = ((icmp_ln1073_1_fu_2546_p2 == 1'd0) & (icmp_ln1073_fu_2435_p2 == 1'd1));
end

assign b_V_4_fu_2385_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i235337_fu_252 : b_V_fu_292);

assign c_V_4_fu_2393_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i207356_fu_248 : c_V_fu_296);

assign counter_V_5_fu_3145_p2 = (counter_V_4_fu_320 + 8'd1);

assign counter_V_6_fu_3339_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? 8'd0 : counter_V_5_fu_3145_p2);

assign e_V_4_fu_3129_p2 = (T1_V_reg_4547 + select_ln1241_6_fu_3121_p3);

assign e_V_5_fu_2401_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i151394_fu_240 : e_V_fu_304);

assign empty_50_fu_3559_p1 = l_V_reg_4624[7:0];

assign empty_51_fu_3625_p1 = l_V_2_reg_4612[7:0];

assign empty_52_fu_3691_p1 = l_V_3_reg_4600[7:0];

assign empty_53_fu_3757_p1 = l_V_4_reg_4588[7:0];

assign empty_54_fu_3823_p1 = l_V_5_reg_4575[7:0];

assign empty_55_fu_3889_p1 = l_V_6_reg_4563[7:0];

assign f_V_4_fu_2409_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i123413_fu_236 : f_V_fu_308);

assign g_V_4_fu_2417_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i95432_fu_232 : g_V_fu_312);

assign icmp_ln1065_fu_3150_p2 = ((counter_V_5_fu_3145_p2 == 8'd80) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_3351_p2 = ((counter_V_6_fu_3339_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_1_fu_2546_p2 = ((tmp_13_fu_2536_p4 == 61'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_2_fu_2674_p2 = ((i_V_reg_588 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_2435_p2 = ((tmp_12_fu_2425_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_fu_2592_p2 = ((zext_ln598_fu_2574_p1 > zext_ln1108_fu_2588_p1) ? 1'b1 : 1'b0);

assign kamilITER_V_1_fu_2797_p2 = (trunc_ln1234_reg_4493 + 4'd1);

assign l_V_2_fu_3316_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_11_fu_3161_p2 : select_ln1241_10_fu_3309_p3);

assign l_V_3_fu_3301_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_12_fu_3165_p2 : select_ln1241_9_fu_3294_p3);

assign l_V_4_fu_3286_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_13_fu_3169_p2 : select_ln1241_8_fu_3278_p3);

assign l_V_5_fu_3270_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_14_fu_3174_p2 : select_ln1241_7_fu_3263_p3);

assign l_V_6_fu_3255_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_15_fu_3179_p2 : select_ln124112_fu_3248_p3);

assign l_V_fu_3331_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_10_fu_3156_p2 : select_ln1241_11_fu_3324_p3);

assign lshr_ln1739_1_fu_2739_p4 = {{x_V_fu_328[63:1]}};

assign lshr_ln674_1_fu_2785_p2 = 520'd3432398830065304857490950399540696608634717650071652704697231729592771591698828026061279820330727277488648155695740429018560993999858321906287014145557528575 >> zext_ln674_2_fu_2782_p1;

assign lshr_ln674_fu_2664_p2 = select_ln674_1_fu_2638_p3 >> zext_ln674_1_fu_2660_p1;

assign lshr_ln_fu_2726_p4 = {{x_V_fu_328[63:7]}};

assign or_ln1239_fu_3363_p2 = (xor_ln1069_fu_3357_p2 | run_fu_396);

assign or_ln_fu_2748_p3 = {{trunc_ln1739_3_fu_2723_p1}, {lshr_ln1739_1_fu_2739_p4}};

assign p_0_0319_1_i1_fu_3703_p4 = {{l_V_3_reg_4600[15:8]}};

assign p_0_0319_1_i2_fu_3769_p4 = {{l_V_4_reg_4588[15:8]}};

assign p_0_0319_1_i3_fu_3637_p4 = {{l_V_2_reg_4612[15:8]}};

assign p_0_0319_1_i4_fu_3835_p4 = {{l_V_5_reg_4575[15:8]}};

assign p_0_0319_1_i5_fu_3901_p4 = {{l_V_6_reg_4563[15:8]}};

assign p_0_0319_1_i_fu_3571_p4 = {{l_V_reg_4624[15:8]}};

assign p_0_0319_2_i1_fu_3721_p4 = {{l_V_3_reg_4600[23:16]}};

assign p_0_0319_2_i2_fu_3787_p4 = {{l_V_4_reg_4588[23:16]}};

assign p_0_0319_2_i3_fu_3853_p4 = {{l_V_5_reg_4575[23:16]}};

assign p_0_0319_2_i4_fu_3919_p4 = {{l_V_6_reg_4563[23:16]}};

assign p_0_0319_2_i5_fu_3655_p4 = {{l_V_2_reg_4612[23:16]}};

assign p_0_0319_2_i_fu_3589_p4 = {{l_V_reg_4624[23:16]}};

assign p_0_0319_3_i1_fu_3739_p4 = {{l_V_3_reg_4600[31:24]}};

assign p_0_0319_3_i2_fu_3805_p4 = {{l_V_4_reg_4588[31:24]}};

assign p_0_0319_3_i3_fu_3871_p4 = {{l_V_5_reg_4575[31:24]}};

assign p_0_0319_3_i4_fu_3937_p4 = {{l_V_6_reg_4563[31:24]}};

assign p_0_0319_3_i7_fu_3673_p4 = {{l_V_2_reg_4612[31:24]}};

assign p_0_0319_3_i_fu_3607_p4 = {{l_V_reg_4624[31:24]}};

assign p_0_0319_4_i1_fu_3748_p4 = {{l_V_3_reg_4600[39:32]}};

assign p_0_0319_4_i2_fu_3814_p4 = {{l_V_4_reg_4588[39:32]}};

assign p_0_0319_4_i3_fu_3880_p4 = {{l_V_5_reg_4575[39:32]}};

assign p_0_0319_4_i4_fu_3946_p4 = {{l_V_6_reg_4563[39:32]}};

assign p_0_0319_4_i8_fu_3682_p4 = {{l_V_2_reg_4612[39:32]}};

assign p_0_0319_4_i_fu_3616_p4 = {{l_V_reg_4624[39:32]}};

assign p_0_0319_5_i1_fu_3730_p4 = {{l_V_3_reg_4600[47:40]}};

assign p_0_0319_5_i2_fu_3796_p4 = {{l_V_4_reg_4588[47:40]}};

assign p_0_0319_5_i3_fu_3862_p4 = {{l_V_5_reg_4575[47:40]}};

assign p_0_0319_5_i4_fu_3928_p4 = {{l_V_6_reg_4563[47:40]}};

assign p_0_0319_5_i6_fu_3664_p4 = {{l_V_2_reg_4612[47:40]}};

assign p_0_0319_5_i_fu_3598_p4 = {{l_V_reg_4624[47:40]}};

assign p_0_0319_6_i1_fu_3712_p4 = {{l_V_3_reg_4600[55:48]}};

assign p_0_0319_6_i2_fu_3778_p4 = {{l_V_4_reg_4588[55:48]}};

assign p_0_0319_6_i3_fu_3844_p4 = {{l_V_5_reg_4575[55:48]}};

assign p_0_0319_6_i4_fu_3646_p4 = {{l_V_2_reg_4612[55:48]}};

assign p_0_0319_6_i5_fu_3910_p4 = {{l_V_6_reg_4563[55:48]}};

assign p_0_0319_6_i_fu_3580_p4 = {{l_V_reg_4624[55:48]}};

assign p_0_0319_7_i1_fu_3694_p4 = {{l_V_3_reg_4600[63:56]}};

assign p_0_0319_7_i2_fu_3628_p4 = {{l_V_2_reg_4612[63:56]}};

assign p_0_0319_7_i3_fu_3760_p4 = {{l_V_4_reg_4588[63:56]}};

assign p_0_0319_7_i4_fu_3826_p4 = {{l_V_5_reg_4575[63:56]}};

assign p_0_0319_7_i5_fu_3892_p4 = {{l_V_6_reg_4563[63:56]}};

assign p_0_0319_7_i_fu_3562_p4 = {{l_V_reg_4624[63:56]}};

assign p_Result_16_fu_2814_p1 = ap_phi_mux_tmp_Wt_V_3_in_phi_fu_602_p4[63:0];

assign p_Result_s_fu_2791_p2 = (lshr_ln674_reg_4488 & lshr_ln674_1_fu_2785_p2);

assign r_V_10_fu_2485_p4 = {{x_V_1_fu_380[63:6]}};

assign r_V_11_fu_2958_p2 = (e_V_5_reg_4432 ^ 64'd18446744073709551615);

assign r_V_2_fu_2511_p4 = {{x_V_fu_328[63:8]}};

assign r_V_3_fu_2882_p4 = {{e_V_5_reg_4432[63:14]}};

assign r_V_4_fu_2902_p4 = {{e_V_5_reg_4432[63:18]}};

assign r_V_5_fu_2922_p4 = {{e_V_5_reg_4432[63:41]}};

assign r_V_6_fu_3030_p4 = {{a_V_5_reg_4403[63:28]}};

assign r_V_7_fu_3050_p4 = {{a_V_5_reg_4403[63:34]}};

assign r_V_8_fu_3070_p4 = {{a_V_5_reg_4403[63:39]}};

assign r_V_fu_2441_p4 = {{x_V_1_fu_380[63:19]}};

assign r_V_s_fu_2463_p4 = {{x_V_1_fu_380[63:61]}};

assign ret_V_30_fu_2948_p2 = (xor_ln1545_4_fu_2942_p2 ^ ret_V_46_fu_2934_p3);

assign ret_V_33_fu_2968_p2 = (ret_V_48_fu_2963_p2 ^ ret_V_47_fu_2954_p2);

assign ret_V_37_fu_3096_p2 = (xor_ln1545_7_fu_3090_p2 ^ ret_V_51_fu_3082_p3);

assign ret_V_40_fu_3115_p2 = (ret_V_53_fu_3111_p2 ^ ret_V_52_fu_3106_p2);

assign ret_V_41_fu_2455_p3 = {{trunc_ln1739_fu_2451_p1}, {r_V_fu_2441_p4}};

assign ret_V_42_fu_2477_p3 = {{trunc_ln1739_1_fu_2473_p1}, {r_V_s_fu_2463_p4}};

assign ret_V_43_fu_2525_p3 = {{trunc_ln1739_2_fu_2521_p1}, {r_V_2_fu_2511_p4}};

assign ret_V_44_fu_2894_p3 = {{trunc_ln1739_4_fu_2891_p1}, {r_V_3_fu_2882_p4}};

assign ret_V_45_fu_2914_p3 = {{trunc_ln1739_5_fu_2911_p1}, {r_V_4_fu_2902_p4}};

assign ret_V_46_fu_2934_p3 = {{trunc_ln1739_6_fu_2931_p1}, {r_V_5_fu_2922_p4}};

assign ret_V_47_fu_2954_p2 = (f_V_4_reg_4446 & e_V_5_reg_4432);

assign ret_V_48_fu_2963_p2 = (r_V_11_fu_2958_p2 & g_V_4_reg_4453);

assign ret_V_49_fu_3042_p3 = {{trunc_ln1739_7_fu_3039_p1}, {r_V_6_fu_3030_p4}};

assign ret_V_50_fu_3062_p3 = {{trunc_ln1739_8_fu_3059_p1}, {r_V_7_fu_3050_p4}};

assign ret_V_51_fu_3082_p3 = {{trunc_ln1739_9_fu_3079_p1}, {r_V_8_fu_3070_p4}};

assign ret_V_52_fu_3106_p2 = (xor_ln1545_9_fu_3102_p2 & a_V_5_reg_4403);

assign ret_V_53_fu_3111_p2 = (c_V_4_reg_4424 & b_V_4_reg_4416);

assign ret_V_fu_2505_p2 = (xor_ln1545_fu_2499_p2 ^ ret_V_41_fu_2455_p3);

assign run_1_fu_2852_p2 = (xor_ln1267_fu_2846_p2 & run_fu_396);

assign select_ln1065_1_fu_3198_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_16_fu_3183_p2 : conv3_i_i95432_fu_232);

assign select_ln1065_2_fu_3205_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_15_fu_3179_p2 : conv3_i_i123413_fu_236);

assign select_ln1065_3_fu_3212_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_14_fu_3174_p2 : conv3_i_i151394_fu_240);

assign select_ln1065_4_fu_3219_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_13_fu_3169_p2 : conv3_i_i179375_fu_244);

assign select_ln1065_5_fu_3227_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_12_fu_3165_p2 : conv3_i_i207356_fu_248);

assign select_ln1065_6_fu_3234_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_11_fu_3161_p2 : conv3_i_i235337_fu_252);

assign select_ln1065_7_fu_3241_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_10_fu_3156_p2 : conv3_i_i263318_fu_256);

assign select_ln1065_fu_3191_p3 = ((icmp_ln1065_fu_3150_p2[0:0] == 1'b1) ? add_ln232_17_fu_3187_p2 : conv3_i_i82451_fu_228);

assign select_ln124112_fu_3248_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i123413_fu_236 : rhs_V_fu_260);

assign select_ln1241_10_fu_3309_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i235337_fu_252 : rhs_V_4_fu_276);

assign select_ln1241_11_fu_3324_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i263318_fu_256 : rhs_V_5_fu_280);

assign select_ln1241_6_fu_3121_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i179375_fu_244 : d_V_fu_300);

assign select_ln1241_7_fu_3263_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i151394_fu_240 : rhs_V_1_fu_264);

assign select_ln1241_8_fu_3278_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i179375_fu_244 : rhs_V_2_fu_268);

assign select_ln1241_9_fu_3294_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i207356_fu_248 : rhs_V_3_fu_272);

assign select_ln1241_fu_2980_p3 = ((cmp_i_i105930_reg_426[0:0] == 1'b1) ? conv3_i_i82451_fu_228 : h_V_fu_316);

assign select_ln674_1_fu_2638_p3 = ((icmp_ln674_fu_2592_p2[0:0] == 1'b1) ? tmp_14_fu_2602_p4 : p_Val2_s_fu_388);

assign select_ln674_2_fu_2646_p3 = ((icmp_ln674_fu_2592_p2[0:0] == 1'b1) ? sub_ln674_1_fu_2618_p2 : zext_ln674_fu_2598_p1);

assign select_ln674_fu_2630_p3 = ((icmp_ln674_fu_2592_p2[0:0] == 1'b1) ? sub_ln674_fu_2612_p2 : sub_ln674_2_fu_2624_p2);

assign sub_ln674_1_fu_2618_p2 = ($signed(10'd519) - $signed(zext_ln674_fu_2598_p1));

assign sub_ln674_2_fu_2624_p2 = (Hi_fu_2582_p2 - zext_ln674_fu_2598_p1);

assign sub_ln674_3_fu_2654_p2 = ($signed(10'd519) - $signed(select_ln674_fu_2630_p3));

assign sub_ln674_fu_2612_p2 = (zext_ln674_fu_2598_p1 - Hi_fu_2582_p2);

assign tmp_12_fu_2425_p4 = {{counter_V_4_fu_320[7:4]}};

assign tmp_13_fu_2536_p4 = {{kamilITER_V_fu_392[63:3]}};

integer ap_tvar_int_0;

always @ (p_Val2_s_fu_388) begin
    for (ap_tvar_int_0 = 520 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 519 - 0) begin
            tmp_14_fu_2602_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_14_fu_2602_p4[ap_tvar_int_0] = p_Val2_s_fu_388[519 - ap_tvar_int_0];
        end
    end
end

assign tmp_16_fu_2838_p3 = ap_phi_mux_tmp_Wt_V_3_in_phi_fu_602_p4[32'd64];

assign tmp_fu_3955_p49 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{empty_55_fu_3889_p1}, {p_0_0319_1_i5_fu_3901_p4}}, {p_0_0319_2_i4_fu_3919_p4}}, {p_0_0319_3_i4_fu_3937_p4}}, {p_0_0319_4_i4_fu_3946_p4}}, {p_0_0319_5_i4_fu_3928_p4}}, {p_0_0319_6_i5_fu_3910_p4}}, {p_0_0319_7_i5_fu_3892_p4}}, {empty_54_fu_3823_p1}}, {p_0_0319_1_i4_fu_3835_p4}}, {p_0_0319_2_i3_fu_3853_p4}}, {p_0_0319_3_i3_fu_3871_p4}}, {p_0_0319_4_i3_fu_3880_p4}}, {p_0_0319_5_i3_fu_3862_p4}}, {p_0_0319_6_i3_fu_3844_p4}}, {p_0_0319_7_i4_fu_3826_p4}}, {empty_53_fu_3757_p1}}, {p_0_0319_1_i2_fu_3769_p4}}, {p_0_0319_2_i2_fu_3787_p4}}, {p_0_0319_3_i2_fu_3805_p4}}, {p_0_0319_4_i2_fu_3814_p4}}, {p_0_0319_5_i2_fu_3796_p4}}, {p_0_0319_6_i2_fu_3778_p4}}, {p_0_0319_7_i3_fu_3760_p4}}, {empty_52_fu_3691_p1}}, {p_0_0319_1_i1_fu_3703_p4}}, {p_0_0319_2_i1_fu_3721_p4}}, {p_0_0319_3_i1_fu_3739_p4}}, {p_0_0319_4_i1_fu_3748_p4}}, {p_0_0319_5_i1_fu_3730_p4}}, {p_0_0319_6_i1_fu_3712_p4}}, {p_0_0319_7_i1_fu_3694_p4}}, {empty_51_fu_3625_p1}}, {p_0_0319_1_i3_fu_3637_p4}}, {p_0_0319_2_i5_fu_3655_p4}}, {p_0_0319_3_i7_fu_3673_p4}}, {p_0_0319_4_i8_fu_3682_p4}}, {p_0_0319_5_i6_fu_3664_p4}}, {p_0_0319_6_i4_fu_3646_p4}}, {p_0_0319_7_i2_fu_3628_p4}}, {empty_50_fu_3559_p1}}, {p_0_0319_1_i_fu_3571_p4}}, {p_0_0319_2_i_fu_3589_p4}}, {p_0_0319_3_i_fu_3607_p4}}, {p_0_0319_4_i_fu_3616_p4}}, {p_0_0319_5_i_fu_3598_p4}}, {p_0_0319_6_i_fu_3580_p4}}, {p_0_0319_7_i_fu_3562_p4}};

assign trunc_ln1234_fu_2670_p1 = kamilITER_V_fu_392[3:0];

assign trunc_ln1266_fu_2834_p1 = counter_V_fu_284[3:0];

assign trunc_ln155_fu_3347_p1 = counter_V_6_fu_3339_p3[6:0];

assign trunc_ln1739_1_fu_2473_p1 = x_V_1_fu_380[60:0];

assign trunc_ln1739_2_fu_2521_p1 = x_V_fu_328[7:0];

assign trunc_ln1739_3_fu_2723_p1 = x_V_fu_328[0:0];

assign trunc_ln1739_4_fu_2891_p1 = e_V_5_reg_4432[13:0];

assign trunc_ln1739_5_fu_2911_p1 = e_V_5_reg_4432[17:0];

assign trunc_ln1739_6_fu_2931_p1 = e_V_5_reg_4432[40:0];

assign trunc_ln1739_7_fu_3039_p1 = a_V_5_reg_4403[27:0];

assign trunc_ln1739_8_fu_3059_p1 = a_V_5_reg_4403[33:0];

assign trunc_ln1739_9_fu_3079_p1 = a_V_5_reg_4403[38:0];

assign trunc_ln1739_fu_2451_p1 = x_V_1_fu_380[18:0];

assign trunc_ln598_fu_2560_p1 = kamilITER_V_fu_392[2:0];

assign xor_ln1069_fu_3357_p2 = (icmp_ln1069_fu_3351_p2 ^ 1'd1);

assign xor_ln1267_fu_2846_p2 = (tmp_16_fu_2838_p3 ^ 1'd1);

assign xor_ln1545_2_fu_2756_p2 = (zext_ln1739_fu_2735_p1 ^ ret_V_43_reg_4469);

assign xor_ln1545_3_fu_2761_p2 = (xor_ln1545_2_fu_2756_p2 ^ or_ln_fu_2748_p3);

assign xor_ln1545_4_fu_2942_p2 = (ret_V_45_fu_2914_p3 ^ ret_V_44_fu_2894_p3);

assign xor_ln1545_7_fu_3090_p2 = (ret_V_50_fu_3062_p3 ^ ret_V_49_fu_3042_p3);

assign xor_ln1545_9_fu_3102_p2 = (c_V_4_reg_4424 ^ b_V_4_reg_4416);

assign xor_ln1545_fu_2499_p2 = (zext_ln1739_1_fu_2495_p1 ^ ret_V_42_fu_2477_p3);

assign zext_ln1108_fu_2588_p1 = Hi_fu_2582_p2;

assign zext_ln155_fu_2806_p1 = ap_phi_mux_kamilITER_V_2_phi_fu_612_p4;

assign zext_ln1739_1_fu_2495_p1 = r_V_10_fu_2485_p4;

assign zext_ln1739_fu_2735_p1 = lshr_ln_fu_2726_p4;

assign zext_ln587_fu_2871_p1 = counter_V_fu_284;

assign zext_ln598_1_fu_2578_p1 = Lo_fu_2564_p4;

assign zext_ln598_fu_2574_p1 = Lo_fu_2564_p4;

assign zext_ln674_1_fu_2660_p1 = select_ln674_2_fu_2646_p3;

assign zext_ln674_2_fu_2782_p1 = sub_ln674_3_reg_4483;

assign zext_ln674_fu_2598_p1 = Lo_fu_2564_p4;

always @ (posedge ap_clk) begin
    kamilITER_V_fu_392[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //hmac_generateMsgScheduleOneTrip_384u_24
