<module name="CTRL_MODULE_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1" acronym="CTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1" offset="0x114" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MCASP1_SECDBG_EN" width="1" begin="26" end="26" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="25" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_SECDBG_EN" width="1" begin="22" end="22" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="21" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_SECDBG_EN" width="1" begin="16" end="16" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CT_TBR_SECDBG_EN" width="1" begin="13" end="13" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="DEBUGSS_SECDBG_EN" width="1" begin="12" end="12" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="EMIF_SECDBG_EN" width="1" begin="11" end="11" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISS_SECDBG_EN" width="1" begin="5" end="5" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="DSS_SECDBG_EN" width="1" begin="4" end="4" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="L3RAM1_SECDBG_EN" width="1" begin="3" end="3" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_SECDBG_EN" width="1" begin="0" end="0" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1" acronym="CTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_1" offset="0x118" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x1F" description="" range="" rwaccess="R"/>
    <bitfield id="MCASP1_SECLOCK_EN" width="1" begin="26" end="26" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="25" end="23" resetval="0x7" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_SECLOCK_EN" width="1" begin="22" end="22" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="21" end="17" resetval="0x1F" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_SECLOCK_EN" width="1" begin="16" end="16" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x3" description="" range="" rwaccess="R"/>
    <bitfield id="CT_TBR_SECLOCK_EN" width="1" begin="13" end="13" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="DEBUGSS_SECLOCK_EN" width="1" begin="12" end="12" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="EMIF_SECLOCK_EN" width="1" begin="11" end="11" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x1F" description="" range="" rwaccess="R"/>
    <bitfield id="ISS_SECLOCK_EN" width="1" begin="5" end="5" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="DSS_SECLOCK_EN" width="1" begin="4" end="4" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="L3RAM1_SECLOCK_EN" width="1" begin="3" end="3" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x3" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_SECLOCK_EN" width="1" begin="0" end="0" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_1, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_HW_FW_EXPORTED_VALUES_CONF" acronym="CTRL_CORE_L4_HW_FW_EXPORTED_VALUES_CONF" offset="0x11C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER3_AP_SECDBG_EN" width="1" begin="27" end="27" resetval="0x0" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER2_AP_SECDBG_EN" width="1" begin="25" end="25" resetval="0x0" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4WAKEUP_AP_SECDBG_EN" width="1" begin="23" end="23" resetval="0x0" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4CONFIG_AP_SECDBG_EN" width="1" begin="20" end="20" resetval="0x0" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER1_AP_SECDBG_EN" width="1" begin="16" end="16" resetval="0x0" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER3_AP_SECLOCK_EN" width="1" begin="11" end="11" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER2_AP_SECLOCK_EN" width="1" begin="9" end="9" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="L4WAKEUP_AP_SECLOCK_EN" width="1" begin="7" end="7" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="L4CONFIG_AP_SECLOCK_EN" width="1" begin="4" end="4" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER1_AP_SECLOCK_EN" width="1" begin="0" end="0" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit, different values can be exported to the corresponding L4 firewall. For more information, see table, in ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SEC_LOAD_FW_EXPORTED_VALUE" acronym="CTRL_CORE_SEC_LOAD_FW_EXPORTED_VALUE" offset="0x120" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_PER3_LOAD_FW_EXPORTED_VALUE_REQN" width="1" begin="5" end="5" resetval="0x0" description="LOAD FW exported values." range="" rwaccess="RW">
      <bitenum value="0" id="REQUESTED" token="L4_PER3_LOAD_FW_EXPORTED_VALUE_REQN_0" description="LOAD FW exported values currently requested"/>
      <bitenum value="1" id="LOADED" token="L4_PER3_LOAD_FW_EXPORTED_VALUE_REQN_1" description="FW exported values are LOADED"/>
    </bitfield>
    <bitfield id="L4_PER2_LOAD_FW_EXPORTED_VALUE_REQN" width="1" begin="4" end="4" resetval="0x0" description="LOAD FW exported values." range="" rwaccess="RW">
      <bitenum value="0" id="REQUESTED" token="L4_PER2_LOAD_FW_EXPORTED_VALUE_REQN_0" description="LOAD FW exported values currently requested"/>
      <bitenum value="1" id="LOADED" token="L4_PER2_LOAD_FW_EXPORTED_VALUE_REQN_1" description="FW exported values are LOADED"/>
    </bitfield>
    <bitfield id="L4_PER1_LOAD_FW_EXPORTED_VALUE_REQN" width="1" begin="3" end="3" resetval="0x0" description="LOAD FW exported values." range="" rwaccess="RW">
      <bitenum value="0" id="REQUESTED" token="L4_PER1_LOAD_FW_EXPORTED_VALUE_REQN_0" description="LOAD FW exported values currently requested"/>
      <bitenum value="1" id="LOADED" token="L4_PER1_LOAD_FW_EXPORTED_VALUE_REQN_1" description="FW exported values are LOADED"/>
    </bitfield>
    <bitfield id="L4_CONFIG_LOAD_FW_EXPORTED_VALUE_REQN" width="1" begin="2" end="2" resetval="0x0" description="LOAD FW exported values." range="" rwaccess="RW">
      <bitenum value="0" id="REQUESTED" token="L4_CONFIG_LOAD_FW_EXPORTED_VALUE_REQN_0" description="LOAD FW exported values currently requested"/>
      <bitenum value="1" id="LOADED" token="L4_CONFIG_LOAD_FW_EXPORTED_VALUE_REQN_1" description="FW exported values are LOADED"/>
    </bitfield>
    <bitfield id="L4_WAKEUP_LOAD_FW_EXPORTED_VALUE_REQN" width="1" begin="1" end="1" resetval="0x0" description="LOAD FW exported values." range="" rwaccess="RW">
      <bitenum value="0" id="REQUESTED" token="L4_WAKEUP_LOAD_FW_EXPORTED_VALUE_REQN_0" description="LOAD FW exported values currently requested"/>
      <bitenum value="1" id="LOADED" token="L4_WAKEUP_LOAD_FW_EXPORTED_VALUE_REQN_1" description="FW exported values are LOADED"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STATUS" acronym="CTRL_CORE_STATUS" offset="0x134" width="32" description="Control Module Status Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEVICE_TYPE" width="3" begin="8" end="6" resetval="0x3" description="Device type captured at reset time. Read 0x3 = General Purpose (GP)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SEC_ERR_STATUS_FUNC_1" acronym="CTRL_CORE_SEC_ERR_STATUS_FUNC_1" offset="0x148" width="32" description="Firewall Error Status functional Register 1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_FW_ERROR" width="1" begin="28" end="28" resetval="0x0" description="EVE1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="5" begin="27" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_WAKEUP_FW_ERROR" width="1" begin="22" end="22" resetval="0x0" description="L4 wakeup firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEBUGSS_FW_ERROR" width="1" begin="18" end="18" resetval="0x0" description="DebugSS firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="L4_CONFIG_FW_ERROR" width="1" begin="17" end="17" resetval="0x0" description="L4 config firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="L4_PERIPH1_FW_ERROR" width="1" begin="16" end="16" resetval="0x0" description="L4 periph1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_FW_ERROR" width="1" begin="14" end="14" resetval="0x0" description="DSS firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="8" begin="13" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_FW_ERROR" width="1" begin="5" end="5" resetval="0x0" description="IPU1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF_FW_ERROR" width="1" begin="3" end="3" resetval="0x0" description="EMIF firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="GPMC_FW_ERROR" width="1" begin="2" end="2" resetval="0x0" description="GPMC firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="L3RAM1_FW_ERROR" width="1" begin="1" end="1" resetval="0x0" description="L3RAM1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SEC_ERR_STATUS_DEBUG_1" acronym="CTRL_CORE_SEC_ERR_STATUS_DEBUG_1" offset="0x150" width="32" description="Firewall Error Status Debug Register 1">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_DBGFW_ERROR" width="1" begin="28" end="28" resetval="0x0" description="EVE1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="5" begin="27" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_WAKEUP_DBGFW_ERROR" width="1" begin="22" end="22" resetval="0x0" description="L4 wakeup firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEBUGSS_DBGFW_ERROR" width="1" begin="18" end="18" resetval="0x0" description="DebugSS firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="L4_CONFIG_DBGFW_ERROR" width="1" begin="17" end="17" resetval="0x0" description="L4 config firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="L4_PERIPH1_DBGFW_ERROR" width="1" begin="16" end="16" resetval="0x0" description="L4 periph1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_DBGFW_ERROR" width="1" begin="14" end="14" resetval="0x0" description="DSS debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="8" begin="13" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_DBGFW_ERROR" width="1" begin="5" end="5" resetval="0x0" description="IPU1 debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF_DBGFW_ERROR" width="1" begin="3" end="3" resetval="0x0" description="EMIF debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="GPMC_DBGFW_ERROR" width="1" begin="2" end="2" resetval="0x0" description="GPMC debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="L3RAM1_DBGFW_ERROR" width="1" begin="1" end="1" resetval="0x0" description="L3RAM1 debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_0" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_0" offset="0x1CC" width="32" description="Standard Fuse OPP VDD_CORE [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_1" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_1" offset="0x1D0" width="32" description="Standard Fuse OPP VDD_CORE [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_2" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_2" offset="0x1D4" width="32" description="Standard Fuse OPP VDD_CORE [95:64]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_2" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_3" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_3" offset="0x1D8" width="32" description="Standard Fuse OPP VDD_CORE [127:96]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_3" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_4" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_4" offset="0x1DC" width="32" description="Standard Fuse OPP VDD_CORE [159:128]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_4" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_BGAP_CORE" acronym="CTRL_CORE_STD_FUSE_OPP_BGAP_CORE" offset="0x1E8" width="32" description="Trim values for CORE associated temperature sensor and bandgap. Contains TI Internal information, not intended for application use.">
    <bitfield id="STD_FUSE_OPP_BGAP_CORE_0" width="8" begin="31" end="24" resetval="0x-" description="Trim values for CORE associated temperature sensor and bandgap. Contains TI Internal information, not intended for application use." range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_BGAP_CORE_1" width="8" begin="23" end="16" resetval="0x-" description="Trim values for CORE associated temperature sensor and bandgap. Contains TI Internal information, not intended for application use." range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_BGAP_CORE_2" width="8" begin="15" end="8" resetval="0x-" description="Trim values for CORE associated temperature sensor and bandgap. Contains TI Internal information, not intended for application use." range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_BGAP_CORE_3" width="8" begin="7" end="0" resetval="0x-" description="Trim values for CORE associated temperature sensor and bandgap. Contains TI Internal information, not intended for application use." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_MPK_0" acronym="CTRL_CORE_STD_FUSE_MPK_0" offset="0x220" width="32" description="Standard Fuse keys. Root_public_key_hash [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_MPK_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_MPK_1" acronym="CTRL_CORE_STD_FUSE_MPK_1" offset="0x224" width="32" description="Standard Fuse keys. Root_public_key_hash [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_MPK_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_MPK_2" acronym="CTRL_CORE_STD_FUSE_MPK_2" offset="0x228" width="32" description="Standard Fuse keys. Root_public_key_hash [95:64]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_MPK_2" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_MPK_3" acronym="CTRL_CORE_STD_FUSE_MPK_3" offset="0x22C" width="32" description="Standard Fuse keys. Root_public_key_hash [127:96]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_MPK_3" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_MPK_4" acronym="CTRL_CORE_STD_FUSE_MPK_4" offset="0x230" width="32" description="Standard Fuse keys. Root_public_key_hash [159:128]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_MPK_4" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_MPK_5" acronym="CTRL_CORE_STD_FUSE_MPK_5" offset="0x234" width="32" description="Standard Fuse keys. Root_public_key_hash [191:160]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_MPK_5" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_MPK_6" acronym="CTRL_CORE_STD_FUSE_MPK_6" offset="0x238" width="32" description="Standard Fuse keys. Root_public_key_hash [223:192]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_MPK_6" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_MPK_7" acronym="CTRL_CORE_STD_FUSE_MPK_7" offset="0x23C" width="32" description="Standard Fuse keys. Root_public_key_hash [255:224]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_MPK_7" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_SWRV_0" acronym="CTRL_CORE_CUST_FUSE_SWRV_0" offset="0x2BC" width="32" description="Customer Fuse keys. Software Version Control [031:000] (16 bits upper Redundant field) [FIELD OVERFLOW]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_SWRV_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_SWRV_1" acronym="CTRL_CORE_CUST_FUSE_SWRV_1" offset="0x2C0" width="32" description="Customer Fuse keys. Software Version Control [063:032] (16 bits upper Redundant field) [FIELD F]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_SWRV_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_SWRV_2" acronym="CTRL_CORE_CUST_FUSE_SWRV_2" offset="0x2C4" width="32" description="Customer Fuse keys. Software Version Control [095:064] (16 bits upper Redundant field) [FIELD E]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_SWRV_2" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_SWRV_3" acronym="CTRL_CORE_CUST_FUSE_SWRV_3" offset="0x2C8" width="32" description="Customer Fuse keys. Software Version Control [127:096] (16 bits upper Redundant field) [FIELD D]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_SWRV_3" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_SWRV_4" acronym="CTRL_CORE_CUST_FUSE_SWRV_4" offset="0x2CC" width="32" description="Customer Fuse keys. Software Version Control [159:127] (16 bits upper Redundant field) [FIELD C]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_SWRV_4" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_SWRV_5" acronym="CTRL_CORE_CUST_FUSE_SWRV_5" offset="0x2D0" width="32" description="Customer Fuse keys. Software Version Control [191:160] (16 bits upper Redundant field) [FIELD B]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_SWRV_5" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_SWRV_6" acronym="CTRL_CORE_CUST_FUSE_SWRV_6" offset="0x2D4" width="32" description="Customer Fuse keys. Software Version Control [223:192] (16 bits upper Redundant field) [FIELD A]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_SWRV_6" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_BREG_SELECTION" acronym="CTRL_CORE_BREG_SELECTION" offset="0x2E0" width="32" description="DPLL selection">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL_DDR" width="1" begin="14" end="14" resetval="0x0" description="Selection ddr 0x0 = no dpll selected 0x1 = rdpll selected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL_GMAC" width="1" begin="12" end="12" resetval="0x0" description="Selection gmac 0x0 = no dpll selected 0x1 = rdpll selected" range="" rwaccess="RW"/>
    <bitfield id="SEL_DSP" width="1" begin="11" end="11" resetval="0x0" description="Selection dsp 0x0 = no dpll selected 0x1 = rdpll selected" range="" rwaccess="RW"/>
    <bitfield id="SEL_EVE" width="1" begin="10" end="10" resetval="0x0" description="Selection eve 0x0 = no dpll selected 0x1 = rdpll selected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="9" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL_PER" width="1" begin="5" end="5" resetval="0x0" description="Selection per 0x0 = no dpll selected 0x1 = rdpll selected" range="" rwaccess="RW"/>
    <bitfield id="SEL_HDMI" width="1" begin="4" end="4" resetval="0x0" description="Selection hdmi 0x0 = no dpll selected 0x1 = rdpll selected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEL_CORE" width="1" begin="1" end="1" resetval="0x0" description="Selection core 0x0 = no dpll selected 0x1 = rdpll selected" range="" rwaccess="RW"/>
    <bitfield id="SEL_IPU" width="1" begin="0" end="0" resetval="0x0" description="Selection ipu 0x0 = no dpll selected 0x1 = rdpll selected" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DPLL_BCLK" acronym="CTRL_CORE_DPLL_BCLK" offset="0x2E4" width="32" description="DPPL obs">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BRW" width="1" begin="1" end="1" resetval="0x0" description="Reset 0x0 = no reset 0x1 = reset" range="" rwaccess="RW"/>
    <bitfield id="BCLK" width="1" begin="0" end="0" resetval="0x0" description="clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DPLL_BADDR_BDATAW" acronym="CTRL_CORE_DPLL_BADDR_BDATAW" offset="0x2E8" width="32" description="DPLL addr and dataw">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BADDR" width="4" begin="19" end="16" resetval="0x0" description="baddr" range="" rwaccess="RW"/>
    <bitfield id="BDATAW" width="16" begin="15" end="0" resetval="0x0" description="bdataw" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DPLL_BDATAR" acronym="CTRL_CORE_DPLL_BDATAR" offset="0x2EC" width="32" description="DPLL datar">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BDATAR" width="16" begin="15" end="0" resetval="0x0" description="datar" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_TEMP_SENSOR_CORE" acronym="CTRL_CORE_TEMP_SENSOR_CORE" offset="0x334" width="32" description="Control VBGAPTS temperature sensor and thermal comparator shutdown register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BGAP_TMPSOFF_CORE" width="1" begin="11" end="11" resetval="0x1" description="This bit indicates the temperature sensor state." range="" rwaccess="R"/>
    <bitfield id="BGAP_EOCZ_CORE" width="1" begin="10" end="10" resetval="0x0" description="ADC End of Conversion. Active low, when BGAP_DTEMP_CORE is valid." range="" rwaccess="R"/>
    <bitfield id="BGAP_DTEMP_CORE" width="10" begin="9" end="0" resetval="0x0" description="Temperature data from the ADC. Valid if EOCZ is low." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CORTEX_M4_MMUADDRTRANSLTR" acronym="CTRL_CORE_CORTEX_M4_MMUADDRTRANSLTR" offset="0x358" width="32" description="Cortex M4 register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CORTEX_M4_MMUADDRTRANSLTR" width="20" begin="19" end="0" resetval="0x0" description="Used to save the mmu address boot" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_CORTEX_M4_MMUADDRLOGICTR" acronym="CTRL_CORE_CORTEX_M4_MMUADDRLOGICTR" offset="0x35C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CORTEX_M4_MMUADDRLOGICTR" width="20" begin="19" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_HWOBS_CONTROL" acronym="CTRL_CORE_HWOBS_CONTROL" offset="0x360" width="32" description="HW observability control. This register enables or disables HW observability outputs (to save power primarily)">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HWOBS_CLKDIV_SEL_2" width="5" begin="18" end="14" resetval="0x0" description="Clock divider selection for obs2 line. 0x1 = output is not divided 0x2 = output is divided by 2 0x4 = output is divided by 4 0x8 = output is divided by 8 0x10 = output is divided by 16" range="" rwaccess="RW"/>
    <bitfield id="HWOBS_CLKDIV_SEL_1" width="5" begin="13" end="9" resetval="0x0" description="Clock divider selection for obs1 line. 0x1 = output is not divided 0x2 = output is divided by 2 0x4 = output is divided by 4 0x8 = output is divided by 8 0x10 = output is divided by 16" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HWOBS_CLKDIV_SEL" width="5" begin="7" end="3" resetval="0x0" description="Clock divider selection for obs0 line. 0x1 = output is not divided 0x2 = output is divided by 2 0x4 = output is divided by 4 0x8 = output is divided by 8 0x10 = output is divided by 16" range="" rwaccess="RW"/>
    <bitfield id="HWOBS_ALL_ZERO_MODE" width="1" begin="2" end="2" resetval="0x0" description="Used to gate observable signals. When set all outputs are set to zero (can be used to check the path from HW observability to external pads). 0x0 = hw observability ports are not gated 0x1 = hw observability ports are all set to 0" range="" rwaccess="RW"/>
    <bitfield id="HWOBS_ALL_ONE_MODE" width="1" begin="1" end="1" resetval="0x0" description="Used to gate observable signals. When set all outputs are set to one (can be used to check the path from HW observability to external pads). 0x0 = hw observability ports are not gated 0x1 = hw observability ports are all set to 1" range="" rwaccess="RW"/>
    <bitfield id="HWOBS_MACRO_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Used to gate observable signals coming from macros using the 32-bit HWOBS bus definition. When deasserted all outputs of the HWOBS busdef are set to zero. 0x0 = hw observability ports from macros are gated and set to zero 0x1 = hw observability ports from macros are not gated" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_BANDGAP_MASK_1" acronym="CTRL_CORE_BANDGAP_MASK_1" offset="0x380" width="32" description="bgap_mask">
    <bitfield id="SIDLEMODE" width="2" begin="31" end="30" resetval="0x0" description="sidlemode for bandgap 0x0 = No Idle 0x1 = Force Idle 0x2 = Smart Idle 0x3 = Reserved" range="" rwaccess="RW"/>
    <bitfield id="COUNTER_DELAY" width="3" begin="29" end="27" resetval="0x0" description="Counter delay 0x0 = Imediat 0x1 = Delay of 1ms 0x2 = Delay of 10ms 0x3 = Delay of 100ms 0x4 = Delay of 250ms 0x5 = Delay of 500ms" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FREEZE_CORE" width="1" begin="23" end="23" resetval="0x0" description="Freeze the FIFO CORE 0x0 = No operation 0x1 = Freeze the FIFO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLEAR_CORE" width="1" begin="20" end="20" resetval="0x0" description="Reset the FIFO CORE 0x0 = No operation 0x1 = Reset the FIFO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="19" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MASK_HOT_CORE" width="1" begin="5" end="5" resetval="0x0" description="Mask for hot event CORE 0x0 = hot event is masked 0x1 = hot event is not masked" range="" rwaccess="RW"/>
    <bitfield id="MASK_COLD_CORE" width="1" begin="4" end="4" resetval="0x0" description="Mask for cold event CORE 0x0 = cold event is masked 0x1 = cold event is not masked" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_BANDGAP_THRESHOLD_CORE" acronym="CTRL_CORE_BANDGAP_THRESHOLD_CORE" offset="0x38C" width="32" description="BGAP THRESHOLD CORE">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="THOLD_HOT_CORE" width="10" begin="25" end="16" resetval="0x0" description="Value for the high temperature threshold. The values for loading this bit field are listed in." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="THOLD_COLD_CORE" width="10" begin="9" end="0" resetval="0x0" description="Value for the low temperature threshold. The values for loading this bit field are listed in." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_BANDGAP_TSHUT_CORE" acronym="CTRL_CORE_BANDGAP_TSHUT_CORE" offset="0x398" width="32" description="BGAP TSHUT THRESHOLD CORE">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TSHUT_HOT_CORE" width="10" begin="25" end="16" resetval="0x0" description="tshut value hot" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TSHUT_COLD_CORE" width="10" begin="9" end="0" resetval="0x0" description="tshut value cold" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_BANDGAP_STATUS_1" acronym="CTRL_CORE_BANDGAP_STATUS_1" offset="0x3A8" width="32" description="BGAP STATUS">
    <bitfield id="ALERT" width="1" begin="31" end="31" resetval="0x0" description="Alert temperature when '1'" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HOT_CORE" width="1" begin="5" end="5" resetval="0x0" description="Event for hot temperature mpu bandgap when '1' 0x0 = event not detected 0x1 = event detected" range="" rwaccess="R"/>
    <bitfield id="COLD_CORE" width="1" begin="4" end="4" resetval="0x0" description="Event for cold temperature mpu bandgap when '1' 0x0 = event not detected 0x1 = event detected" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_DTEMP_CORE_0" acronym="CTRL_CORE_DTEMP_CORE_0" offset="0x3E8" width="32" description="TAGGED TEMPERATURE CORE DOMAIN. Most recent sample.">
    <bitfield id="DTEMP_TAG_CORE_0" width="22" begin="31" end="10" resetval="0x0" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_0" width="10" begin="9" end="0" resetval="0x0" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_DTEMP_CORE_1" acronym="CTRL_CORE_DTEMP_CORE_1" offset="0x3EC" width="32" description="TAGGED TEMPERATURE CORE DOMAIN">
    <bitfield id="DTEMP_TAG_CORE_1" width="22" begin="31" end="10" resetval="0x0" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_1" width="10" begin="9" end="0" resetval="0x0" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_DTEMP_CORE_2" acronym="CTRL_CORE_DTEMP_CORE_2" offset="0x3F0" width="32" description="TAGGED TEMPERATURE CORE DOMAIN">
    <bitfield id="DTEMP_TAG_CORE_2" width="22" begin="31" end="10" resetval="0x0" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_2" width="10" begin="9" end="0" resetval="0x0" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_DTEMP_CORE_3" acronym="CTRL_CORE_DTEMP_CORE_3" offset="0x3F4" width="32" description="TAGGED TEMPERATURE CORE DOMAIN">
    <bitfield id="DTEMP_TAG_CORE_3" width="22" begin="31" end="10" resetval="0x0" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_3" width="10" begin="9" end="0" resetval="0x0" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_DTEMP_CORE_4" acronym="CTRL_CORE_DTEMP_CORE_4" offset="0x3F8" width="32" description="TAGGED TEMPERATURE CORE DOMAIN. Oldest sample.">
    <bitfield id="DTEMP_TAG_CORE_4" width="22" begin="31" end="10" resetval="0x0" description="tag. Indicate number of times in the bgap state machine." range="" rwaccess="R"/>
    <bitfield id="DTEMP_TEMPERATURE_CORE_4" width="10" begin="9" end="0" resetval="0x0" description="temperature" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_0" acronym="CTRL_CORE_SMA_SW_0" offset="0x3FC" width="32" description="Inversion control for SD_DAC input data &#8211; DIN[9:0].">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INPUTINV" width="1" begin="2" end="2" resetval="0x0" description="Inversion control for SD_DAC input data &#8211; DIN[9:0]. Allows polarity alignment with VENC data. 0x0: This value should be used for inverted video input data 0x1: This value should be used for non-inverted video input data" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CKE_ASSERTION" width="1" begin="0" end="0" resetval="0x0" description="Forces the EMIF CKE pad to tri-state. 0x0: The CKE pad is not in tri-state and can be controlled by EMIF 0x1: The CKE pad is in tri-state" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2" acronym="CTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2" offset="0x408" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_SECDBG_EN" width="1" begin="19" end="19" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TESOC_SECDBG_EN" width="1" begin="17" end="17" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MMU1_SECDBG_EN" width="1" begin="15" end="15" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TSC_ADC_SECDBG_EN" width="1" begin="11" end="11" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="EDMA_TPCC_SECDBG_EN" width="1" begin="10" end="10" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="EDMA_TC_SECDBG_EN" width="1" begin="9" end="9" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="QSPI_SECDBG_EN" width="1" begin="8" end="8" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_SECDBG_EN" width="1" begin="1" end="1" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="DSP1_SECDBG_EN" width="1" begin="0" end="0" resetval="0x0" description="Using a combination of x_SECDBG_EN and corresponding x_SECLOCK_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2" acronym="CTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK_2" offset="0x40C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x7" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_SECLOCK_EN" width="1" begin="19" end="19" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="TESOC_SECLOCK_EN" width="1" begin="17" end="17" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="MMU1_SECLOCK_EN" width="1" begin="15" end="15" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x7" description="" range="" rwaccess="R"/>
    <bitfield id="TSC_ADC_SECLOCK_EN" width="1" begin="11" end="11" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="EDMA_TPCC_SECLOCK_EN" width="1" begin="10" end="10" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="EDMA_TC_SECLOCK_EN" width="1" begin="9" end="9" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="QSPI_SECLOCK_EN" width="1" begin="8" end="8" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x3F" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_SECLOCK_EN" width="1" begin="1" end="1" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
    <bitfield id="DSP1_SECLOCK_EN" width="1" begin="0" end="0" resetval="0x1" description="Using a combination of x_SECLOCK_EN and corresponding x_SECDBG_EN bit from registerCTRL_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG_2, different values can be exported to the corresponding L3 firewall. For more information, see , in ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SEC_ERR_STATUS_FUNC_2" acronym="CTRL_CORE_SEC_ERR_STATUS_FUNC_2" offset="0x414" width="32" description="Firewall Error Status functional Register 2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TC1_EDMA_FW_ERROR" width="1" begin="26" end="26" resetval="0x0" description="EDMA TC1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="3" begin="25" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="QSPI_FW_ERROR" width="1" begin="22" end="22" resetval="0x0" description="QSPI firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TPCC_EDMA_FW_ERROR" width="1" begin="17" end="17" resetval="0x0" description="EDMA TPCC firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="TC0_EDMA_FW_ERROR" width="1" begin="16" end="16" resetval="0x0" description="EDMA TC0 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MCASP1_FW_ERROR" width="1" begin="11" end="11" resetval="0x0" description="McASP1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_PERIPH3_FW_ERROR" width="1" begin="5" end="5" resetval="0x0" description="L4 periph3 init firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="L4_PERIPH2_FW_ERROR" width="1" begin="4" end="4" resetval="0x0" description="L4 periph2 init firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_FW_ERROR" width="1" begin="1" end="1" resetval="0x0" description="DSP2 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DSP1_FW_ERROR" width="1" begin="0" end="0" resetval="0x0" description="DSP1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="CTRL_CORE_SEC_ERR_STATUS_DEBUG_2" acronym="CTRL_CORE_SEC_ERR_STATUS_DEBUG_2" offset="0x41C" width="32" description="Firewall Error Status debug Register 2">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TC1_EDMA_DBGFW_ERROR" width="1" begin="26" end="26" resetval="0x0" description="EDMA TC1 debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="3" begin="25" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="QSPI_DBGFW_ERROR" width="1" begin="22" end="22" resetval="0x0" description="QSPI debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TPCC_EDMA_DBGFW_ERROR" width="1" begin="17" end="17" resetval="0x0" description="EDMA TPCC debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="TC0_EDMA_DBGFW_ERROR" width="1" begin="16" end="16" resetval="0x0" description="EDMA TC0 debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MCASP1_DBGFW_ERROR" width="1" begin="11" end="11" resetval="0x0" description="McASP1 debug firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_PERIPH3_DBGFW_ERROR" width="1" begin="5" end="5" resetval="0x0" description="L4 periph3 init firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="L4_PERIPH2_DBGFW_ERROR" width="1" begin="4" end="4" resetval="0x0" description="L4 periph2 init firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_DBGFW_ERROR" width="1" begin="1" end="1" resetval="0x0" description="DSP2 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DSP1_DBGFW_ERROR" width="1" begin="0" end="0" resetval="0x0" description="DSP1 firewall 0x0 = No error from firewall 0x1 = Error from firewall" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="CTRL_CORE_EMIF_INITIATOR_PRIORITY_1" acronym="CTRL_CORE_EMIF_INITIATOR_PRIORITY_1" offset="0x420" width="32" description="Register for priority settings for EMIF arbitration">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x8888" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_CFG_EMIF_PRIORITY" width="3" begin="14" end="12" resetval="0x4" description="DSP1 CFG priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_EDMA_EMIF_PRIORITY" width="3" begin="10" end="8" resetval="0x4" description="DSP1 EDMA priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_EDMA_EMIF_PRIORITY" width="3" begin="6" end="4" resetval="0x4" description="DSP2 EDMA priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_CFG_EMIF_PRIORITY" width="3" begin="2" end="0" resetval="0x4" description="DSP2 CFG priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_EMIF_INITIATOR_PRIORITY_2" acronym="CTRL_CORE_EMIF_INITIATOR_PRIORITY_2" offset="0x424" width="32" description="Register for priority settings for EMIF arbitration">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x880" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_TC0_EMIF_PRIORITY" width="3" begin="18" end="16" resetval="0x4" description="EVE1 TC0 priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x4444" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_EMIF_INITIATOR_PRIORITY_3" acronym="CTRL_CORE_EMIF_INITIATOR_PRIORITY_3" offset="0x428" width="32" description="Register for priority settings for EMIF arbitration">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x888" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_EMIF_PRIORITY" width="3" begin="18" end="16" resetval="0x4" description="IPU1 priority setting 0x0 = highest prioroty 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x888" description="" range="" rwaccess="R"/>
    <bitfield id="EDMA_TC0_EMIF_PRIORITY" width="3" begin="2" end="0" resetval="0x4" description="EDMA TC0 priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_EMIF_INITIATOR_PRIORITY_4" acronym="CTRL_CORE_EMIF_INITIATOR_PRIORITY_4" offset="0x42C" width="32" description="Register for priority settings for EMIF arbitration">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EDMA_TC1_EMIF_PRIORITY" width="3" begin="30" end="28" resetval="0x4" description="EDMA TC1 priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_EMIF_PRIORITY" width="3" begin="26" end="24" resetval="0x4" description="DSS priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="23" end="11" resetval="0x888" description="" range="" rwaccess="R"/>
    <bitfield id="VIP1_P1_P2_EMIF_PRIORITY" width="3" begin="10" end="8" resetval="0x4" description="VIP1 priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x44" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_EMIF_INITIATOR_PRIORITY_5" acronym="CTRL_CORE_EMIF_INITIATOR_PRIORITY_5" offset="0x430" width="32" description="Register for priority settings for EMIF arbitration">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x8888" description="" range="" rwaccess="R"/>
    <bitfield id="GMAC_SW_EMIF_PRIORITY" width="3" begin="14" end="12" resetval="0x4" description="GMAC_SW priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x444" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_EMIF_INITIATOR_PRIORITY_6" acronym="CTRL_CORE_EMIF_INITIATOR_PRIORITY_6" offset="0x434" width="32" description="Register for priority settings for EMIF arbitration">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x88888" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_TC1_EMIF_PRIORITY" width="3" begin="10" end="8" resetval="0x4" description="EVE1 TC1 priority setting 0x0 = highest priority 0x7 = lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x44" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_L3_INITIATOR_PRESSURE_1" acronym="CTRL_CORE_L3_INITIATOR_PRESSURE_1" offset="0x43C" width="32" description="Register for pressure settings for L3 arbitration">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_CFG_L3_PRESSURE" width="2" begin="18" end="17" resetval="0x0" description="DSP1 CFG pressure setting 0x0 = lowest 0x3 = highest" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="16" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_CFG_L3_PRESSURE" width="2" begin="10" end="9" resetval="0x0" description="DSP2 CFG pressure setting 0x0 = lowest 0x3 = highest" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="8" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_UID_0" acronym="CTRL_CORE_CUST_FUSE_UID_0" offset="0x4E8" width="32" description="Customer Fuse keys. UID [031:000] (16 bits upper Redundant field) [FIELD OVERFLOW]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_UID_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_UID_1" acronym="CTRL_CORE_CUST_FUSE_UID_1" offset="0x4EC" width="32" description="Customer Fuse keys. UID [063:032] (16 bits upper Redundant field) [FIELD F]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_UID_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_UID_2" acronym="CTRL_CORE_CUST_FUSE_UID_2" offset="0x4F0" width="32" description="Customer Fuse keys. UID [095:064] (16 bits upper Redundant field) [FIELD E]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_UID_2" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_UID_3" acronym="CTRL_CORE_CUST_FUSE_UID_3" offset="0x4F4" width="32" description="Customer Fuse keys. UID [127:096] (16 bits upper Redundant field) [FIELD D]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_UID_3" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_UID_4" acronym="CTRL_CORE_CUST_FUSE_UID_4" offset="0x4F8" width="32" description="Customer Fuse keys. UID [159:127] (16 bits upper Redundant field) [FIELD C]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_UID_4" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_UID_5" acronym="CTRL_CORE_CUST_FUSE_UID_5" offset="0x4FC" width="32" description="Customer Fuse keys. UID [191:160] (16 bits upper Redundant field) [FIELD B]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_UID_5" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_UID_6" acronym="CTRL_CORE_CUST_FUSE_UID_6" offset="0x500" width="32" description="Customer Fuse keys. UID [223:192] (16 bits upper Redundant field) [FIELD A]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_UID_6" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_MAC_ID_SW_0" acronym="CTRL_CORE_MAC_ID_SW_0" offset="0x514" width="32" description="Standard Fuse keys, MAC ID_1 [63:32].">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_MAC_ID_SW_0" width="24" begin="23" end="0" resetval="0x0" description="This bit field contains the last three octets (NIC specific) of the MAC address of the GMAC_SW port 0. Bits [23:16] contain the fourth octet of the MAC address. Bits [15:8] contain the fifth octet of the MAC address. Bits [7:0] contain the last (sixth) octet of the MAC address." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_MAC_ID_SW_1" acronym="CTRL_CORE_MAC_ID_SW_1" offset="0x518" width="32" description="Standard Fuse keys, MAC ID_1 [31:0].">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_MAC_ID_SW_1" width="24" begin="23" end="0" resetval="0x0" description="This bit field contains the last three octets (the OUI) of the MAC address of the GMAC_SW port 0. Bits [23:16] contain the first octet of the MAC address. Bits [15:8] contain the second octet of the MAC address. Bits [7:0] contain the third octet of the MAC address." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_MAC_ID_SW_2" acronym="CTRL_CORE_MAC_ID_SW_2" offset="0x51C" width="32" description="Standard Fuse keys, MAC ID_2 [63:32].">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_MAC_ID_SW_2" width="24" begin="23" end="0" resetval="0x0" description="This bit field contains the last three octets (NIC specific) of the MAC address of the GMAC_SW port 1. Bits [23:16] contain the fourth octet of the MAC address. Bits [15:8] contain the fifth octet of the MAC address. Bits [7:0] contain the last (sixth) octet of the MAC address." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_MAC_ID_SW_3" acronym="CTRL_CORE_MAC_ID_SW_3" offset="0x520" width="32" description="Standard Fuse keys, MAC ID_2 [31:0].">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_MAC_ID_SW_3" width="24" begin="23" end="0" resetval="0x0" description="This bit field contains the last three octets (the OUI) of the MAC address of the GMAC_SW port 1. Bits [23:16] contain the first octet of the MAC address. Bits [15:8] contain the second octet of the MAC address. Bits [7:0] contain the third octet of the MAC address." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_1" acronym="CTRL_CORE_SMA_SW_1" offset="0x534" width="32" description="OCP Spare Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII2_ID_MODE_N" width="1" begin="26" end="26" resetval="0x0" description="Ethernet RGMII port 2 internal delay on transmit (SR2.0 Only) 0x0: Internal delay enabled 0x1: Internal delay disabled" range="" rwaccess="RW"/>
    <bitfield id="RGMII1_ID_MODE_N" width="1" begin="25" end="25" resetval="0x0" description="Ethernet RGMII port 1 internal delay on transmit (SR2.0 Only) 0x0: Internal delay enabled 0x1: Internal delay disabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="24" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_CH0_ON_OFF" width="1" begin="22" end="22" resetval="0x0" description="DSS Channel 0 Pixel clock control On/Off 0x0: HSYNC and VSYNC are driven on opposite edges of pixel clock than pixel data 0x1: HSYNC and VSYNC are driven according to bit DSS_CH0_RF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_CH0_IPC" width="1" begin="19" end="19" resetval="0x0" description="DSS Channel 0 IPC control 0x0: Data is driven on the LCD data lines on the rising edge of the pixel clock 0x1: Data is driven on the LCD data lines on the falling edge of the pixel clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="18" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_CH0_RF" width="1" begin="16" end="16" resetval="0x0" description="DSS Channel 0 Rise/Fall control 0x0: HSYNC and VSYNC are driven on falling edge of pixel clock (if bit DSS_CH0_ON_OFF set to 1) 0x1: HSYNC and VSYNC are driven on rising edge of pixel clock (if bit DSS_CH0_ON_OFF set to 1)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP1_CLK_INV_PORT_2B" width="1" begin="3" end="3" resetval="0x0" description="VIP1 Slice 1 Clock inversion for Port B enable 0x0: Clock inversion is disabled 0x1: Clock inversion is enabled" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CLK_INV_PORT_1B" width="1" begin="2" end="2" resetval="0x0" description="VIP1 Slice 0 Clock inversion for Port B enable 0x0: Clock inversion is disabled 0x1: Clock inversion is enabled" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CLK_INV_PORT_2A" width="1" begin="1" end="1" resetval="0x0" description="VIP1 Slice 1 Clock inversion for Port A enable 0x0: Clock inversion is disabled 0x1: Clock inversion is enabled" range="" rwaccess="RW"/>
    <bitfield id="VIP1_CLK_INV_PORT_1A" width="1" begin="0" end="0" resetval="0x0" description="VIP1 Slice 0 Clock inversion for Port A enable 0x0: Clock inversion is disabled 0x1: Clock inversion is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_EMIF_INITIATOR_PRIORITY_8" acronym="CTRL_CORE_EMIF_INITIATOR_PRIORITY_8" offset="0x53C" width="32" description="Register for priority settings for EMIF arbitration">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISS_NRT_EMIF_PRIORITY" width="3" begin="14" end="12" resetval="0x4" description="ISS NRT ports priority setting." range="" rwaccess="RW">
      <bitenum value="0" id="highest priority" token="ISS_NRT_EMIF_PRIORITY_0" description="highest priority"/>
      <bitenum value="7" id="lowest priority" token="ISS_NRT_EMIF_PRIORITY_7" description="lowest priority"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISS_RT_EMIF_PRIORITY" width="3" begin="10" end="8" resetval="0x4" description="ISS RT port priority setting." range="" rwaccess="RW">
      <bitenum value="0" id="highest priority" token="ISS_RT_EMIF_PRIORITY_0" description="highest priority"/>
      <bitenum value="7" id="lowest priority" token="ISS_RT_EMIF_PRIORITY_7" description="lowest priority"/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x44" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_MMR_LOCK_1" acronym="CTRL_CORE_MMR_LOCK_1" offset="0x540" width="32" description="Register to lock memory regions from 0x0000 0100 to 0x0000 079F and from 0x0000 1A00 to 0x0000 1FFF">
    <bitfield id="MMR_LOCK_1" width="32" begin="31" end="0" resetval="0x1A1C8144" description="Lock value for regions 0x0000 0100 to 0x0000 079F and 0x0000 1A00 to 0x0000 1FFF 0x1A1C8144 = lock value 0x2FF1AC2B = unlock value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_MMR_LOCK_2" acronym="CTRL_CORE_MMR_LOCK_2" offset="0x544" width="32" description="Register to lock memory region starting at address offset 0x0000 07A0 and ending at address offset 0x0000 0D9F">
    <bitfield id="MMR_LOCK_2" width="32" begin="31" end="0" resetval="0xFDF45530" description="Lock value for region 0x0000 07A0 to 0x0000 0D9F 0xFDF45530 = lock value 0xF757FDC0 = unlock value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_MMR_LOCK_3" acronym="CTRL_CORE_MMR_LOCK_3" offset="0x548" width="32" description="Register to lock memory region starting at address offset 0x0000 0DA0 and ending at address offset 0x0000 0FFF">
    <bitfield id="MMR_LOCK_3" width="32" begin="31" end="0" resetval="0x1AE6E320" description="Lock value for region 0x0000 0DA0 to 0x0000 0FFF 0x1AE6E320 = lock value 0xE2BC3A6D = unlock value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_MMR_LOCK_4" acronym="CTRL_CORE_MMR_LOCK_4" offset="0x54C" width="32" description="Register to lock memory region starting at address offset 0x0000 1000 and ending at address offset 0x0000 13FF">
    <bitfield id="MMR_LOCK_4" width="32" begin="31" end="0" resetval="0x2FFA927C" description="Lock value for region 0x0000 1000 to 0x0000 13FF 0x2FFA927C = lock value 0x1EBF131D = unlock value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_MMR_LOCK_5" acronym="CTRL_CORE_MMR_LOCK_5" offset="0x550" width="32" description="Register to lock memory region starting at address offset 0x0000 1400 and ending at address offset 0x0000 19FF">
    <bitfield id="MMR_LOCK_5" width="32" begin="31" end="0" resetval="0x143F832C" description="Lock value for region 0x0000 1400 to 0x0000 19FF 0x143F832C = lock value 0x6F361E05 = unlock value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_CONTROL_IO_1" acronym="CTRL_CORE_CONTROL_IO_1" offset="0x554" width="32" description="Register to configure some IP level signals">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MMU1_DISABLE" width="1" begin="16" end="16" resetval="0x0" description="MMU1 DISABLE setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TC1_DEFAULT_BURST_SIZE" width="2" begin="13" end="12" resetval="0x3" description="EDMA TC1 DEFAULT BURST SIZE setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TC0_DEFAULT_BURST_SIZE" width="2" begin="9" end="8" resetval="0x3" description="EDMA TC0 DEFAULT BURST SIZE setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GMII2_SEL" width="2" begin="5" end="4" resetval="0x0" description="GMII2 selection setting 0x0: GMII/MII 0x1: RMII 0x2: RGMII 0x3: Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GMII1_SEL" width="2" begin="1" end="0" resetval="0x0" description="GMII1 selection setting 0x0: GMII/MII 0x1: RMII 0x2: RGMII 0x3: Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_CONTROL_IO_2" acronym="CTRL_CORE_CONTROL_IO_2" offset="0x558" width="32" description="Register to configure some IP level signals">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RTI_RESET_SELECTION_TO_PRCM" width="3" begin="26" end="24" resetval="0x0" description="RTI reset mux select value. 0x0: RTI1 0x1: RTI2 0x2: RTI3 0x3: RTI4 0x4: RTI5" range="" rwaccess="RW"/>
    <bitfield id="GMAC_RESET_ISOLATION_ENABLE" width="1" begin="23" end="23" resetval="0x0" description="Reset isolation enable setting 0x0 = Reset is not isolated 0x1 = Reset is isolated" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PWMSS1_TBCLKEN" width="1" begin="20" end="20" resetval="0x0" description="PWMSS1 CLOCK ENABLE setting" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP1_VIN2_INPUT_SELECTION" width="1" begin="15" end="15" resetval="0x0" description="VIP1 vin2 input selection setting. 0x0: Input from pins selected. 0x1: Input from LVDSRX port2 selected." range="" rwaccess="RW"/>
    <bitfield id="VIP1_VIN1_INPUT_SELECTION" width="1" begin="14" end="14" resetval="0x0" description="VIP1 vin1 input selection setting. 0x0: Input from pins selected. 0x1: Input from LVDSRX port1 selected." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="13" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="QSPI_MEMMAPPED_CS" width="3" begin="10" end="8" resetval="0x0" description="QSPI CS MAPPING setting. 0x0: The QSPI configuration registers are accessed 0x1: An external device connected to CS0 is accessed 0x2: An external device connected to CS1 is accessed 0x3: An external device connected to CS2 is accessed 0x4-0x7: An external device connected to CS3 is accessed" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN2_RAMINIT_START" width="1" begin="5" end="5" resetval="0x0" description="DCAN2 RAM INIT START setting (SR1.0 Only). Reserved on SR2.0. To initialize DCAN2 RAM, the bit should be set to 0x1. It is not auto cleared by hardware. : If DCAN RAMINIT sequence needs to be redone, this bit should be first cleared and then set again." range="" rwaccess="RW"/>
    <bitfield id="DSS_DESHDCP_DISABLE" width="1" begin="4" end="4" resetval="0x0" description="DSS DESHDCP DISABLE setting" range="" rwaccess="RW"/>
    <bitfield id="DCAN_RAMINIT_START" width="1" begin="3" end="3" resetval="0x0" description="DCAN RAM INIT START setting To initialize DCAN RAM, the bit should be set to 0x1. It is not auto cleared by hardware. : If DCAN RAMINIT sequence needs to be redone, this bit should be first cleared and then set again.: is called on SR1.0 devices." range="" rwaccess="RW"/>
    <bitfield id="DCAN2_RAMINIT_DONE" width="1" begin="2" end="2" resetval="0x0" description="DCAN2 RAM INIT DONE status (SR1.0 Only). Reserved on SR2.0" range="" rwaccess="RW"/>
    <bitfield id="DCAN_RAMINIT_DONE" width="1" begin="1" end="1" resetval="0x0" description="DCAN RAM INIT DONE status: is called on SR1.0 devices." range="" rwaccess="RW"/>
    <bitfield id="DSS_DESHDCP_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="DSS DESHDCP CLOCK ENABLE setting" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_CONTROL_DSP1_RST_VECT" acronym="CTRL_CORE_CONTROL_DSP1_RST_VECT" offset="0x55C" width="32" description="Register for storing DSP1 reset vector">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DSP1_NUM_MM" width="3" begin="26" end="24" resetval="0x0" description="Number of DSP instances in the SoC 0x1 = 1 0x2 = 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_RST_VECT" width="22" begin="21" end="0" resetval="0x0" description="DSP1 reset vector address" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_CONTROL_DSP2_RST_VECT" acronym="CTRL_CORE_CONTROL_DSP2_RST_VECT" offset="0x560" width="32" description="Register for storing DSP2 reset vector">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DSP2_NUM_MM" width="3" begin="26" end="24" resetval="0x0" description="Number of DSP instances in the SoC 0x1 = 1 0x2 = 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_RST_VECT" width="22" begin="21" end="0" resetval="0x0" description="DSP2 reset vector address" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_BGAP_DSPEVE" acronym="CTRL_CORE_STD_FUSE_OPP_BGAP_DSPEVE" offset="0x564" width="32" description="Trim values for DSPEVE associated bandgap. Contains TI Internal information, not intended for application use.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_BGAP_DSPEVE_0" width="8" begin="15" end="8" resetval="0x-" description="Trim values for DSPEVE associated bandgap. Contains TI Internal information, not intended for application use." range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_BGAP_DSPEVE_1" width="8" begin="7" end="0" resetval="0x-" description="Trim values for DSPEVE associated bandgap. Contains TI Internal information, not intended for application use." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_LDOSRAM_DSPEVE_VOLTAGE_CTRL" acronym="CTRL_CORE_LDOSRAM_DSPEVE_VOLTAGE_CTRL" offset="0x56C" width="32" description="DSPEVE SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMDSPEVE_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMDSPEVE_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMDSPEVE_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMDSPEVE_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMDSPEVE_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMDSPEVE_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMDSPEVE_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMDSPEVE_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMDSPEVE_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMDSPEVE_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_2" acronym="CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_2" offset="0x5E0" width="32" description="This register contains the AVS Class 0 voltage value for the vdd_dspeve voltage rail when running at OPP_NOM.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_VMIN_DSPEVE_2" width="12" begin="11" end="0" resetval="0x-" description="AVS Class 0 voltage value for the vdd_dspeve voltage rail when running at OPP_NOM. To get the actual value in mV, the value read from this bit field must be converted to decimal value." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_3" acronym="CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_3" offset="0x5E4" width="32" description="This register contains the AVS Class 0 voltage value for the vdd_dspeve voltage rail when running at OPP_OD.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_VMIN_DSPEVE_3" width="12" begin="11" end="0" resetval="0x-" description="AVS Class 0 voltage value for the vdd_dspeve voltage rail when running at OPP_OD. To get the actual value in mV, the value read from this bit field must be converted to decimal value." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_4" acronym="CTRL_CORE_STD_FUSE_OPP_VMIN_DSPEVE_4" offset="0x5E8" width="32" description="This register contains the AVS Class 0 voltage value for the vdd_dspeve voltage rail when running at OPP_HIGH.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_VMIN_DSPEVE_4" width="12" begin="11" end="0" resetval="0x-" description="AVS Class 0 voltage value for the vdd_dspeve voltage rail when running at OPP_HIGH. To get the actual value in mV, the value read from this bit field must be converted to decimal value." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_RC_OSC_FREQUENCY" acronym="CTRL_CORE_RC_OSC_FREQUENCY" offset="0x5EC" width="32" description="This register is used only on SR2.0 devices.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RC_OSC_CALIBRATION_VALUE" width="26" begin="25" end="0" resetval="0x-" description="Used only on SR2.0 devices." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VMIN_CORE_2" acronym="CTRL_CORE_STD_FUSE_OPP_VMIN_CORE_2" offset="0x5F4" width="32" description="This register contains the AVS Class 0 voltage value for the vdd voltage rail when running at OPP_NOM.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_OPP_VMIN_CORE_2" width="12" begin="11" end="0" resetval="0x-" description="AVS Class 0 voltage value for the vdd voltage rail when running at OPP_NOM. To get the actual value in mV, the value read from this bit field must be converted to decimal value." range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_LDOSRAM_CORE_2_VOLTAGE_CTRL" acronym="CTRL_CORE_LDOSRAM_CORE_2_VOLTAGE_CTRL" offset="0x680" width="32" description="CORE 2nd SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_2_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_2_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_2_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_2_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_2_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_2_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_2_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_2_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_2_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_2_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_LDOSRAM_CORE_3_VOLTAGE_CTRL" acronym="CTRL_CORE_LDOSRAM_CORE_3_VOLTAGE_CTRL" offset="0x684" width="32" description="CORE 3rd SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_3_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_3_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_3_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_3_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_3_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_3_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_3_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_3_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_3_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_3_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_NMI_DESTINATION_1" acronym="CTRL_CORE_NMI_DESTINATION_1" offset="0x68C" width="32" description="Register for routing NMI interrupt to respective cores">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="IPU1_C1" width="8" begin="7" end="0" resetval="0x0" description="Enable IPU1 CORE1 to receive the NMI interrupt 0x0 = NMI disabled 0x1 = NMI enabled" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_NMI_DESTINATION_2" acronym="CTRL_CORE_NMI_DESTINATION_2" offset="0x690" width="32" description="Register for routing NMI interrupt to respective cores">
    <bitfield id="IPU1_C0" width="8" begin="31" end="24" resetval="0x0" description="Enable IPU1 CORE0 to receive the NMI interrupt 0x0 = NMI disabled 0x1 = NMI enabled" range="" rwaccess="RW"/>
    <bitfield id="DSP2" width="8" begin="23" end="16" resetval="0x0" description="Enable DSP2 to receive the NMI interrupt 0x0 = NMI disabled 0x1 = NMI enabled" range="" rwaccess="RW"/>
    <bitfield id="DSP1" width="8" begin="15" end="8" resetval="0x0" description="Enable DSP1 to receive the NMI interrupt 0x0 = NMI disabled 0x1 = NMI enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_0" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_0" offset="0x6A0" width="32" description="Standard Fuse OPP VDD_DSPEVE [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_1" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_1" offset="0x6A4" width="32" description="Standard Fuse OPP VDD_DSPEVE [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_2" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_2" offset="0x6A8" width="32" description="Standard Fuse OPP VDD_DSPEVE [95:64]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_2" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_3" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_3" offset="0x6AC" width="32" description="Standard Fuse OPP VDD_DSPEVE [127:96]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_3" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_4" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_4" offset="0x6B0" width="32" description="Standard Fuse OPP VDD_DSPEVE [159:128]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_4" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CUST_FUSE_SWRV_7" acronym="CTRL_CORE_CUST_FUSE_SWRV_7" offset="0x6B4" width="32" description="Customer Fuse keys. SWRV [31:0] (16 bits upper Redundant field) [FIELD A]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="CUST_FUSE_SWRV_7" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_CALIBRATION_OVERRIDE_VALUE_0" acronym="CTRL_CORE_STD_FUSE_CALIBRATION_OVERRIDE_VALUE_0" offset="0x6B8" width="32" description="Standard Fuse Calibration override value [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_CALIBRATION_OVERRIDE_VALUE_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_CALIBRATION_OVERRIDE_VALUE_1" acronym="CTRL_CORE_STD_FUSE_CALIBRATION_OVERRIDE_VALUE_1" offset="0x6BC" width="32" description="Standard Fuse Calibration override value [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_CALIBRATION_OVERRIDE_VALUE_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_BOOTSTRAP" acronym="CTRL_CORE_BOOTSTRAP" offset="0x6C4" width="32" description="Register to view all the sysboot settings">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP_CLOCK_DIVIDER" width="1" begin="15" end="15" resetval="0x0" description="Divide factor for DSP clock" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BOOTDEVICESIZE" width="1" begin="13" end="13" resetval="0x0" description="Select the size of the flash device on CS0. 0x0: 8-bit 0x1: 16-bit" range="" rwaccess="R"/>
    <bitfield id="MUXCS0DEVICE" width="2" begin="12" end="11" resetval="0x0" description="Select IC boot sequence to be executed from a multiplexed address and data device attached to CS0. 0x0: Non-muxed device attached 0x1: Addr-Data Mux device attached 0x2: Reserved 0x3: Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTWAITEN" width="1" begin="10" end="10" resetval="0x0" description="Enable the monitoring on CS0 of the wait pin at IC reset release time for read accesses. 0x0: Wait pin is not monitored for read accesses 0x1: Wait pin is monitored for read accesses" range="" rwaccess="R"/>
    <bitfield id="SPEEDSELECT" width="2" begin="9" end="8" resetval="0x0" description="Indicates the SYS_CLK1 frequency (from osc0). Note that the internal FUNC_32K_CLK is equal to SYS_CLK1/610, which is nominally 32.7869 kHz with 20 MHz clock. 0x0: Reserved 0x1: 20 MHz 0x2: 27 MHz 0x3: 19.2 MHz" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HWOBS_IO_SELECTION" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADC_CLOCK_DIVIDER" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="5" begin="4" end="0" resetval="0x0" description="SYSBOOT mode" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SEC_ERR_STATUS_FUNC_3" acronym="CTRL_CORE_SEC_ERR_STATUS_FUNC_3" offset="0x794" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_FW_ERROR" width="1" begin="0" end="0" resetval="0x0" description="CRC firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NO_EDMA_TC1_FW_ERROR" token="CRC_FW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="EDMA_TC1_FW_ERROR" token="CRC_FW_ERROR_1" description="Error from firewall"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_SEC_ERR_STATUS_DEBUG_3" acronym="CTRL_CORE_SEC_ERR_STATUS_DEBUG_3" offset="0x79C" width="32" description="Security Error Status functional Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CRC_DBGFW_ERROR" width="1" begin="0" end="0" resetval="0x0" description="CRC debug firewall" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="NO_EDMA_TC1_FW_ERROR" token="CRC_DBGFW_ERROR_0" description="No error from firewall"/>
      <bitenum value="1" id="EDMA_TC1_FW_ERROR" token="CRC_DBGFW_ERROR_1" description="Error from firewall"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_EVE_IRQ_0_1" acronym="CTRL_CORE_EVE_IRQ_0_1" offset="0x7A0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_IRQ_1" width="9" begin="24" end="16" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_IRQ_0" width="9" begin="8" end="0" resetval="0x1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_EVE_IRQ_2_3" acronym="CTRL_CORE_EVE_IRQ_2_3" offset="0x7A4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_IRQ_3" width="9" begin="24" end="16" resetval="0x4" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_IRQ_2" width="9" begin="8" end="0" resetval="0x3" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_EVE_IRQ_4_5" acronym="CTRL_CORE_EVE_IRQ_4_5" offset="0x7A8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_IRQ_5" width="9" begin="24" end="16" resetval="0x6" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_IRQ_4" width="9" begin="8" end="0" resetval="0x5" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_EVE_IRQ_6_7" acronym="CTRL_CORE_EVE_IRQ_6_7" offset="0x7AC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_IRQ_7" width="9" begin="24" end="16" resetval="0x8" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_IRQ_6" width="9" begin="8" end="0" resetval="0x7" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_23_24" acronym="CTRL_CORE_IPU_IRQ_23_24" offset="0x7E0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_24" width="9" begin="24" end="16" resetval="0x30" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_23" width="9" begin="8" end="0" resetval="0x14" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_25_26" acronym="CTRL_CORE_IPU_IRQ_25_26" offset="0x7E4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_26" width="9" begin="24" end="16" resetval="0x60" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_25" width="9" begin="8" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_27_28" acronym="CTRL_CORE_IPU_IRQ_27_28" offset="0x7E8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_28" width="9" begin="24" end="16" resetval="0x7F" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_27" width="9" begin="8" end="0" resetval="0x7E" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_29_30" acronym="CTRL_CORE_IPU_IRQ_29_30" offset="0x7EC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_30" width="9" begin="24" end="16" resetval="0x81" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_29" width="9" begin="8" end="0" resetval="0x80" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_31_32" acronym="CTRL_CORE_IPU_IRQ_31_32" offset="0x7F0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_32" width="9" begin="24" end="16" resetval="0x13" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_31" width="9" begin="8" end="0" resetval="0x82" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_33_34" acronym="CTRL_CORE_IPU_IRQ_33_34" offset="0x7F4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_34" width="9" begin="24" end="16" resetval="0x7" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_33" width="9" begin="8" end="0" resetval="0x83" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_35_36" acronym="CTRL_CORE_IPU_IRQ_35_36" offset="0x7F8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_36" width="9" begin="24" end="16" resetval="0x9" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_35" width="9" begin="8" end="0" resetval="0x8" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_37_38" acronym="CTRL_CORE_IPU_IRQ_37_38" offset="0x7FC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_38" width="9" begin="24" end="16" resetval="0x84" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_37" width="9" begin="8" end="0" resetval="0xA" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_39_40" acronym="CTRL_CORE_IPU_IRQ_39_40" offset="0x800" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_40" width="9" begin="24" end="16" resetval="0x63" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_39" width="9" begin="8" end="0" resetval="0x62" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_41_42" acronym="CTRL_CORE_IPU_IRQ_41_42" offset="0x804" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_42" width="9" begin="24" end="16" resetval="0x34" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_41" width="9" begin="8" end="0" resetval="0x33" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_43_44" acronym="CTRL_CORE_IPU_IRQ_43_44" offset="0x808" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_44" width="9" begin="24" end="16" resetval="0x39" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_43" width="9" begin="8" end="0" resetval="0x38" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_45_46" acronym="CTRL_CORE_IPU_IRQ_45_46" offset="0x80C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_46" width="9" begin="24" end="16" resetval="0x5" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_45" width="9" begin="8" end="0" resetval="0x45" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_47_48" acronym="CTRL_CORE_IPU_IRQ_47_48" offset="0x810" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_48" width="9" begin="24" end="16" resetval="0xE" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_47" width="9" begin="8" end="0" resetval="0x85" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_49_50" acronym="CTRL_CORE_IPU_IRQ_49_50" offset="0x814" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_50" width="9" begin="24" end="16" resetval="0x86" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_49" width="9" begin="8" end="0" resetval="0x42" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_51_52" acronym="CTRL_CORE_IPU_IRQ_51_52" offset="0x818" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_52" width="9" begin="24" end="16" resetval="0x19" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_51" width="9" begin="8" end="0" resetval="0x18" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_53_54" acronym="CTRL_CORE_IPU_IRQ_53_54" offset="0x81C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_54" width="9" begin="24" end="16" resetval="0x23" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_53" width="9" begin="8" end="0" resetval="0x22" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_55_56" acronym="CTRL_CORE_IPU_IRQ_55_56" offset="0x820" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_56" width="9" begin="24" end="16" resetval="0x2A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_55" width="9" begin="8" end="0" resetval="0x28" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_57_58" acronym="CTRL_CORE_IPU_IRQ_57_58" offset="0x824" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_58" width="9" begin="24" end="16" resetval="0x3D" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_57" width="9" begin="8" end="0" resetval="0x3C" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_59_60" acronym="CTRL_CORE_IPU_IRQ_59_60" offset="0x828" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_60" width="9" begin="24" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_59" width="9" begin="8" end="0" resetval="0x32" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_61_62" acronym="CTRL_CORE_IPU_IRQ_61_62" offset="0x82C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_62" width="9" begin="24" end="16" resetval="0x16" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_61" width="9" begin="8" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_63_64" acronym="CTRL_CORE_IPU_IRQ_63_64" offset="0x830" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_64" width="9" begin="24" end="16" resetval="0x6C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_63" width="9" begin="8" end="0" resetval="0x53" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_65_66" acronym="CTRL_CORE_IPU_IRQ_65_66" offset="0x834" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_66" width="9" begin="24" end="16" resetval="0x4E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_65" width="9" begin="8" end="0" resetval="0x78" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_67_68" acronym="CTRL_CORE_IPU_IRQ_67_68" offset="0x838" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_68" width="9" begin="24" end="16" resetval="0x59" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_67" width="9" begin="8" end="0" resetval="0x51" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_69_70" acronym="CTRL_CORE_IPU_IRQ_69_70" offset="0x83C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_70" width="9" begin="24" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_69" width="9" begin="8" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_71_72" acronym="CTRL_CORE_IPU_IRQ_71_72" offset="0x840" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_72" width="9" begin="24" end="16" resetval="0x76" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_71" width="9" begin="8" end="0" resetval="0x77" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_73_74" acronym="CTRL_CORE_IPU_IRQ_73_74" offset="0x844" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_74" width="9" begin="24" end="16" resetval="0x49" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_73" width="9" begin="8" end="0" resetval="0x48" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_75_76" acronym="CTRL_CORE_IPU_IRQ_75_76" offset="0x848" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_76" width="9" begin="24" end="16" resetval="0x57" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_75" width="9" begin="8" end="0" resetval="0x75" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_77_78" acronym="CTRL_CORE_IPU_IRQ_77_78" offset="0x84C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_78" width="9" begin="24" end="16" resetval="0x3E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_77" width="9" begin="8" end="0" resetval="0x58" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_IRQ_79_80" acronym="CTRL_CORE_IPU_IRQ_79_80" offset="0x850" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_IRQ_79" width="9" begin="8" end="0" resetval="0x3F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_32_33" acronym="CTRL_CORE_DSP1_IRQ_32_33" offset="0x948" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_33" width="9" begin="24" end="16" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_32" width="9" begin="8" end="0" resetval="0x1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_34_35" acronym="CTRL_CORE_DSP1_IRQ_34_35" offset="0x94C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_35" width="9" begin="24" end="16" resetval="0x4" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_34" width="9" begin="8" end="0" resetval="0x3" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_36_37" acronym="CTRL_CORE_DSP1_IRQ_36_37" offset="0x950" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_37" width="9" begin="24" end="16" resetval="0x6" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_36" width="9" begin="8" end="0" resetval="0x5" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_38_39" acronym="CTRL_CORE_DSP1_IRQ_38_39" offset="0x954" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_39" width="9" begin="24" end="16" resetval="0x8" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_38" width="9" begin="8" end="0" resetval="0x7" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_40_41" acronym="CTRL_CORE_DSP1_IRQ_40_41" offset="0x958" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_41" width="9" begin="24" end="16" resetval="0xA" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_40" width="9" begin="8" end="0" resetval="0x9" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_42_43" acronym="CTRL_CORE_DSP1_IRQ_42_43" offset="0x95C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_43" width="9" begin="24" end="16" resetval="0xC" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_42" width="9" begin="8" end="0" resetval="0xB" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_44_45" acronym="CTRL_CORE_DSP1_IRQ_44_45" offset="0x960" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_45" width="9" begin="24" end="16" resetval="0xE" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_44" width="9" begin="8" end="0" resetval="0xD" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_46_47" acronym="CTRL_CORE_DSP1_IRQ_46_47" offset="0x964" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_47" width="9" begin="24" end="16" resetval="0x10" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_46" width="9" begin="8" end="0" resetval="0xF" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_48_49" acronym="CTRL_CORE_DSP1_IRQ_48_49" offset="0x968" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_49" width="9" begin="24" end="16" resetval="0x12" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_48" width="9" begin="8" end="0" resetval="0x11" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_50_51" acronym="CTRL_CORE_DSP1_IRQ_50_51" offset="0x96C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_51" width="9" begin="24" end="16" resetval="0x14" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_50" width="9" begin="8" end="0" resetval="0x13" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_52_53" acronym="CTRL_CORE_DSP1_IRQ_52_53" offset="0x970" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_53" width="9" begin="24" end="16" resetval="0x16" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_52" width="9" begin="8" end="0" resetval="0x15" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_54_55" acronym="CTRL_CORE_DSP1_IRQ_54_55" offset="0x974" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_55" width="9" begin="24" end="16" resetval="0x18" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_54" width="9" begin="8" end="0" resetval="0x17" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_56_57" acronym="CTRL_CORE_DSP1_IRQ_56_57" offset="0x978" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_57" width="9" begin="24" end="16" resetval="0x1A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_56" width="9" begin="8" end="0" resetval="0x19" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_58_59" acronym="CTRL_CORE_DSP1_IRQ_58_59" offset="0x97C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_59" width="9" begin="24" end="16" resetval="0x1C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_58" width="9" begin="8" end="0" resetval="0x1B" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_60_61" acronym="CTRL_CORE_DSP1_IRQ_60_61" offset="0x980" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_61" width="9" begin="24" end="16" resetval="0x1E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_60" width="9" begin="8" end="0" resetval="0x1D" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_62_63" acronym="CTRL_CORE_DSP1_IRQ_62_63" offset="0x984" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_63" width="9" begin="24" end="16" resetval="0x20" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_62" width="9" begin="8" end="0" resetval="0x1F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_64_65" acronym="CTRL_CORE_DSP1_IRQ_64_65" offset="0x988" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_65" width="9" begin="24" end="16" resetval="0x22" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_64" width="9" begin="8" end="0" resetval="0x21" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_66_67" acronym="CTRL_CORE_DSP1_IRQ_66_67" offset="0x98C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_67" width="9" begin="24" end="16" resetval="0x24" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_66" width="9" begin="8" end="0" resetval="0x23" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_68_69" acronym="CTRL_CORE_DSP1_IRQ_68_69" offset="0x990" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_69" width="9" begin="24" end="16" resetval="0x26" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_68" width="9" begin="8" end="0" resetval="0x25" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_70_71" acronym="CTRL_CORE_DSP1_IRQ_70_71" offset="0x994" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_71" width="9" begin="24" end="16" resetval="0x28" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_70" width="9" begin="8" end="0" resetval="0x27" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_72_73" acronym="CTRL_CORE_DSP1_IRQ_72_73" offset="0x998" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_73" width="9" begin="24" end="16" resetval="0x2A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_72" width="9" begin="8" end="0" resetval="0x29" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_74_75" acronym="CTRL_CORE_DSP1_IRQ_74_75" offset="0x99C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_75" width="9" begin="24" end="16" resetval="0x2C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_74" width="9" begin="8" end="0" resetval="0x2B" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_76_77" acronym="CTRL_CORE_DSP1_IRQ_76_77" offset="0x9A0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_77" width="9" begin="24" end="16" resetval="0x2E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_76" width="9" begin="8" end="0" resetval="0x2D" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_78_79" acronym="CTRL_CORE_DSP1_IRQ_78_79" offset="0x9A4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_79" width="9" begin="24" end="16" resetval="0x30" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_78" width="9" begin="8" end="0" resetval="0x2F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_80_81" acronym="CTRL_CORE_DSP1_IRQ_80_81" offset="0x9A8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_81" width="9" begin="24" end="16" resetval="0x32" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_80" width="9" begin="8" end="0" resetval="0x31" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_82_83" acronym="CTRL_CORE_DSP1_IRQ_82_83" offset="0x9AC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_83" width="9" begin="24" end="16" resetval="0x34" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_82" width="9" begin="8" end="0" resetval="0x33" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_84_85" acronym="CTRL_CORE_DSP1_IRQ_84_85" offset="0x9B0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_85" width="9" begin="24" end="16" resetval="0x36" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_84" width="9" begin="8" end="0" resetval="0x35" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_86_87" acronym="CTRL_CORE_DSP1_IRQ_86_87" offset="0x9B4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_87" width="9" begin="24" end="16" resetval="0x38" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_86" width="9" begin="8" end="0" resetval="0x37" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_88_89" acronym="CTRL_CORE_DSP1_IRQ_88_89" offset="0x9B8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_89" width="9" begin="24" end="16" resetval="0x3A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_88" width="9" begin="8" end="0" resetval="0x39" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_90_91" acronym="CTRL_CORE_DSP1_IRQ_90_91" offset="0x9BC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_91" width="9" begin="24" end="16" resetval="0x3C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_90" width="9" begin="8" end="0" resetval="0x3B" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_92_93" acronym="CTRL_CORE_DSP1_IRQ_92_93" offset="0x9C0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_93" width="9" begin="24" end="16" resetval="0x3E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_92" width="9" begin="8" end="0" resetval="0x3D" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP1_IRQ_94_95" acronym="CTRL_CORE_DSP1_IRQ_94_95" offset="0x9C4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_95" width="9" begin="24" end="16" resetval="0x40" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_IRQ_94" width="9" begin="8" end="0" resetval="0x3F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_32_33" acronym="CTRL_CORE_DSP2_IRQ_32_33" offset="0x9C8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_33" width="9" begin="24" end="16" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_32" width="9" begin="8" end="0" resetval="0x1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_34_35" acronym="CTRL_CORE_DSP2_IRQ_34_35" offset="0x9CC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_35" width="9" begin="24" end="16" resetval="0x4" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_34" width="9" begin="8" end="0" resetval="0x3" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_36_37" acronym="CTRL_CORE_DSP2_IRQ_36_37" offset="0x9D0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_37" width="9" begin="24" end="16" resetval="0x6" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_36" width="9" begin="8" end="0" resetval="0x5" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_38_39" acronym="CTRL_CORE_DSP2_IRQ_38_39" offset="0x9D4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_39" width="9" begin="24" end="16" resetval="0x8" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_38" width="9" begin="8" end="0" resetval="0x7" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_40_41" acronym="CTRL_CORE_DSP2_IRQ_40_41" offset="0x9D8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_41" width="9" begin="24" end="16" resetval="0xA" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_40" width="9" begin="8" end="0" resetval="0x9" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_42_43" acronym="CTRL_CORE_DSP2_IRQ_42_43" offset="0x9DC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_43" width="9" begin="24" end="16" resetval="0xC" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_42" width="9" begin="8" end="0" resetval="0xB" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_44_45" acronym="CTRL_CORE_DSP2_IRQ_44_45" offset="0x9E0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_45" width="9" begin="24" end="16" resetval="0xE" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_44" width="9" begin="8" end="0" resetval="0xD" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_46_47" acronym="CTRL_CORE_DSP2_IRQ_46_47" offset="0x9E4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_47" width="9" begin="24" end="16" resetval="0x10" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_46" width="9" begin="8" end="0" resetval="0xF" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_48_49" acronym="CTRL_CORE_DSP2_IRQ_48_49" offset="0x9E8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_49" width="9" begin="24" end="16" resetval="0x12" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_48" width="9" begin="8" end="0" resetval="0x11" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_50_51" acronym="CTRL_CORE_DSP2_IRQ_50_51" offset="0x9EC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_51" width="9" begin="24" end="16" resetval="0x14" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_50" width="9" begin="8" end="0" resetval="0x13" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_52_53" acronym="CTRL_CORE_DSP2_IRQ_52_53" offset="0x9F0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_53" width="9" begin="24" end="16" resetval="0x16" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_52" width="9" begin="8" end="0" resetval="0x15" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_54_55" acronym="CTRL_CORE_DSP2_IRQ_54_55" offset="0x9F4" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_55" width="9" begin="24" end="16" resetval="0x18" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_54" width="9" begin="8" end="0" resetval="0x17" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_56_57" acronym="CTRL_CORE_DSP2_IRQ_56_57" offset="0x9F8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_57" width="9" begin="24" end="16" resetval="0x1A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_56" width="9" begin="8" end="0" resetval="0x19" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_58_59" acronym="CTRL_CORE_DSP2_IRQ_58_59" offset="0x9FC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_59" width="9" begin="24" end="16" resetval="0x1C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_58" width="9" begin="8" end="0" resetval="0x1B" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_60_61" acronym="CTRL_CORE_DSP2_IRQ_60_61" offset="0xA00" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_61" width="9" begin="24" end="16" resetval="0x1E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_60" width="9" begin="8" end="0" resetval="0x1D" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_62_63" acronym="CTRL_CORE_DSP2_IRQ_62_63" offset="0xA04" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_63" width="9" begin="24" end="16" resetval="0x20" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_62" width="9" begin="8" end="0" resetval="0x1F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_64_65" acronym="CTRL_CORE_DSP2_IRQ_64_65" offset="0xA08" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_65" width="9" begin="24" end="16" resetval="0x22" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_64" width="9" begin="8" end="0" resetval="0x21" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_66_67" acronym="CTRL_CORE_DSP2_IRQ_66_67" offset="0xA0C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_67" width="9" begin="24" end="16" resetval="0x24" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_66" width="9" begin="8" end="0" resetval="0x23" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_68_69" acronym="CTRL_CORE_DSP2_IRQ_68_69" offset="0xA10" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_69" width="9" begin="24" end="16" resetval="0x26" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_68" width="9" begin="8" end="0" resetval="0x25" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_70_71" acronym="CTRL_CORE_DSP2_IRQ_70_71" offset="0xA14" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_71" width="9" begin="24" end="16" resetval="0x28" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_70" width="9" begin="8" end="0" resetval="0x27" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_72_73" acronym="CTRL_CORE_DSP2_IRQ_72_73" offset="0xA18" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_73" width="9" begin="24" end="16" resetval="0x2A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_72" width="9" begin="8" end="0" resetval="0x29" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_74_75" acronym="CTRL_CORE_DSP2_IRQ_74_75" offset="0xA1C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_75" width="9" begin="24" end="16" resetval="0x2C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_74" width="9" begin="8" end="0" resetval="0x2B" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_76_77" acronym="CTRL_CORE_DSP2_IRQ_76_77" offset="0xA20" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_77" width="9" begin="24" end="16" resetval="0x2E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_76" width="9" begin="8" end="0" resetval="0x2D" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_78_79" acronym="CTRL_CORE_DSP2_IRQ_78_79" offset="0xA24" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_79" width="9" begin="24" end="16" resetval="0x30" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_78" width="9" begin="8" end="0" resetval="0x2F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_80_81" acronym="CTRL_CORE_DSP2_IRQ_80_81" offset="0xA28" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_81" width="9" begin="24" end="16" resetval="0x32" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_80" width="9" begin="8" end="0" resetval="0x31" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_82_83" acronym="CTRL_CORE_DSP2_IRQ_82_83" offset="0xA2C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_83" width="9" begin="24" end="16" resetval="0x34" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_82" width="9" begin="8" end="0" resetval="0x33" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_84_85" acronym="CTRL_CORE_DSP2_IRQ_84_85" offset="0xA30" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_85" width="9" begin="24" end="16" resetval="0x36" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_84" width="9" begin="8" end="0" resetval="0x35" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_86_87" acronym="CTRL_CORE_DSP2_IRQ_86_87" offset="0xA34" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_87" width="9" begin="24" end="16" resetval="0x38" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_86" width="9" begin="8" end="0" resetval="0x37" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_88_89" acronym="CTRL_CORE_DSP2_IRQ_88_89" offset="0xA38" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_89" width="9" begin="24" end="16" resetval="0x3A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_88" width="9" begin="8" end="0" resetval="0x39" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_90_91" acronym="CTRL_CORE_DSP2_IRQ_90_91" offset="0xA3C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_91" width="9" begin="24" end="16" resetval="0x3C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_90" width="9" begin="8" end="0" resetval="0x3B" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_92_93" acronym="CTRL_CORE_DSP2_IRQ_92_93" offset="0xA40" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_93" width="9" begin="24" end="16" resetval="0x3E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_92" width="9" begin="8" end="0" resetval="0x3D" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DSP2_IRQ_94_95" acronym="CTRL_CORE_DSP2_IRQ_94_95" offset="0xA44" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_95" width="9" begin="24" end="16" resetval="0x40" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_IRQ_94" width="9" begin="8" end="0" resetval="0x3F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_0_1" acronym="CTRL_CORE_DMA_EDMA_DREQ_0_1" offset="0xC78" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_1_IRQ_1" width="8" begin="23" end="16" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_0_IRQ_0" width="8" begin="7" end="0" resetval="0x1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_2_3" acronym="CTRL_CORE_DMA_EDMA_DREQ_2_3" offset="0xC7C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_3_IRQ_3" width="8" begin="23" end="16" resetval="0x4" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_2_IRQ_2" width="8" begin="7" end="0" resetval="0x3" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_4_5" acronym="CTRL_CORE_DMA_EDMA_DREQ_4_5" offset="0xC80" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_5_IRQ_5" width="8" begin="23" end="16" resetval="0x6" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_4_IRQ_4" width="8" begin="7" end="0" resetval="0x5" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_6_7" acronym="CTRL_CORE_DMA_EDMA_DREQ_6_7" offset="0xC84" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_7_IRQ_7" width="8" begin="23" end="16" resetval="0x8" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_6_IRQ_6" width="8" begin="7" end="0" resetval="0x7" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_8_9" acronym="CTRL_CORE_DMA_EDMA_DREQ_8_9" offset="0xC88" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_9_IRQ_9" width="8" begin="23" end="16" resetval="0xA" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_8_IRQ_8" width="8" begin="7" end="0" resetval="0x9" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_10_11" acronym="CTRL_CORE_DMA_EDMA_DREQ_10_11" offset="0xC8C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_11_IRQ_11" width="8" begin="23" end="16" resetval="0xC" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_10_IRQ_10" width="8" begin="7" end="0" resetval="0xB" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_12_13" acronym="CTRL_CORE_DMA_EDMA_DREQ_12_13" offset="0xC90" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_13_IRQ_13" width="8" begin="23" end="16" resetval="0xE" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_12_IRQ_12" width="8" begin="7" end="0" resetval="0xD" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_14_15" acronym="CTRL_CORE_DMA_EDMA_DREQ_14_15" offset="0xC94" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_15_IRQ_15" width="8" begin="23" end="16" resetval="0x10" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_14_IRQ_14" width="8" begin="7" end="0" resetval="0xF" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_16_17" acronym="CTRL_CORE_DMA_EDMA_DREQ_16_17" offset="0xC98" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_17_IRQ_17" width="8" begin="23" end="16" resetval="0x12" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_16_IRQ_16" width="8" begin="7" end="0" resetval="0x11" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_18_19" acronym="CTRL_CORE_DMA_EDMA_DREQ_18_19" offset="0xC9C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_19_IRQ_19" width="8" begin="23" end="16" resetval="0x14" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_18_IRQ_18" width="8" begin="7" end="0" resetval="0x13" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_20_21" acronym="CTRL_CORE_DMA_EDMA_DREQ_20_21" offset="0xCA0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_21_IRQ_21" width="8" begin="23" end="16" resetval="0x16" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_20_IRQ_20" width="8" begin="7" end="0" resetval="0x15" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_22_23" acronym="CTRL_CORE_DMA_EDMA_DREQ_22_23" offset="0xCA4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_23_IRQ_23" width="8" begin="23" end="16" resetval="0x18" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_22_IRQ_22" width="8" begin="7" end="0" resetval="0x17" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_24_25" acronym="CTRL_CORE_DMA_EDMA_DREQ_24_25" offset="0xCA8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_25_IRQ_25" width="8" begin="23" end="16" resetval="0x1A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_24_IRQ_24" width="8" begin="7" end="0" resetval="0x19" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_26_27" acronym="CTRL_CORE_DMA_EDMA_DREQ_26_27" offset="0xCAC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_27_IRQ_27" width="8" begin="23" end="16" resetval="0x1C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_26_IRQ_26" width="8" begin="7" end="0" resetval="0x1B" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_28_29" acronym="CTRL_CORE_DMA_EDMA_DREQ_28_29" offset="0xCB0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_29_IRQ_29" width="8" begin="23" end="16" resetval="0x1E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_28_IRQ_28" width="8" begin="7" end="0" resetval="0x1D" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_30_31" acronym="CTRL_CORE_DMA_EDMA_DREQ_30_31" offset="0xCB4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_31_IRQ_31" width="8" begin="23" end="16" resetval="0x20" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_30_IRQ_30" width="8" begin="7" end="0" resetval="0x1F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_32_33" acronym="CTRL_CORE_DMA_EDMA_DREQ_32_33" offset="0xCB8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_33_IRQ_33" width="8" begin="23" end="16" resetval="0x22" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_32_IRQ_32" width="8" begin="7" end="0" resetval="0x21" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_34_35" acronym="CTRL_CORE_DMA_EDMA_DREQ_34_35" offset="0xCBC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_35_IRQ_35" width="8" begin="23" end="16" resetval="0x24" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_34_IRQ_34" width="8" begin="7" end="0" resetval="0x23" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_36_37" acronym="CTRL_CORE_DMA_EDMA_DREQ_36_37" offset="0xCC0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_37_IRQ_37" width="8" begin="23" end="16" resetval="0x26" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_36_IRQ_36" width="8" begin="7" end="0" resetval="0x25" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_38_39" acronym="CTRL_CORE_DMA_EDMA_DREQ_38_39" offset="0xCC4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_39_IRQ_39" width="8" begin="23" end="16" resetval="0x28" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_38_IRQ_38" width="8" begin="7" end="0" resetval="0x27" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_40_41" acronym="CTRL_CORE_DMA_EDMA_DREQ_40_41" offset="0xCC8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_41_IRQ_41" width="8" begin="23" end="16" resetval="0x2A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_40_IRQ_40" width="8" begin="7" end="0" resetval="0x29" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_42_43" acronym="CTRL_CORE_DMA_EDMA_DREQ_42_43" offset="0xCCC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_43_IRQ_43" width="8" begin="23" end="16" resetval="0x2C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_42_IRQ_42" width="8" begin="7" end="0" resetval="0x2B" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_44_45" acronym="CTRL_CORE_DMA_EDMA_DREQ_44_45" offset="0xCD0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_45_IRQ_45" width="8" begin="23" end="16" resetval="0x2E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_44_IRQ_44" width="8" begin="7" end="0" resetval="0x2D" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_46_47" acronym="CTRL_CORE_DMA_EDMA_DREQ_46_47" offset="0xCD4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_47_IRQ_47" width="8" begin="23" end="16" resetval="0x30" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_46_IRQ_46" width="8" begin="7" end="0" resetval="0x2F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_48_49" acronym="CTRL_CORE_DMA_EDMA_DREQ_48_49" offset="0xCD8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_49_IRQ_49" width="8" begin="23" end="16" resetval="0x32" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_48_IRQ_48" width="8" begin="7" end="0" resetval="0x31" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_50_51" acronym="CTRL_CORE_DMA_EDMA_DREQ_50_51" offset="0xCDC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_51_IRQ_51" width="8" begin="23" end="16" resetval="0x34" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_50_IRQ_50" width="8" begin="7" end="0" resetval="0x33" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_52_53" acronym="CTRL_CORE_DMA_EDMA_DREQ_52_53" offset="0xCE0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_53_IRQ_53" width="8" begin="23" end="16" resetval="0x36" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_52_IRQ_52" width="8" begin="7" end="0" resetval="0x35" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_54_55" acronym="CTRL_CORE_DMA_EDMA_DREQ_54_55" offset="0xCE4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_55_IRQ_55" width="8" begin="23" end="16" resetval="0x38" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_54_IRQ_54" width="8" begin="7" end="0" resetval="0x37" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_56_57" acronym="CTRL_CORE_DMA_EDMA_DREQ_56_57" offset="0xCE8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_57_IRQ_57" width="8" begin="23" end="16" resetval="0x3A" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_56_IRQ_56" width="8" begin="7" end="0" resetval="0x39" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_58_59" acronym="CTRL_CORE_DMA_EDMA_DREQ_58_59" offset="0xCEC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_59_IRQ_59" width="8" begin="23" end="16" resetval="0x3C" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_58_IRQ_58" width="8" begin="7" end="0" resetval="0x3B" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_60_61" acronym="CTRL_CORE_DMA_EDMA_DREQ_60_61" offset="0xCF0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_61_IRQ_61" width="8" begin="23" end="16" resetval="0x3E" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_60_IRQ_60" width="8" begin="7" end="0" resetval="0x3D" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_EDMA_DREQ_62_63" acronym="CTRL_CORE_DMA_EDMA_DREQ_62_63" offset="0xCF4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_63_IRQ_63" width="8" begin="23" end="16" resetval="0x40" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_EDMA_DREQ_62_IRQ_62" width="8" begin="7" end="0" resetval="0x3F" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_0_1" acronym="CTRL_CORE_DMA_DSP1_DREQ_0_1" offset="0xCF8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_1_IRQ_1" width="8" begin="23" end="16" resetval="0x81" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_0_IRQ_0" width="8" begin="7" end="0" resetval="0x80" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_2_3" acronym="CTRL_CORE_DMA_DSP1_DREQ_2_3" offset="0xCFC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_3_IRQ_3" width="8" begin="23" end="16" resetval="0x83" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_2_IRQ_2" width="8" begin="7" end="0" resetval="0x82" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_4_5" acronym="CTRL_CORE_DMA_DSP1_DREQ_4_5" offset="0xD00" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_5_IRQ_5" width="8" begin="23" end="16" resetval="0x85" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_4_IRQ_4" width="8" begin="7" end="0" resetval="0x84" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_6_7" acronym="CTRL_CORE_DMA_DSP1_DREQ_6_7" offset="0xD04" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_7_IRQ_7" width="8" begin="23" end="16" resetval="0x87" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_6_IRQ_6" width="8" begin="7" end="0" resetval="0x86" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_8_9" acronym="CTRL_CORE_DMA_DSP1_DREQ_8_9" offset="0xD08" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_9_IRQ_9" width="8" begin="23" end="16" resetval="0x89" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_8_IRQ_8" width="8" begin="7" end="0" resetval="0x88" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_10_11" acronym="CTRL_CORE_DMA_DSP1_DREQ_10_11" offset="0xD0C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_11_IRQ_11" width="8" begin="23" end="16" resetval="0x8B" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_10_IRQ_10" width="8" begin="7" end="0" resetval="0x8A" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_12_13" acronym="CTRL_CORE_DMA_DSP1_DREQ_12_13" offset="0xD10" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_13_IRQ_13" width="8" begin="23" end="16" resetval="0x8D" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_12_IRQ_12" width="8" begin="7" end="0" resetval="0x8C" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_14_15" acronym="CTRL_CORE_DMA_DSP1_DREQ_14_15" offset="0xD14" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_15_IRQ_15" width="8" begin="23" end="16" resetval="0x8F" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_14_IRQ_14" width="8" begin="7" end="0" resetval="0x8E" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_16_17" acronym="CTRL_CORE_DMA_DSP1_DREQ_16_17" offset="0xD18" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_17_IRQ_17" width="8" begin="23" end="16" resetval="0x9B" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_16_IRQ_16" width="8" begin="7" end="0" resetval="0x9A" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP1_DREQ_18_19" acronym="CTRL_CORE_DMA_DSP1_DREQ_18_19" offset="0xD1C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_19_IRQ_19" width="8" begin="23" end="16" resetval="0x9D" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP1_DREQ_18_IRQ_18" width="8" begin="7" end="0" resetval="0x9C" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_0_1" acronym="CTRL_CORE_DMA_DSP2_DREQ_0_1" offset="0xD20" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_1_IRQ_1" width="8" begin="23" end="16" resetval="0x81" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_0_IRQ_0" width="8" begin="7" end="0" resetval="0x80" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_2_3" acronym="CTRL_CORE_DMA_DSP2_DREQ_2_3" offset="0xD24" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_3_IRQ_3" width="8" begin="23" end="16" resetval="0x83" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_2_IRQ_2" width="8" begin="7" end="0" resetval="0x82" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_4_5" acronym="CTRL_CORE_DMA_DSP2_DREQ_4_5" offset="0xD28" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_5_IRQ_5" width="8" begin="23" end="16" resetval="0x85" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_4_IRQ_4" width="8" begin="7" end="0" resetval="0x84" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_6_7" acronym="CTRL_CORE_DMA_DSP2_DREQ_6_7" offset="0xD2C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_7_IRQ_7" width="8" begin="23" end="16" resetval="0x87" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_6_IRQ_6" width="8" begin="7" end="0" resetval="0x86" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_8_9" acronym="CTRL_CORE_DMA_DSP2_DREQ_8_9" offset="0xD30" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_9_IRQ_9" width="8" begin="23" end="16" resetval="0x89" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_8_IRQ_8" width="8" begin="7" end="0" resetval="0x88" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_10_11" acronym="CTRL_CORE_DMA_DSP2_DREQ_10_11" offset="0xD34" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_11_IRQ_11" width="8" begin="23" end="16" resetval="0x8B" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_10_IRQ_10" width="8" begin="7" end="0" resetval="0x8A" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_12_13" acronym="CTRL_CORE_DMA_DSP2_DREQ_12_13" offset="0xD38" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_13_IRQ_13" width="8" begin="23" end="16" resetval="0x8D" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_12_IRQ_12" width="8" begin="7" end="0" resetval="0x8C" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_14_15" acronym="CTRL_CORE_DMA_DSP2_DREQ_14_15" offset="0xD3C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_15_IRQ_15" width="8" begin="23" end="16" resetval="0x8F" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_14_IRQ_14" width="8" begin="7" end="0" resetval="0x8E" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_16_17" acronym="CTRL_CORE_DMA_DSP2_DREQ_16_17" offset="0xD40" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_17_IRQ_17" width="8" begin="23" end="16" resetval="0x9B" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_16_IRQ_16" width="8" begin="7" end="0" resetval="0x9A" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_DMA_DSP2_DREQ_18_19" acronym="CTRL_CORE_DMA_DSP2_DREQ_18_19" offset="0xD44" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_19_IRQ_19" width="8" begin="23" end="16" resetval="0x9D" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DMA_DSP2_DREQ_18_IRQ_18" width="8" begin="7" end="0" resetval="0x9C" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ESM_GROUP1_0" acronym="CTRL_CORE_ESM_GROUP1_0" offset="0xD54" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ESM_GROUP1_0_IRQ_0" width="9" begin="8" end="0" resetval="0xea" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ESM_GROUP1_1" acronym="CTRL_CORE_ESM_GROUP1_1" offset="0xD58" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ESM_GROUP1_1_IRQ_1" width="9" begin="8" end="0" resetval="0x19d" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ESM_GROUP1_2" acronym="CTRL_CORE_ESM_GROUP1_2" offset="0xD5C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ESM_GROUP1_2_IRQ_2" width="9" begin="8" end="0" resetval="0x19f" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ESM_GROUP1_3" acronym="CTRL_CORE_ESM_GROUP1_3" offset="0xD60" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ESM_GROUP1_3_DMA_3" width="8" begin="7" end="0" resetval="0x4" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_CONTROL_DDRCACH1_0" acronym="CTRL_CORE_CONTROL_DDRCACH1_0" offset="0xE30" width="32" description="ddrcaCH1 control">
    <bitfield id="DDRCH1_PART0_I" width="3" begin="31" end="29" resetval="0x2" description="PART0 Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART0_SR" width="3" begin="28" end="26" resetval="0x2" description="PART0 Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART0_WD" width="2" begin="25" end="24" resetval="0x2" description="PART0 Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART5A_I" width="3" begin="23" end="21" resetval="0x2" description="PART5A Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART5A_SR" width="3" begin="20" end="18" resetval="0x2" description="PART5A Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART5A_WD" width="2" begin="17" end="16" resetval="0x2" description="PART5A Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART5B_I" width="3" begin="15" end="13" resetval="0x2" description="PART5B Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART5B_SR" width="3" begin="12" end="10" resetval="0x2" description="PART5B Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART5B_WD" width="2" begin="9" end="8" resetval="0x2" description="PART5B Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART6_I" width="3" begin="7" end="5" resetval="0x2" description="PART6 Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART6_SR" width="3" begin="4" end="2" resetval="0x2" description="PART6 Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART6_WD" width="2" begin="1" end="0" resetval="0x2" description="PART6 Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_CONTROL_DDRCH1_0" acronym="CTRL_CORE_CONTROL_DDRCH1_0" offset="0xE38" width="32" description="DDRCH1 control 0">
    <bitfield id="DDRCH1_PART1A_I" width="3" begin="31" end="29" resetval="0x2" description="PART1A Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART1A_SR" width="3" begin="28" end="26" resetval="0x2" description="PART1A Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART1A_WD" width="2" begin="25" end="24" resetval="0x2" description="PART1A Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART1B_I" width="3" begin="23" end="21" resetval="0x2" description="PART1B Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART1B_SR" width="3" begin="20" end="18" resetval="0x2" description="PART1B Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART1B_WD" width="2" begin="17" end="16" resetval="0x2" description="PART1B Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART2A_I" width="3" begin="15" end="13" resetval="0x2" description="PART2A Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART2A_SR" width="3" begin="12" end="10" resetval="0x2" description="PART2A Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART2A_WD" width="2" begin="9" end="8" resetval="0x2" description="PART2A Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART2B_I" width="3" begin="7" end="5" resetval="0x2" description="PART2B Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART2B_SR" width="3" begin="4" end="2" resetval="0x2" description="PART2B Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART2B_WD" width="2" begin="1" end="0" resetval="0x2" description="PART2B Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_CONTROL_DDRCH1_1" acronym="CTRL_CORE_CONTROL_DDRCH1_1" offset="0xE3C" width="32" description="DDRCH1 control 1">
    <bitfield id="DDRCH1_PART3A_I" width="3" begin="31" end="29" resetval="0x2" description="PART3A Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART3A_SR" width="3" begin="28" end="26" resetval="0x2" description="PART3A Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART3A_WD" width="2" begin="25" end="24" resetval="0x2" description="PART3A Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART3B_I" width="3" begin="23" end="21" resetval="0x2" description="PART3B Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART3B_SR" width="3" begin="20" end="18" resetval="0x2" description="PART3B Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART3B_WD" width="2" begin="17" end="16" resetval="0x2" description="PART3B Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART4A_I" width="3" begin="15" end="13" resetval="0x2" description="PART4A Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART4A_SR" width="3" begin="12" end="10" resetval="0x2" description="PART4A Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART4A_WD" width="2" begin="9" end="8" resetval="0x2" description="PART4A Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART4B_I" width="3" begin="7" end="5" resetval="0x2" description="PART4B Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART4B_SR" width="3" begin="4" end="2" resetval="0x2" description="PART4B Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART4B_WD" width="2" begin="1" end="0" resetval="0x2" description="PART4B Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_CONTROL_DDRCH1_2" acronym="CTRL_CORE_CONTROL_DDRCH1_2" offset="0xE48" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DDRCH1_PART7A_I" width="3" begin="23" end="21" resetval="0x2" description="PART7A Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART7A_SR" width="3" begin="20" end="18" resetval="0x2" description="PART7A Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART7A_WD" width="2" begin="17" end="16" resetval="0x2" description="PART7A Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART7B_I" width="3" begin="15" end="13" resetval="0x2" description="PART7B Impedence control I[2:0] 0x0: Imp80 0x1: Imp60 0x2: Imp48 0x3: Imp40 0x4: Imp34 0x5: Reserved 0x6: Reserved 0x7: Reserved" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART7B_SR" width="3" begin="12" end="10" resetval="0x2" description="PART7B Slew Rate control SR[2:0]. All 8 values are valid. 0x0: Fastest .... 0x7: Slowest" range="" rwaccess="RW"/>
    <bitfield id="DDRCH1_PART7B_WD" width="2" begin="9" end="8" resetval="0x2" description="PART7B Weak driver control WD[1:0] -For single-ended operation: 0x0: Pull logic is disabled 0x1: Pull-up selected 0x2: Pull-down selected 0x3: Maintain the previous output value -For differential pair operation: 0x0: Pull logic is disabled 0x1: Pull-up selected for padp, pull-down selected for padn 0x2: Pull-down selected for padp, pull-up selected for padn 0x3: Maintain the previous output value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_CONTROL_DDRIO_0" acronym="CTRL_CORE_CONTROL_DDRIO_0" offset="0xE50" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DDRCH1_VREF_DQ0_INT_CCAP0" width="1" begin="19" end="19" resetval="0x1" description="Selection for coupling cap connection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ0_INT_CCAP0_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ0_INT_CCAP0_1" description="Enabled"/>
    </bitfield>
    <bitfield id="DDRCH1_VREF_DQ0_INT_CCAP1" width="1" begin="18" end="18" resetval="0x0" description="Selection for coupling cap connection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ0_INT_CCAP1_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ0_INT_CCAP1_1" description="Enabled"/>
    </bitfield>
    <bitfield id="DDRCH1_VREF_DQ0_INT_TAP0" width="1" begin="17" end="17" resetval="0x0" description="Selection for internal reference voltage drive" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ0_INT_TAP0_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ0_INT_TAP0_1" description="Enabled"/>
    </bitfield>
    <bitfield id="DDRCH1_VREF_DQ0_INT_TAP1" width="1" begin="16" end="16" resetval="0x1" description="Selection for internal reference voltage drive" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ0_INT_TAP1_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ0_INT_TAP1_1" description="Enabled"/>
    </bitfield>
    <bitfield id="DDRCH1_VREF_DQ0_INT_EN" width="1" begin="15" end="15" resetval="0x1" description="Enable" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ0_INT_EN_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ0_INT_EN_1" description="Enabled"/>
    </bitfield>
    <bitfield id="DDRCH1_VREF_DQ1_INT_CCAP0" width="1" begin="14" end="14" resetval="0x1" description="Selection for coupling cap connection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ1_INT_CCAP0_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ1_INT_CCAP0_1" description="Enabled"/>
    </bitfield>
    <bitfield id="DDRCH1_VREF_DQ1_INT_CCAP1" width="1" begin="13" end="13" resetval="0x0" description="Selection for coupling cap connection" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ1_INT_CCAP1_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ1_INT_CCAP1_1" description="Enabled"/>
    </bitfield>
    <bitfield id="DDRCH1_VREF_DQ1_INT_TAP0" width="1" begin="12" end="12" resetval="0x0" description="Selection for internal reference voltage drive" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ1_INT_TAP0_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ1_INT_TAP0_1" description="Enabled"/>
    </bitfield>
    <bitfield id="DDRCH1_VREF_DQ1_INT_TAP1" width="1" begin="11" end="11" resetval="0x1" description="Selection for internal reference voltage drive" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ1_INT_TAP1_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ1_INT_TAP1_1" description="Enabled"/>
    </bitfield>
    <bitfield id="DDRCH1_VREF_DQ1_INT_EN" width="1" begin="10" end="10" resetval="0x1" description="Enable" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLE" token="DDRCH1_VREF_DQ1_INT_EN_0" description="Disabled"/>
      <bitenum value="1" id="ENABLE" token="DDRCH1_VREF_DQ1_INT_EN_1" description="Enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x260" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_HWOBS_FINAL_MUX_SEL" acronym="CTRL_CORE_HWOBS_FINAL_MUX_SEL" offset="0x1000" width="32" description="This register controls the final multiplexor which selects whether CORE or WKUP observable signals are mapped to the final observability bus, that is obs[31:0] bus.">
    <bitfield id="SELECT" width="32" begin="31" end="0" resetval="0x0" description="Each bit is associated with one observability signal line. Bit 31 selects between CORE and WKUP signal for obs31 line and bit 0 does the same for obs0 line. The same logic applies for all other bits." range="" rwaccess="RW">
      <bitenum value="0" id="WKUP_signal_selected." token="SELECT_0" description="WKUP signal selected."/>
      <bitenum value="1" id="CORE_signal_selected." token="SELECT_1" description="CORE signal selected."/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_0" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_0" offset="0x100C" width="32" description="This register is used to select an observable signal for CORE observability line 0.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 0. This signal can then be mapped to obs0 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[0] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="7" id="hwobs_debug_dss(0)" token="MODE_7" description="hwobs_debug_dss(0)"/>
      <bitenum value="11" id="hwobs_dsshdcpducatidisable" token="MODE_11" description="hwobs_dsshdcpducatidisable"/>
      <bitenum value="14" id="14" token="MODE_14" description="hwobs_emif1_prcm_deviceoff_wkup_core_rstactst"/>
      <bitenum value="18" id="hwobs_debug_debugss(0)" token="MODE_18" description="hwobs_debug_debugss(0)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_lock(0)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(0)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(0)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_lock(1)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[23]" token="MODE_30" description="hwobs_eve1_eve_dbgout[23]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[31]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [31]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[31]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [31]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[0]" token="MODE_38" description="hwobs_vip1_outmux_testport[0]"/>
      <bitenum value="42" id="hwobs_debug_prm(0)" token="MODE_42" description="hwobs_debug_prm(0)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(0)" token="MODE_43" description="hwobs_debug_cm_core_aon(0)"/>
      <bitenum value="44" id="hwobs_int_iss(0)" token="MODE_44" description="hwobs_int_iss(0)"/>
      <bitenum value="45" id="hwobs_int_iss(32)" token="MODE_45" description="hwobs_int_iss(32)"/>
      <bitenum value="46" id="func_spare_out[0]" token="MODE_46" description="func_spare_out[0]"/>
      <bitenum value="47" id="dft_test_pad_i[0]" token="MODE_47" description="dft_test_pad_i[0]"/>
      <bitenum value="48" id="dft_test_pad_o[0]" token="MODE_48" description="dft_test_pad_o[0]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_1" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_1" offset="0x1010" width="32" description="This register is used to select an observable signal for CORE observability line 1.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 1. This signal can then be mapped to obs1 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[1] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="7" id="hwobs_debug_dss(1)" token="MODE_7" description="hwobs_debug_dss(1)"/>
      <bitenum value="9" id="hwobs_dspdpll_freqlock" token="MODE_9" description="hwobs_dspdpll_freqlock"/>
      <bitenum value="11" id="hwobs_dsshdcpsecurity_violation" token="MODE_11" description="hwobs_dsshdcpsecurity_violation"/>
      <bitenum value="12" id="hwobs_ddrdpll_freqlock" token="MODE_12" description="hwobs_ddrdpll_freqlock"/>
      <bitenum value="14" id="hwobs_emif1_pwr_sidlereq" token="MODE_14" description="hwobs_emif1_pwr_sidlereq"/>
      <bitenum value="18" id="hwobs_debug_debugss(1)" token="MODE_18" description="hwobs_debug_debugss(1)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_lock(1)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(1)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(1)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_lock(0)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[22]" token="MODE_30" description="hwobs_eve1_eve_dbgout[22]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[30]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [30]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[30]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [30]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[1]" token="MODE_38" description="hwobs_vip1_outmux_testport[1]"/>
      <bitenum value="42" id="hwobs_debug_prm(1)" token="MODE_42" description="hwobs_debug_prm(1)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(1)" token="MODE_43" description="hwobs_debug_cm_core_aon(1)"/>
      <bitenum value="44" id="hwobs_int_iss(1)" token="MODE_44" description="hwobs_int_iss(1)"/>
      <bitenum value="45" id="hwobs_int_iss(33)" token="MODE_45" description="hwobs_int_iss(33)"/>
      <bitenum value="46" id="func_spare_out[1]" token="MODE_46" description="func_spare_out[1]"/>
      <bitenum value="47" id="dft_test_pad_i[1]" token="MODE_47" description="dft_test_pad_i[1]"/>
      <bitenum value="48" id="dft_test_pad_o[1]" token="MODE_48" description="dft_test_pad_o[1]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_2" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_2" offset="0x1014" width="32" description="This register is used to select an observable signal for CORE observability line 2.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 2. This signal can then be mapped to obs2 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[2] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="7" id="hwobs_debug_dss(2)" token="MODE_7" description="hwobs_debug_dss(2)"/>
      <bitenum value="9" id="hwobs_dspdpll_tinitz" token="MODE_9" description="hwobs_dspdpll_tinitz"/>
      <bitenum value="11" id="hwobs_dsshdmiphypwrcmdtxon" token="MODE_11" description="hwobs_dsshdmiphypwrcmdtxon"/>
      <bitenum value="12" id="hwobs_ddrdpll_tinitz" token="MODE_12" description="hwobs_ddrdpll_tinitz"/>
      <bitenum value="14" id="hwobs_emif1_pwr_sidleack(1)" token="MODE_14" description="hwobs_emif1_pwr_sidleack(1)"/>
      <bitenum value="18" id="hwobs_debug_debugss(2)" token="MODE_18" description="hwobs_debug_debugss(2)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_lock_byte0"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(2)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(2)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(0)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[21]" token="MODE_30" description="hwobs_eve1_eve_dbgout[21]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[29]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [29]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[29]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [29]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[2]" token="MODE_38" description="hwobs_vip1_outmux_testport[2]"/>
      <bitenum value="42" id="hwobs_debug_prm(2)" token="MODE_42" description="hwobs_debug_prm(2)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(2)" token="MODE_43" description="hwobs_debug_cm_core_aon(2)"/>
      <bitenum value="44" id="hwobs_int_iss(2)" token="MODE_44" description="hwobs_int_iss(2)"/>
      <bitenum value="45" id="hwobs_int_iss(34)" token="MODE_45" description="hwobs_int_iss(34)"/>
      <bitenum value="46" id="func_spare_out[2]" token="MODE_46" description="func_spare_out[2]"/>
      <bitenum value="47" id="dft_test_pad_i[2]" token="MODE_47" description="dft_test_pad_i[2]"/>
      <bitenum value="48" id="dft_test_pad_o[2]" token="MODE_48" description="dft_test_pad_o[2]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_3" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_3" offset="0x1018" width="32" description="This register is used to select an observable signal for CORE observability line 3.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 3. This signal can then be mapped to obs3 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[3] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_coredpll_freqlock" token="MODE_1" description="hwobs_coredpll_freqlock"/>
      <bitenum value="3" id="hwobs_dsi1adpll_freqlock" token="MODE_3" description="hwobs_dsi1adpll_freqlock"/>
      <bitenum value="7" id="hwobs_debug_dss(3)" token="MODE_7" description="hwobs_debug_dss(3)"/>
      <bitenum value="9" id="hwobs_dspdpll_phaselock" token="MODE_9" description="hwobs_dspdpll_phaselock"/>
      <bitenum value="11" id="hwobs_dsshdmiphypwrcmdoff" token="MODE_11" description="hwobs_dsshdmiphypwrcmdoff"/>
      <bitenum value="12" id="hwobs_ddrdpll_phaselock" token="MODE_12" description="hwobs_ddrdpll_phaselock"/>
      <bitenum value="14" id="hwobs_emif1_pwr_sidleack(0)" token="MODE_14" description="hwobs_emif1_pwr_sidleack(0)"/>
      <bitenum value="18" id="hwobs_debug_debugss(3)" token="MODE_18" description="hwobs_debug_debugss(3)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rdfifo_rdptr_byte0(0)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(3)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(3)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(1)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[20]" token="MODE_30" description="hwobs_eve1_eve_dbgout[20]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[28]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [28]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[28]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [28]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[3]" token="MODE_38" description="hwobs_vip1_outmux_testport[3]"/>
      <bitenum value="42" id="hwobs_debug_prm(3)" token="MODE_42" description="hwobs_debug_prm(3)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(3)" token="MODE_43" description="hwobs_debug_cm_core_aon(3)"/>
      <bitenum value="44" id="hwobs_int_iss(3)" token="MODE_44" description="hwobs_int_iss(3)"/>
      <bitenum value="45" id="hwobs_int_iss(35)" token="MODE_45" description="hwobs_int_iss(35)"/>
      <bitenum value="46" id="func_spare_out[3]" token="MODE_46" description="func_spare_out[3]"/>
      <bitenum value="47" id="dft_test_pad_i[3]" token="MODE_47" description="dft_test_pad_i[3]"/>
      <bitenum value="48" id="dft_test_pad_o[3]" token="MODE_48" description="dft_test_pad_o[3]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_4" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_4" offset="0x101C" width="32" description="This register is used to select an observable signal for CORE observability line 4.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 4. This signal can then be mapped to obs4 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[4] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_coredpll_tinitz" token="MODE_1" description="hwobs_coredpll_tinitz"/>
      <bitenum value="3" id="hwobs_dsi1adpll_tinitz" token="MODE_3" description="hwobs_dsi1adpll_tinitz"/>
      <bitenum value="7" id="hwobs_debug_dss(4)" token="MODE_7" description="hwobs_debug_dss(4)"/>
      <bitenum value="9" id="hwobs_dspdpll_tenable" token="MODE_9" description="hwobs_dspdpll_tenable"/>
      <bitenum value="11" id="hwobs_dsshdmiphypwrack" token="MODE_11" description="hwobs_dsshdmiphypwrack"/>
      <bitenum value="12" id="hwobs_ddrdpll_tenable" token="MODE_12" description="hwobs_ddrdpll_tenable"/>
      <bitenum value="14" id="hwobs_emif1_pwr_fclken" token="MODE_14" description="hwobs_emif1_pwr_fclken"/>
      <bitenum value="18" id="hwobs_debug_debugss(4)" token="MODE_18" description="hwobs_debug_debugss(4)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rdfifo_rdptr_byte0(1)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(4)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(4)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(2)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[19]" token="MODE_30" description="hwobs_eve1_eve_dbgout[19]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[27]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [27]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[27]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [27]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[4]" token="MODE_38" description="hwobs_vip1_outmux_testport[4]"/>
      <bitenum value="42" id="hwobs_debug_prm(4)" token="MODE_42" description="hwobs_debug_prm(4)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(4)" token="MODE_43" description="hwobs_debug_cm_core_aon(4)"/>
      <bitenum value="44" id="hwobs_int_iss(4)" token="MODE_44" description="hwobs_int_iss(4)"/>
      <bitenum value="45" id="hwobs_int_iss(36)" token="MODE_45" description="hwobs_int_iss(36)"/>
      <bitenum value="46" id="func_spare_out[4]" token="MODE_46" description="func_spare_out[4]"/>
      <bitenum value="47" id="dft_test_pad_i[4]" token="MODE_47" description="dft_test_pad_i[4]"/>
      <bitenum value="48" id="dft_test_pad_o[4]" token="MODE_48" description="dft_test_pad_o[4]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_5" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_5" offset="0x1020" width="32" description="This register is used to select an observable signal for CORE observability line 5.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 5. This signal can then be mapped to obs5 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[5] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_coredpll_phaselock" token="MODE_1" description="hwobs_coredpll_phaselock"/>
      <bitenum value="3" id="hwobs_dsi1adpll_phaselock" token="MODE_3" description="hwobs_dsi1adpll_phaselock"/>
      <bitenum value="7" id="hwobs_debug_dss(5)" token="MODE_7" description="hwobs_debug_dss(5)"/>
      <bitenum value="9" id="hwobs_dspdpll_tenablediv" token="MODE_9" description="hwobs_dspdpll_tenablediv"/>
      <bitenum value="11" id="hwobs_dsshdmihpd" token="MODE_11" description="hwobs_dsshdmihpd"/>
      <bitenum value="12" id="hwobs_ddrdpll_tenablediv" token="MODE_12" description="hwobs_ddrdpll_tenablediv"/>
      <bitenum value="14" id="hwobs_emif1_sys_err_intr_req" token="MODE_14" description="hwobs_emif1_sys_err_intr_req"/>
      <bitenum value="18" id="hwobs_debug_debugss(5)" token="MODE_18" description="hwobs_debug_debugss(5)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rdfifo_rdptr_byte0(2)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(5)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(5)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(3)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[18]" token="MODE_30" description="hwobs_eve1_eve_dbgout[18]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[26]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [26]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[26]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [26]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[5]" token="MODE_38" description="hwobs_vip1_outmux_testport[5]"/>
      <bitenum value="42" id="hwobs_debug_prm(5)" token="MODE_42" description="hwobs_debug_prm(5)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(5)" token="MODE_43" description="hwobs_debug_cm_core_aon(5)"/>
      <bitenum value="44" id="hwobs_int_iss(5)" token="MODE_44" description="hwobs_int_iss(5)"/>
      <bitenum value="45" id="hwobs_int_iss(37)" token="MODE_45" description="hwobs_int_iss(37)"/>
      <bitenum value="46" id="func_spare_out[5]" token="MODE_46" description="func_spare_out[5]"/>
      <bitenum value="47" id="dft_test_pad_i[5]" token="MODE_47" description="dft_test_pad_i[5]"/>
      <bitenum value="48" id="dft_test_pad_o[5]" token="MODE_48" description="dft_test_pad_o[5]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_6" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_6" offset="0x1024" width="32" description="This register is used to select an observable signal for CORE observability line 6.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 6. This signal can then be mapped to obs6 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[6] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_coredpll_tenable" token="MODE_1" description="hwobs_coredpll_tenable"/>
      <bitenum value="3" id="hwobs_dsi1adpll_tenable" token="MODE_3" description="hwobs_dsi1adpll_tenable"/>
      <bitenum value="7" id="hwobs_debug_dss(6)" token="MODE_7" description="hwobs_debug_dss(6)"/>
      <bitenum value="9" id="hwobs_dspdpll_bypassack" token="MODE_9" description="hwobs_dspdpll_bypassack"/>
      <bitenum value="11" id="hwobs_dssdsi1ascpenphy" token="MODE_11" description="hwobs_dssdsi1ascpenphy"/>
      <bitenum value="12" id="hwobs_ddrdpll_bypassack" token="MODE_12" description="hwobs_ddrdpll_bypassack"/>
      <bitenum value="14" id="hwobs_emif1_sys_err_intr_pend" token="MODE_14" description="hwobs_emif1_sys_err_intr_pend"/>
      <bitenum value="18" id="hwobs_debug_debugss(6)" token="MODE_18" description="hwobs_debug_debugss(6)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rdfifo_wrptr_byte0(0)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(6)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(6)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(4)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[17]" token="MODE_30" description="hwobs_eve1_eve_dbgout[17]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[25]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [25]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[25]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [25]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[6]" token="MODE_38" description="hwobs_vip1_outmux_testport[6]"/>
      <bitenum value="42" id="hwobs_debug_prm(6)" token="MODE_42" description="hwobs_debug_prm(6)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(6)" token="MODE_43" description="hwobs_debug_cm_core_aon(6)"/>
      <bitenum value="44" id="hwobs_int_iss(6)" token="MODE_44" description="hwobs_int_iss(6)"/>
      <bitenum value="45" id="hwobs_int_iss(38)" token="MODE_45" description="hwobs_int_iss(38)"/>
      <bitenum value="46" id="func_spare_out[6]" token="MODE_46" description="func_spare_out[6]"/>
      <bitenum value="47" id="dft_test_pad_i[6]" token="MODE_47" description="dft_test_pad_i[6]"/>
      <bitenum value="48" id="dft_test_pad_o[6]" token="MODE_48" description="dft_test_pad_o[6]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_7" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_7" offset="0x1028" width="32" description="This register is used to select an observable signal for CORE observability line 7.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 7. This signal can then be mapped to obs7 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[7] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_coredpll_tenablediv" token="MODE_1" description="hwobs_coredpll_tenablediv"/>
      <bitenum value="3" id="hwobs_dsi1adpll_tenablediv" token="MODE_3" description="hwobs_dsi1adpll_tenablediv"/>
      <bitenum value="7" id="hwobs_debug_dss(7)" token="MODE_7" description="hwobs_debug_dss(7)"/>
      <bitenum value="9" id="hwobs_dspdpll_idle" token="MODE_9" description="hwobs_dspdpll_idle"/>
      <bitenum value="11" id="hwobs_dssdsi1ascpaddr(3)" token="MODE_11" description="hwobs_dssdsi1ascpaddr(3)"/>
      <bitenum value="12" id="hwobs_ddrdpll_idle" token="MODE_12" description="hwobs_ddrdpll_idle"/>
      <bitenum value="14" id="hwobs_emif1_ll_err_intr_req" token="MODE_14" description="hwobs_emif1_ll_err_intr_req"/>
      <bitenum value="18" id="hwobs_debug_debugss(7)" token="MODE_18" description="hwobs_debug_debugss(7)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rdfifo_wrptr_byte0(1)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(7)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(7)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(5)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[16]" token="MODE_30" description="hwobs_eve1_eve_dbgout[16]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[24]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [24]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[24]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [24]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[7]" token="MODE_38" description="hwobs_vip1_outmux_testport[7]"/>
      <bitenum value="42" id="hwobs_debug_prm(7)" token="MODE_42" description="hwobs_debug_prm(7)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(7)" token="MODE_43" description="hwobs_debug_cm_core_aon(7)"/>
      <bitenum value="44" id="hwobs_int_iss(7)" token="MODE_44" description="hwobs_int_iss(7)"/>
      <bitenum value="45" id="hwobs_int_iss(39)" token="MODE_45" description="hwobs_int_iss(39)"/>
      <bitenum value="46" id="func_spare_out[7]" token="MODE_46" description="func_spare_out[7]"/>
      <bitenum value="47" id="dft_test_pad_i[7]" token="MODE_47" description="dft_test_pad_i[7]"/>
      <bitenum value="48" id="dft_test_pad_o[7]" token="MODE_48" description="dft_test_pad_o[7]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_8" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_8" offset="0x102C" width="32" description="This register is used to select an observable signal for CORE observability line 8.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 8. This signal can then be mapped to obs8 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[8] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_coredpll_bypassack" token="MODE_1" description="hwobs_coredpll_bypassack"/>
      <bitenum value="3" id="hwobs_dsi1adpll_bypassack" token="MODE_3" description="hwobs_dsi1adpll_bypassack"/>
      <bitenum value="7" id="hwobs_debug_dss(8)" token="MODE_7" description="hwobs_debug_dss(8)"/>
      <bitenum value="11" id="hwobs_dssdsi1ascpaddr(2)" token="MODE_11" description="hwobs_dssdsi1ascpaddr(2)"/>
      <bitenum value="12" id="hwobs_dsi1a_plllock" token="MODE_12" description="hwobs_dsi1a_plllock"/>
      <bitenum value="14" id="hwobs_emif1_ll_err_intr_pend" token="MODE_14" description="hwobs_emif1_ll_err_intr_pend"/>
      <bitenum value="18" id="hwobs_debug_debugss(8)" token="MODE_18" description="hwobs_debug_debugss(8)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rdfifo_wrptr_byte0(2)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(8)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(8)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(6)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[15]" token="MODE_30" description="hwobs_eve1_eve_dbgout[15]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[23]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [23]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[23]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [23]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[8]" token="MODE_38" description="hwobs_vip1_outmux_testport[8]"/>
      <bitenum value="42" id="hwobs_debug_prm(8)" token="MODE_42" description="hwobs_debug_prm(8)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(8)" token="MODE_43" description="hwobs_debug_cm_core_aon(8)"/>
      <bitenum value="44" id="hwobs_int_iss(8)" token="MODE_44" description="hwobs_int_iss(8)"/>
      <bitenum value="45" id="hwobs_int_iss(40)" token="MODE_45" description="hwobs_int_iss(40)"/>
      <bitenum value="46" id="func_spare_out[8]" token="MODE_46" description="func_spare_out[8]"/>
      <bitenum value="47" id="dft_test_pad_i[8]" token="MODE_47" description="dft_test_pad_i[8]"/>
      <bitenum value="48" id="dft_test_pad_o[8]" token="MODE_48" description="dft_test_pad_o[8]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_9" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_9" offset="0x1030" width="32" description="This register is used to select an observable signal for CORE observability line 9.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 9. This signal can then be mapped to obs9 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[9] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_coredpll_idle" token="MODE_1" description="hwobs_coredpll_idle"/>
      <bitenum value="3" id="hwobs_dsi1adpll_idle" token="MODE_3" description="hwobs_dsi1adpll_idle"/>
      <bitenum value="7" id="hwobs_debug_dss(9)" token="MODE_7" description="hwobs_debug_dss(9)"/>
      <bitenum value="9" id="hwobs_gmacdpll_freqlock" token="MODE_9" description="hwobs_gmacdpll_freqlock"/>
      <bitenum value="11" id="hwobs_dssdsi1ascpaddr(1)" token="MODE_11" description="hwobs_dssdsi1ascpaddr(1)"/>
      <bitenum value="12" id="hwobs_dsi1a_pllrecal" token="MODE_12" description="hwobs_dsi1a_pllrecal"/>
      <bitenum value="14" id="hwobs_emif1_ret_powerRet" token="MODE_14" description="hwobs_emif1_ret_powerRet"/>
      <bitenum value="17" id="hwobs_mmc_adpidle" token="MODE_17" description="hwobs_mmc_adpidle"/>
      <bitenum value="18" id="hwobs_debug_debugss(9)" token="MODE_18" description="hwobs_debug_debugss(9)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_gate_level_fsm_byte0(0)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank0(9)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_dqs_ratio_byte0_rank1(9)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(7)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[14]" token="MODE_30" description="hwobs_eve1_eve_dbgout[14]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[22]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [22]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[22]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [22]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[9]" token="MODE_38" description="hwobs_vip1_outmux_testport[9]"/>
      <bitenum value="42" id="hwobs_debug_prm(9)" token="MODE_42" description="hwobs_debug_prm(9)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(9)" token="MODE_43" description="hwobs_debug_cm_core_aon(9)"/>
      <bitenum value="44" id="hwobs_int_iss(9)" token="MODE_44" description="hwobs_int_iss(9)"/>
      <bitenum value="45" id="hwobs_int_iss(41)" token="MODE_45" description="hwobs_int_iss(41)"/>
      <bitenum value="46" id="func_spare_out[9]" token="MODE_46" description="func_spare_out[9]"/>
      <bitenum value="47" id="dft_test_pad_i[9]" token="MODE_47" description="dft_test_pad_i[9]"/>
      <bitenum value="48" id="dft_test_pad_o[9]" token="MODE_48" description="dft_test_pad_o[9]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_10" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_10" offset="0x1034" width="32" description="This register is used to select an observable signal for CORE observability line 10.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 10. This signal can then be mapped to obs10 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[10] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="MODE_1" description="hwobs_emif1_prcm_deviceoff_wkup_core_rstactst"/>
      <bitenum value="7" id="hwobs_debug_dss(10)" token="MODE_7" description="hwobs_debug_dss(10)"/>
      <bitenum value="9" id="hwobs_gmacdpll_tinitz" token="MODE_9" description="hwobs_gmacdpll_tinitz"/>
      <bitenum value="11" id="hwobs_dssdsi1ascpaddr(0)" token="MODE_11" description="hwobs_dssdsi1ascpaddr(0)"/>
      <bitenum value="12" id="hwobs_dsi1a_stopclock" token="MODE_12" description="hwobs_dsi1a_stopclock"/>
      <bitenum value="14" id="hwobs_emif1_phy_sdramclkstop_cmd(1)" token="MODE_14" description="hwobs_emif1_phy_sdramclkstop_cmd(1)"/>
      <bitenum value="17" id="hwobs_mmc_adpdat1paden" token="MODE_17" description="hwobs_mmc_adpdat1paden"/>
      <bitenum value="18" id="hwobs_debug_debugss(10)" token="MODE_18" description="hwobs_debug_debugss(10)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_gate_level_fsm_byte0(1)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(0)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(0)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(8)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[13]" token="MODE_30" description="hwobs_eve1_eve_dbgout[13]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[21]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [21]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[21]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [21]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[10]" token="MODE_38" description="hwobs_vip1_outmux_testport[10]"/>
      <bitenum value="42" id="hwobs_debug_prm(10)" token="MODE_42" description="hwobs_debug_prm(10)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(10)" token="MODE_43" description="hwobs_debug_cm_core_aon(10)"/>
      <bitenum value="44" id="hwobs_int_iss(10)" token="MODE_44" description="hwobs_int_iss(10)"/>
      <bitenum value="45" id="hwobs_int_iss(42)" token="MODE_45" description="hwobs_int_iss(42)"/>
      <bitenum value="46" id="func_spare_out[10]" token="MODE_46" description="func_spare_out[10]"/>
      <bitenum value="47" id="dft_test_pad_i[10]" token="MODE_47" description="dft_test_pad_i[10]"/>
      <bitenum value="48" id="dft_test_pad_o[10]" token="MODE_48" description="dft_test_pad_o[10]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_11" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_11" offset="0x1038" width="32" description="This register is used to select an observable signal for CORE observability line 11.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 11. This signal can then be mapped to obs11 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[11] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_pwr_sidlereq" token="MODE_1" description="hwobs_emif1_pwr_sidlereq"/>
      <bitenum value="7" id="hwobs_debug_dss(11)" token="MODE_7" description="hwobs_debug_dss(11)"/>
      <bitenum value="9" id="hwobs_gmacdpll_phaselock" token="MODE_9" description="hwobs_gmacdpll_phaselock"/>
      <bitenum value="11" id="hwobs_dssdsi1ascpcmd(1)" token="MODE_11" description="hwobs_dssdsi1ascpcmd(1)"/>
      <bitenum value="12" id="hwobs_dsi1a_stopclockackz" token="MODE_12" description="hwobs_dsi1a_stopclockackz"/>
      <bitenum value="14" id="hwobs_emif1_phy_sdramclkstop_cmd(0)" token="MODE_14" description="hwobs_emif1_phy_sdramclkstop_cmd(0)"/>
      <bitenum value="17" id="hwobs_mmc_ocpl4idlereq" token="MODE_17" description="hwobs_mmc_ocpl4idlereq"/>
      <bitenum value="18" id="hwobs_debug_debugss(11)" token="MODE_18" description="hwobs_debug_debugss(11)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_gate_level_fsm_byte0(2)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(1)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(1)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(9)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[12]" token="MODE_30" description="hwobs_eve1_eve_dbgout[12]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[20]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [20]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[20]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [20]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[11]" token="MODE_38" description="hwobs_vip1_outmux_testport[11]"/>
      <bitenum value="42" id="hwobs_debug_prm(11)" token="MODE_42" description="hwobs_debug_prm(11)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(11)" token="MODE_43" description="hwobs_debug_cm_core_aon(11)"/>
      <bitenum value="44" id="hwobs_int_iss(11)" token="MODE_44" description="hwobs_int_iss(11)"/>
      <bitenum value="45" id="hwobs_int_iss(43)" token="MODE_45" description="hwobs_int_iss(43)"/>
      <bitenum value="46" id="func_spare_out[11]" token="MODE_46" description="func_spare_out[11]"/>
      <bitenum value="47" id="dft_test_pad_i[11]" token="MODE_47" description="dft_test_pad_i[11]"/>
      <bitenum value="48" id="dft_test_pad_o[11]" token="MODE_48" description="dft_test_pad_o[11]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_12" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_12" offset="0x103C" width="32" description="This register is used to select an observable signal for CORE observability line 12.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 12. This signal can then be mapped to obs12 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[12] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_pwr_sidleack(1)" token="MODE_1" description="hwobs_emif1_pwr_sidleack(1)"/>
      <bitenum value="2" id="hwobs_coredivider_clkout3" token="MODE_2" description="hwobs_coredivider_clkout3"/>
      <bitenum value="7" id="hwobs_debug_dss(12)" token="MODE_7" description="hwobs_debug_dss(12)"/>
      <bitenum value="9" id="hwobs_gmacdpll_tenable" token="MODE_9" description="hwobs_gmacdpll_tenable"/>
      <bitenum value="11" id="hwobs_dssdsi1ascpcmd(0)" token="MODE_11" description="hwobs_dssdsi1ascpcmd(0)"/>
      <bitenum value="12" id="hwobs_dsi1a_dispcupdatesync" token="MODE_12" description="hwobs_dsi1a_dispcupdatesync"/>
      <bitenum value="17" id="hwobs_mmc_ocpl3mwait" token="MODE_17" description="hwobs_mmc_ocpl3mwait"/>
      <bitenum value="18" id="hwobs_debug_debugss(12)" token="MODE_18" description="hwobs_debug_debugss(12)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(0)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(2)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(2)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(10)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[11]" token="MODE_30" description="hwobs_eve1_eve_dbgout[11]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[19]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [19]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[19]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [19]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[12]" token="MODE_38" description="hwobs_vip1_outmux_testport[12]"/>
      <bitenum value="42" id="hwobs_debug_prm(12)" token="MODE_42" description="hwobs_debug_prm(12)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(12)" token="MODE_43" description="hwobs_debug_cm_core_aon(12)"/>
      <bitenum value="44" id="hwobs_int_iss(12)" token="MODE_44" description="hwobs_int_iss(12)"/>
      <bitenum value="45" id="hwobs_int_iss(44)" token="MODE_45" description="hwobs_int_iss(44)"/>
      <bitenum value="46" id="func_spare_out[12]" token="MODE_46" description="func_spare_out[12]"/>
      <bitenum value="47" id="dft_test_pad_i[12]" token="MODE_47" description="dft_test_pad_i[12]"/>
      <bitenum value="48" id="dft_test_pad_o[12]" token="MODE_48" description="dft_test_pad_o[12]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_13" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_13" offset="0x1040" width="32" description="This register is used to select an observable signal for CORE observability line 13.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 13. This signal can then be mapped to obs13 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[13] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_pwr_sidleack(0)" token="MODE_1" description="hwobs_emif1_pwr_sidleack(0)"/>
      <bitenum value="2" id="hwobs_perdivider_clkout4" token="MODE_2" description="hwobs_perdivider_clkout4"/>
      <bitenum value="7" id="hwobs_debug_dss(13)" token="MODE_7" description="hwobs_debug_dss(13)"/>
      <bitenum value="9" id="hwobs_gmacdpll_tenablediv" token="MODE_9" description="hwobs_gmacdpll_tenablediv"/>
      <bitenum value="11" id="hwobs_dssdsi1cscpenphy" token="MODE_11" description="hwobs_dssdsi1cscpenphy"/>
      <bitenum value="12" id="hwobs_dsi1a_scpenpllctrl" token="MODE_12" description="hwobs_dsi1a_scpenpllctrl"/>
      <bitenum value="17" id="hwobs_mmc_pirffret" token="MODE_17" description="hwobs_mmc_pirffret"/>
      <bitenum value="18" id="hwobs_debug_debugss(13)" token="MODE_18" description="hwobs_debug_debugss(13)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(1)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(3)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(3)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(11)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[10]" token="MODE_30" description="hwobs_eve1_eve_dbgout[10]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[18]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [18]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[18]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [18]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[13]" token="MODE_38" description="hwobs_vip1_outmux_testport[13]"/>
      <bitenum value="42" id="hwobs_debug_prm(13)" token="MODE_42" description="hwobs_debug_prm(13)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(13)" token="MODE_43" description="hwobs_debug_cm_core_aon(13)"/>
      <bitenum value="44" id="hwobs_int_iss(13)" token="MODE_44" description="hwobs_int_iss(13)"/>
      <bitenum value="45" id="hwobs_int_iss(45)" token="MODE_45" description="hwobs_int_iss(45)"/>
      <bitenum value="46" id="func_spare_out[13]" token="MODE_46" description="func_spare_out[13]"/>
      <bitenum value="47" id="dft_test_pad_i[13]" token="MODE_47" description="dft_test_pad_i[13]"/>
      <bitenum value="48" id="dft_test_pad_o[13]" token="MODE_48" description="dft_test_pad_o[13]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_14" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_14" offset="0x1044" width="32" description="This register is used to select an observable signal for CORE observability line 14.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 14. This signal can then be mapped to obs14 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[14] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_pwr_fclken" token="MODE_1" description="hwobs_emif1_pwr_fclken"/>
      <bitenum value="7" id="hwobs_debug_dss(14)" token="MODE_7" description="hwobs_debug_dss(14)"/>
      <bitenum value="9" id="hwobs_gmacdpll_bypassack" token="MODE_9" description="hwobs_gmacdpll_bypassack"/>
      <bitenum value="11" id="hwobs_dssdsi1cscpaddr(3)" token="MODE_11" description="hwobs_dssdsi1cscpaddr(3)"/>
      <bitenum value="12" id="hwobs_dsi1a_scpcmd(1)" token="MODE_12" description="hwobs_dsi1a_scpcmd(1)"/>
      <bitenum value="17" id="hwobs_mmc_ocpl4sidleacko(1)" token="MODE_17" description="hwobs_mmc_ocpl4sidleacko(1)"/>
      <bitenum value="18" id="hwobs_debug_debugss(14)" token="MODE_18" description="hwobs_debug_debugss(14)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(2)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(4)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(4)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(12)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[9]" token="MODE_30" description="hwobs_eve1_eve_dbgout[9]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[17]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [17]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[17]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [17]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[14]" token="MODE_38" description="hwobs_vip1_outmux_testport[14]"/>
      <bitenum value="42" id="hwobs_debug_prm(14)" token="MODE_42" description="hwobs_debug_prm(14)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(14)" token="MODE_43" description="hwobs_debug_cm_core_aon(14)"/>
      <bitenum value="44" id="hwobs_int_iss(14)" token="MODE_44" description="hwobs_int_iss(14)"/>
      <bitenum value="45" id="hwobs_int_iss(46)" token="MODE_45" description="hwobs_int_iss(46)"/>
      <bitenum value="46" id="func_spare_out[14]" token="MODE_46" description="func_spare_out[14]"/>
      <bitenum value="47" id="dft_test_pad_i[14]" token="MODE_47" description="dft_test_pad_i[14]"/>
      <bitenum value="48" id="dft_test_pad_o[14]" token="MODE_48" description="dft_test_pad_o[14]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_15" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_15" offset="0x1048" width="32" description="This register is used to select an observable signal for CORE observability line 15.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 15. This signal can then be mapped to obs15 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[15] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_sys_err_intr_req" token="MODE_1" description="hwobs_emif1_sys_err_intr_req"/>
      <bitenum value="7" id="hwobs_debug_dss(15)" token="MODE_7" description="hwobs_debug_dss(15)"/>
      <bitenum value="9" id="hwobs_gmacdpll_idle" token="MODE_9" description="hwobs_gmacdpll_idle"/>
      <bitenum value="11" id="hwobs_dssdsi1cscpaddr(2)" token="MODE_11" description="hwobs_dssdsi1cscpaddr(2)"/>
      <bitenum value="12" id="hwobs_dsi1a_scpcmd(0)" token="MODE_12" description="hwobs_dsi1a_scpcmd(0)"/>
      <bitenum value="17" id="hwobs_mmc_ocpl4sidleacko(0)" token="MODE_17" description="hwobs_mmc_ocpl4sidleacko(0)"/>
      <bitenum value="18" id="hwobs_debug_debugss(15)" token="MODE_18" description="hwobs_debug_debugss(15)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(3)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(5)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(5)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(13)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[8]" token="MODE_30" description="hwobs_eve1_eve_dbgout[8]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[16]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [16]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[16]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [16]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[15]" token="MODE_38" description="hwobs_vip1_outmux_testport[15]"/>
      <bitenum value="42" id="hwobs_debug_prm(15)" token="MODE_42" description="hwobs_debug_prm(15)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(15)" token="MODE_43" description="hwobs_debug_cm_core_aon(15)"/>
      <bitenum value="44" id="hwobs_int_iss(15)" token="MODE_44" description="hwobs_int_iss(15)"/>
      <bitenum value="45" id="hwobs_int_iss(47)" token="MODE_45" description="hwobs_int_iss(47)"/>
      <bitenum value="46" id="func_spare_out[15]" token="MODE_46" description="func_spare_out[15]"/>
      <bitenum value="47" id="dft_test_pad_i[15]" token="MODE_47" description="dft_test_pad_i[15]"/>
      <bitenum value="48" id="dft_test_pad_o[15]" token="MODE_48" description="dft_test_pad_o[15]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_16" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_16" offset="0x104C" width="32" description="This register is used to select an observable signal for CORE observability line 16.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 16. This signal can then be mapped to obs16 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[16] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_sys_err_intr_pend" token="MODE_1" description="hwobs_emif1_sys_err_intr_pend"/>
      <bitenum value="7" id="hwobs_debug_dss(16)" token="MODE_7" description="hwobs_debug_dss(16)"/>
      <bitenum value="11" id="hwobs_dssdsi1cscpaddr(1)" token="MODE_11" description="hwobs_dssdsi1cscpaddr(1)"/>
      <bitenum value="12" id="hwobs_dsi1a_scpaddr(3)" token="MODE_12" description="hwobs_dsi1a_scpaddr(3)"/>
      <bitenum value="17" id="hwobs_mmc_ocpl3mstandbyo" token="MODE_17" description="hwobs_mmc_ocpl3mstandbyo"/>
      <bitenum value="18" id="hwobs_debug_debugss(16)" token="MODE_18" description="hwobs_debug_debugss(16)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_wr_level_fsm_byte0(0)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(6)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(6)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(14)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[7]" token="MODE_30" description="hwobs_eve1_eve_dbgout[7]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[15]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [15]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[15]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [15]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[16]" token="MODE_38" description="hwobs_vip1_outmux_testport[16]"/>
      <bitenum value="42" id="hwobs_debug_prm(16)" token="MODE_42" description="hwobs_debug_prm(16)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(16)" token="MODE_43" description="hwobs_debug_cm_core_aon(16)"/>
      <bitenum value="44" id="hwobs_int_iss(16)" token="MODE_44" description="hwobs_int_iss(16)"/>
      <bitenum value="45" id="hwobs_int_iss(48)" token="MODE_45" description="hwobs_int_iss(48)"/>
      <bitenum value="46" id="func_spare_out[16]" token="MODE_46" description="func_spare_out[16]"/>
      <bitenum value="47" id="dft_test_pad_i[16]" token="MODE_47" description="dft_test_pad_i[16]"/>
      <bitenum value="48" id="dft_test_pad_o[16]" token="MODE_48" description="dft_test_pad_o[16]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_17" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_17" offset="0x1050" width="32" description="This register is used to select an observable signal for CORE observability line 17.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 17. This signal can then be mapped to obs17 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[17] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_ll_err_intr_req" token="MODE_1" description="hwobs_emif1_ll_err_intr_req"/>
      <bitenum value="7" id="hwobs_debug_dss(17)" token="MODE_7" description="hwobs_debug_dss(17)"/>
      <bitenum value="11" id="hwobs_dssdsi1cscpaddr(0)" token="MODE_11" description="hwobs_dssdsi1cscpaddr(0)"/>
      <bitenum value="12" id="hwobs_dsi1a_scpaddr(2)" token="MODE_12" description="hwobs_dsi1a_scpaddr(2)"/>
      <bitenum value="17" id="hwobs_mmc_swakeup" token="MODE_17" description="hwobs_mmc_swakeup"/>
      <bitenum value="18" id="hwobs_debug_debugss(17)" token="MODE_18" description="hwobs_debug_debugss(17)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_wr_level_fsm_byte0(1)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(7)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(7)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(15)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[6]" token="MODE_30" description="hwobs_eve1_eve_dbgout[6]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[14]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [14]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[14]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [14]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[17]" token="MODE_38" description="hwobs_vip1_outmux_testport[17]"/>
      <bitenum value="42" id="hwobs_debug_prm(17)" token="MODE_42" description="hwobs_debug_prm(17)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(17)" token="MODE_43" description="hwobs_debug_cm_core_aon(17)"/>
      <bitenum value="44" id="hwobs_int_iss(17)" token="MODE_44" description="hwobs_int_iss(17)"/>
      <bitenum value="45" id="hwobs_int_iss(49)" token="MODE_45" description="hwobs_int_iss(49)"/>
      <bitenum value="46" id="func_spare_out[17]" token="MODE_46" description="func_spare_out[17]"/>
      <bitenum value="47" id="dft_test_pad_i[17]" token="MODE_47" description="dft_test_pad_i[17]"/>
      <bitenum value="48" id="dft_test_pad_o[17]" token="MODE_48" description="dft_test_pad_o[17]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_18" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_18" offset="0x1054" width="32" description="This register is used to select an observable signal for CORE observability line 18.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 18. This signal can then be mapped to obs18 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[18] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_ll_err_intr_pend" token="MODE_1" description="hwobs_emif1_ll_err_intr_pend"/>
      <bitenum value="7" id="hwobs_debug_dss(18)" token="MODE_7" description="hwobs_debug_dss(18)"/>
      <bitenum value="11" id="hwobs_dssdsi1cscpcmd(1)" token="MODE_11" description="hwobs_dssdsi1cscpcmd(1)"/>
      <bitenum value="12" id="hwobs_dsi1a_scpaddr(1)" token="MODE_12" description="hwobs_dsi1a_scpaddr(1)"/>
      <bitenum value="18" id="hwobs_debug_debugss(18)" token="MODE_18" description="hwobs_debug_debugss(18)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_wr_level_fsm_byte0(2)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(8)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(8)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(16)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[5]" token="MODE_30" description="hwobs_eve1_eve_dbgout[5]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[13]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [13]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[13]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [13]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[18]" token="MODE_38" description="hwobs_vip1_outmux_testport[18]"/>
      <bitenum value="42" id="hwobs_debug_prm(18)" token="MODE_42" description="hwobs_debug_prm(18)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(18)" token="MODE_43" description="hwobs_debug_cm_core_aon(18)"/>
      <bitenum value="44" id="hwobs_int_iss(18)" token="MODE_44" description="hwobs_int_iss(18)"/>
      <bitenum value="45" id="hwobs_int_iss(50)" token="MODE_45" description="hwobs_int_iss(50)"/>
      <bitenum value="46" id="func_spare_out[18]" token="MODE_46" description="func_spare_out[18]"/>
      <bitenum value="47" id="dft_test_pad_i[18]" token="MODE_47" description="dft_test_pad_i[18]"/>
      <bitenum value="48" id="dft_test_pad_o[18]" token="MODE_48" description="dft_test_pad_o[18]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_19" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_19" offset="0x1058" width="32" description="This register is used to select an observable signal for CORE observability line 19.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 19. This signal can then be mapped to obs19 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[19] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_ret_powerRet" token="MODE_1" description="hwobs_emif1_ret_powerRet"/>
      <bitenum value="2" id="hwobs_perdpll_freqlock" token="MODE_2" description="hwobs_perdpll_freqlock"/>
      <bitenum value="7" id="hwobs_debug_dss(19)" token="MODE_7" description="hwobs_debug_dss(19)"/>
      <bitenum value="11" id="hwobs_dssdsi1cscpcmd(0)" token="MODE_11" description="hwobs_dssdsi1cscpcmd(0)"/>
      <bitenum value="12" id="hwobs_dsi1a_scpaddr(0)" token="MODE_12" description="hwobs_dsi1a_scpaddr(0)"/>
      <bitenum value="18" id="hwobs_debug_debugss(19)" token="MODE_18" description="hwobs_debug_debugss(19)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_slave_value_byte0(0)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(9)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(9)"/>
      <bitenum value="24" id="24" token="MODE_24" description="hwobs_emif1_phy_reg_status_phy_ctrl_dll_slave_value(17)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[4]" token="MODE_30" description="hwobs_eve1_eve_dbgout[4]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[12]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [12]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[12]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [12]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[19]" token="MODE_38" description="hwobs_vip1_outmux_testport[19]"/>
      <bitenum value="42" id="hwobs_debug_prm(19)" token="MODE_42" description="hwobs_debug_prm(19)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(19)" token="MODE_43" description="hwobs_debug_cm_core_aon(19)"/>
      <bitenum value="44" id="hwobs_int_iss(19)" token="MODE_44" description="hwobs_int_iss(19)"/>
      <bitenum value="45" id="hwobs_int_iss(51)" token="MODE_45" description="hwobs_int_iss(51)"/>
      <bitenum value="46" id="func_spare_out[19]" token="MODE_46" description="func_spare_out[19]"/>
      <bitenum value="47" id="dft_test_pad_i[19]" token="MODE_47" description="dft_test_pad_i[19]"/>
      <bitenum value="48" id="dft_test_pad_o[19]" token="MODE_48" description="dft_test_pad_o[19]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_20" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_20" offset="0x105C" width="32" description="This register is used to select an observable signal for CORE observability line 20.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 20. This signal can then be mapped to obs20 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[20] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="1" id="hwobs_emif1_phy_sdramclkstop_cmd(0)" token="MODE_1" description="hwobs_emif1_phy_sdramclkstop_cmd(0)"/>
      <bitenum value="2" id="hwobs_perdpll_tinitz" token="MODE_2" description="hwobs_perdpll_tinitz"/>
      <bitenum value="7" id="hwobs_debug_dss(20)" token="MODE_7" description="hwobs_debug_dss(20)"/>
      <bitenum value="11" id="hwobs_dsshdmiscpaddr(3)" token="MODE_11" description="hwobs_dsshdmiscpaddr(3)"/>
      <bitenum value="12" id="hwobs_dsi1a_scpout" token="MODE_12" description="hwobs_dsi1a_scpout"/>
      <bitenum value="18" id="hwobs_debug_debugss(20)" token="MODE_18" description="hwobs_debug_debugss(20)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_slave_value_byte0(1)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank0(10)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rdlvl_fifowein_ratio_byte0_rank1(10)"/>
      <bitenum value="24" id="hwobs_emif1_phy_dll_calib_cmd0" token="MODE_24" description="hwobs_emif1_phy_dll_calib_cmd0"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[3]" token="MODE_30" description="hwobs_eve1_eve_dbgout[3]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[11]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [11]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[11]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [11]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[20]" token="MODE_38" description="hwobs_vip1_outmux_testport[20]"/>
      <bitenum value="42" id="hwobs_debug_prm(20)" token="MODE_42" description="hwobs_debug_prm(20)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(20)" token="MODE_43" description="hwobs_debug_cm_core_aon(20)"/>
      <bitenum value="44" id="hwobs_int_iss(20)" token="MODE_44" description="hwobs_int_iss(20)"/>
      <bitenum value="45" id="hwobs_int_iss(52)" token="MODE_45" description="hwobs_int_iss(52)"/>
      <bitenum value="46" id="func_spare_out[20]" token="MODE_46" description="func_spare_out[20]"/>
      <bitenum value="47" id="dft_test_pad_i[20]" token="MODE_47" description="dft_test_pad_i[20]"/>
      <bitenum value="48" id="dft_test_pad_o[20]" token="MODE_48" description="dft_test_pad_o[20]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_21" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_21" offset="0x1060" width="32" description="This register is used to select an observable signal for CORE observability line 21.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 21. This signal can then be mapped to obs21 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[21] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="2" id="hwobs_perdpll_phaselock" token="MODE_2" description="hwobs_perdpll_phaselock"/>
      <bitenum value="7" id="hwobs_debug_dss(21)" token="MODE_7" description="hwobs_debug_dss(21)"/>
      <bitenum value="11" id="hwobs_dsshdmiscpaddr(2)" token="MODE_11" description="hwobs_dsshdmiscpaddr(2)"/>
      <bitenum value="12" id="hwobs_dsi1a_scpinpllctrl" token="MODE_12" description="hwobs_dsi1a_scpinpllctrl"/>
      <bitenum value="18" id="hwobs_debug_debugss(21)" token="MODE_18" description="hwobs_debug_debugss(21)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_slave_value_byte0(2)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_gate_level_fsm_byte0(0)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_wr_level_fsm_byte0(2)"/>
      <bitenum value="24" id="hwobs_emif1_phy_dll_calib_cmd1" token="MODE_24" description="hwobs_emif1_phy_dll_calib_cmd1"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[2]" token="MODE_30" description="hwobs_eve1_eve_dbgout[2]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[10]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [10]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[10]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [10]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[21]" token="MODE_38" description="hwobs_vip1_outmux_testport[21]"/>
      <bitenum value="42" id="hwobs_debug_prm(21)" token="MODE_42" description="hwobs_debug_prm(21)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(21)" token="MODE_43" description="hwobs_debug_cm_core_aon(21)"/>
      <bitenum value="44" id="hwobs_int_iss(21)" token="MODE_44" description="hwobs_int_iss(21)"/>
      <bitenum value="45" id="hwobs_int_iss(53)" token="MODE_45" description="hwobs_int_iss(53)"/>
      <bitenum value="46" id="func_spare_out[21]" token="MODE_46" description="func_spare_out[21]"/>
      <bitenum value="47" id="dft_test_pad_i[21]" token="MODE_47" description="dft_test_pad_i[21]"/>
      <bitenum value="48" id="dft_test_pad_o[21]" token="MODE_48" description="dft_test_pad_o[21]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_22" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_22" offset="0x1064" width="32" description="This register is used to select an observable signal for CORE observability line 22.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 22. This signal can then be mapped to obs22 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[22] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="2" id="hwobs_perdpll_tenable" token="MODE_2" description="hwobs_perdpll_tenable"/>
      <bitenum value="7" id="hwobs_debug_dss(22)" token="MODE_7" description="hwobs_debug_dss(22)"/>
      <bitenum value="11" id="hwobs_dsshdmiscpaddr(1)" token="MODE_11" description="hwobs_dsshdmiscpaddr(1)"/>
      <bitenum value="12" id="hwobs_dsi1a_scpbusy" token="MODE_12" description="hwobs_dsi1a_scpbusy"/>
      <bitenum value="18" id="hwobs_debug_debugss(22)" token="MODE_18" description="hwobs_debug_debugss(22)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_slave_value_byte0(3)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_gate_level_fsm_byte0(1)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_wr_level_fsm_byte0(1)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[1]" token="MODE_30" description="hwobs_eve1_eve_dbgout[1]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[9]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [9]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[9]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [9]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[22]" token="MODE_38" description="hwobs_vip1_outmux_testport[22]"/>
      <bitenum value="42" id="hwobs_debug_prm(22)" token="MODE_42" description="hwobs_debug_prm(22)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(22)" token="MODE_43" description="hwobs_debug_cm_core_aon(22)"/>
      <bitenum value="44" id="hwobs_int_iss(22)" token="MODE_44" description="hwobs_int_iss(22)"/>
      <bitenum value="45" id="hwobs_int_iss(54)" token="MODE_45" description="hwobs_int_iss(54)"/>
      <bitenum value="46" id="func_spare_out[22]" token="MODE_46" description="func_spare_out[22]"/>
      <bitenum value="47" id="dft_test_pad_i[22]" token="MODE_47" description="dft_test_pad_i[22]"/>
      <bitenum value="48" id="dft_test_pad_o[22]" token="MODE_48" description="dft_test_pad_o[22]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_23" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_23" offset="0x1068" width="32" description="This register is used to select an observable signal for CORE observability line 23.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 23. This signal can then be mapped to obs23 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[23] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="2" id="hwobs_perdpll_tenablediv" token="MODE_2" description="hwobs_perdpll_tenablediv"/>
      <bitenum value="7" id="hwobs_debug_dss(23)" token="MODE_7" description="hwobs_debug_dss(23)"/>
      <bitenum value="11" id="hwobs_dsshdmiscpaddr(0)" token="MODE_11" description="hwobs_dsshdmiscpaddr(0)"/>
      <bitenum value="18" id="hwobs_debug_debugss(23)" token="MODE_18" description="hwobs_debug_debugss(23)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_slave_value_byte0(4)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_gate_level_fsm_byte0(2)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_wr_level_fsm_byte0(0)"/>
      <bitenum value="30" id="hwobs_eve1_eve_dbgout[0]" token="MODE_30" description="hwobs_eve1_eve_dbgout[0]"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[8]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [8]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[8]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [8]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[23]" token="MODE_38" description="hwobs_vip1_outmux_testport[23]"/>
      <bitenum value="42" id="hwobs_debug_prm(23)" token="MODE_42" description="hwobs_debug_prm(23)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(23)" token="MODE_43" description="hwobs_debug_cm_core_aon(23)"/>
      <bitenum value="44" id="hwobs_int_iss(23)" token="MODE_44" description="hwobs_int_iss(23)"/>
      <bitenum value="45" id="hwobs_int_iss(55)" token="MODE_45" description="hwobs_int_iss(55)"/>
      <bitenum value="46" id="func_spare_out[23]" token="MODE_46" description="func_spare_out[23]"/>
      <bitenum value="47" id="dft_test_pad_i[23]" token="MODE_47" description="dft_test_pad_i[23]"/>
      <bitenum value="48" id="dft_test_pad_o[23]" token="MODE_48" description="dft_test_pad_o[23]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_24" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_24" offset="0x106C" width="32" description="This register is used to select an observable signal for CORE observability line 24.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 24. This signal can then be mapped to obs24 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[24] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="2" id="hwobs_perdpll_bypassack" token="MODE_2" description="hwobs_perdpll_bypassack"/>
      <bitenum value="7" id="hwobs_debug_dss(24)" token="MODE_7" description="hwobs_debug_dss(24)"/>
      <bitenum value="11" id="hwobs_dsshdmiscpcmd(1)" token="MODE_11" description="hwobs_dsshdmiscpcmd(1)"/>
      <bitenum value="18" id="hwobs_debug_debugss(24)" token="MODE_18" description="hwobs_debug_debugss(24)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_slave_value_byte0(5)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(0)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(3)"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[7]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [7]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[7]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [7]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[24]" token="MODE_38" description="hwobs_vip1_outmux_testport[24]"/>
      <bitenum value="42" id="hwobs_debug_prm(24)" token="MODE_42" description="hwobs_debug_prm(24)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(24)" token="MODE_43" description="hwobs_debug_cm_core_aon(24)"/>
      <bitenum value="44" id="hwobs_int_iss(24)" token="MODE_44" description="hwobs_int_iss(24)"/>
      <bitenum value="45" id="hwobs_int_iss(56)" token="MODE_45" description="hwobs_int_iss(56)"/>
      <bitenum value="46" id="func_spare_out[24]" token="MODE_46" description="func_spare_out[24]"/>
      <bitenum value="47" id="dft_test_pad_i[24]" token="MODE_47" description="dft_test_pad_i[24]"/>
      <bitenum value="48" id="dft_test_pad_o[24]" token="MODE_48" description="dft_test_pad_o[24]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_25" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_25" offset="0x1070" width="32" description="This register is used to select an observable signal for CORE observability line 25.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 25. This signal can then be mapped to obs25 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[25] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="2" id="hwobs_perdpll_idle" token="MODE_2" description="hwobs_perdpll_idle"/>
      <bitenum value="7" id="hwobs_debug_dss(25)" token="MODE_7" description="hwobs_debug_dss(25)"/>
      <bitenum value="11" id="hwobs_dsshdmiscpcmd(0)" token="MODE_11" description="hwobs_dsshdmiscpcmd(0)"/>
      <bitenum value="18" id="hwobs_debug_debugss(25)" token="MODE_18" description="hwobs_debug_debugss(25)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_slave_value_byte0(6)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(1)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(2)"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[6]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [6]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[6]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [6]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[25]" token="MODE_38" description="hwobs_vip1_outmux_testport[25]"/>
      <bitenum value="42" id="hwobs_debug_prm(25)" token="MODE_42" description="hwobs_debug_prm(25)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(25)" token="MODE_43" description="hwobs_debug_cm_core_aon(25)"/>
      <bitenum value="44" id="hwobs_int_iss(25)" token="MODE_44" description="hwobs_int_iss(25)"/>
      <bitenum value="46" id="func_spare_out[25]" token="MODE_46" description="func_spare_out[25]"/>
      <bitenum value="47" id="dft_test_pad_i[25]" token="MODE_47" description="dft_test_pad_i[25]"/>
      <bitenum value="48" id="dft_test_pad_o[25]" token="MODE_48" description="dft_test_pad_o[25]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_26" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_26" offset="0x1074" width="32" description="This register is used to select an observable signal for CORE observability line 26.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 26. This signal can then be mapped to obs26 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[26] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="7" id="hwobs_debug_dss(26)" token="MODE_7" description="hwobs_debug_dss(26)"/>
      <bitenum value="18" id="hwobs_debug_debugss(26)" token="MODE_18" description="hwobs_debug_debugss(26)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_slave_value_byte0(7)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(2)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(1)"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[5]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [5]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[5]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [5]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[26]" token="MODE_38" description="hwobs_vip1_outmux_testport[26]"/>
      <bitenum value="42" id="hwobs_debug_prm(26)" token="MODE_42" description="hwobs_debug_prm(26)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(26)" token="MODE_43" description="hwobs_debug_cm_core_aon(26)"/>
      <bitenum value="44" id="hwobs_int_iss(26)" token="MODE_44" description="hwobs_int_iss(26)"/>
      <bitenum value="46" id="func_spare_out[26]" token="MODE_46" description="func_spare_out[26]"/>
      <bitenum value="47" id="dft_test_pad_i[26]" token="MODE_47" description="dft_test_pad_i[26]"/>
      <bitenum value="48" id="dft_test_pad_o[26]" token="MODE_48" description="dft_test_pad_o[26]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_27" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_27" offset="0x1078" width="32" description="This register is used to select an observable signal for CORE observability line 27.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 27. This signal can then be mapped to obs27 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[27] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="7" id="hwobs_debug_dss(27)" token="MODE_7" description="hwobs_debug_dss(27)"/>
      <bitenum value="18" id="hwobs_debug_debugss(27)" token="MODE_18" description="hwobs_debug_debugss(27)"/>
      <bitenum value="21" id="21" token="MODE_21" description="hwobs_emif1_phy_reg_status_dll_slave_value_byte0(8)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(3)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_rd_level_fsm_byte0(0)"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[4]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [4]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[4]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [4]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[27]" token="MODE_38" description="hwobs_vip1_outmux_testport[27]"/>
      <bitenum value="42" id="hwobs_debug_prm(27)" token="MODE_42" description="hwobs_debug_prm(27)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(27)" token="MODE_43" description="hwobs_debug_cm_core_aon(27)"/>
      <bitenum value="44" id="hwobs_int_iss(27)" token="MODE_44" description="hwobs_int_iss(27)"/>
      <bitenum value="46" id="func_spare_out[27]" token="MODE_46" description="func_spare_out[27]"/>
      <bitenum value="47" id="dft_test_pad_i[27]" token="MODE_47" description="dft_test_pad_i[27]"/>
      <bitenum value="48" id="dft_test_pad_o[27]" token="MODE_48" description="dft_test_pad_o[27]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_28" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_28" offset="0x107C" width="32" description="This register is used to select an observable signal for CORE observability line 28.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 28. This signal can then be mapped to obs28 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[28] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="7" id="hwobs_debug_dss(28)" token="MODE_7" description="hwobs_debug_dss(28)"/>
      <bitenum value="18" id="hwobs_debug_debugss(28)" token="MODE_18" description="hwobs_debug_debugss(28)"/>
      <bitenum value="21" id="hwobs_emif1_phy_dll_calib_data0" token="MODE_21" description="hwobs_emif1_phy_dll_calib_data0"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_wr_level_fsm_byte0(0)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_gate_level_fsm_byte0(2)"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[3]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [3]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[3]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [3]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[28]" token="MODE_38" description="hwobs_vip1_outmux_testport[28]"/>
      <bitenum value="42" id="hwobs_debug_prm(28)" token="MODE_42" description="hwobs_debug_prm(28)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(28)" token="MODE_43" description="hwobs_debug_cm_core_aon(28)"/>
      <bitenum value="44" id="hwobs_int_iss(28)" token="MODE_44" description="hwobs_int_iss(28)"/>
      <bitenum value="46" id="func_spare_out[28]" token="MODE_46" description="func_spare_out[28]"/>
      <bitenum value="47" id="dft_test_pad_i[28]" token="MODE_47" description="dft_test_pad_i[28]"/>
      <bitenum value="48" id="dft_test_pad_o[28]" token="MODE_48" description="dft_test_pad_o[28]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_29" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_29" offset="0x1080" width="32" description="This register is used to select an observable signal for CORE observability line 29.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 29. This signal can then be mapped to obs29 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[29] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="7" id="hwobs_debug_dss(29)" token="MODE_7" description="hwobs_debug_dss(29)"/>
      <bitenum value="18" id="hwobs_debug_debugss(29)" token="MODE_18" description="hwobs_debug_debugss(29)"/>
      <bitenum value="21" id="hwobs_emif1_pwrdn_dq0" token="MODE_21" description="hwobs_emif1_pwrdn_dq0"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_wr_level_fsm_byte0(1)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_gate_level_fsm_byte0(1)"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[2]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [2]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[2]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [2]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[29]" token="MODE_38" description="hwobs_vip1_outmux_testport[29]"/>
      <bitenum value="42" id="hwobs_debug_prm(29)" token="MODE_42" description="hwobs_debug_prm(29)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(29)" token="MODE_43" description="hwobs_debug_cm_core_aon(29)"/>
      <bitenum value="44" id="hwobs_int_iss(29)" token="MODE_44" description="hwobs_int_iss(29)"/>
      <bitenum value="46" id="func_spare_out[29]" token="MODE_46" description="func_spare_out[29]"/>
      <bitenum value="47" id="dft_test_pad_i[29]" token="MODE_47" description="dft_test_pad_i[29]"/>
      <bitenum value="48" id="dft_test_pad_o[29]" token="MODE_48" description="dft_test_pad_o[29]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_30" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_30" offset="0x1084" width="32" description="This register is used to select an observable signal for CORE observability line 30.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 30. This signal can then be mapped to obs30 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[30] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="2" id="hwobs_emif1_phy_sdramclkstop_cmd(1)" token="MODE_2" description="hwobs_emif1_phy_sdramclkstop_cmd(1)"/>
      <bitenum value="7" id="hwobs_debug_dss(30)" token="MODE_7" description="hwobs_debug_dss(30)"/>
      <bitenum value="18" id="hwobs_debug_debugss(30)" token="MODE_18" description="hwobs_debug_debugss(30)"/>
      <bitenum value="22" id="22" token="MODE_22" description="hwobs_emif1_phy_reg_wr_level_fsm_byte0(2)"/>
      <bitenum value="23" id="23" token="MODE_23" description="hwobs_emif1_phy_reg_gate_level_fsm_byte0(0)"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[1]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [1]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[1]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [1]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[30]" token="MODE_38" description="hwobs_vip1_outmux_testport[30]"/>
      <bitenum value="42" id="hwobs_debug_prm(30)" token="MODE_42" description="hwobs_debug_prm(30)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(30)" token="MODE_43" description="hwobs_debug_cm_core_aon(30)"/>
      <bitenum value="44" id="hwobs_int_iss(30)" token="MODE_44" description="hwobs_int_iss(30)"/>
      <bitenum value="46" id="func_spare_out[30]" token="MODE_46" description="func_spare_out[30]"/>
      <bitenum value="47" id="dft_test_pad_i[30]" token="MODE_47" description="dft_test_pad_i[30]"/>
      <bitenum value="48" id="dft_test_pad_o[30]" token="MODE_48" description="dft_test_pad_o[30]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_31" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_31" offset="0x1088" width="32" description="This register is used to select an observable signal for CORE observability line 31.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="6" begin="5" end="0" resetval="0x0" description="Selects one of the following signals to be available on CORE observability line 31. This signal can then be mapped to obs31 line throughCTRL_CORE_HWOBS_FINAL_MUX_SEL[31] bit. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="7" id="hwobs_debug_dss(31)" token="MODE_7" description="hwobs_debug_dss(31)"/>
      <bitenum value="18" id="hwobs_debug_debugss(31)" token="MODE_18" description="hwobs_debug_debugss(31)"/>
      <bitenum value="34" id="hwobs_dsp1_Turing_hw_dbgout_[0]" token="MODE_34" description="hwobs_dsp1_Turing_hw_dbgout [0]"/>
      <bitenum value="35" id="hwobs_dsp2_Turing_hw_dbgout_[0]" token="MODE_35" description="hwobs_dsp2_Turing_hw_dbgout [0]"/>
      <bitenum value="38" id="hwobs_vip1_outmux_testport[31]" token="MODE_38" description="hwobs_vip1_outmux_testport[31]"/>
      <bitenum value="42" id="hwobs_debug_prm(31)" token="MODE_42" description="hwobs_debug_prm(31)"/>
      <bitenum value="43" id="hwobs_debug_cm_core_aon(31)" token="MODE_43" description="hwobs_debug_cm_core_aon(31)"/>
      <bitenum value="44" id="hwobs_int_iss(31)" token="MODE_44" description="hwobs_int_iss(31)"/>
      <bitenum value="46" id="func_spare_out[31]" token="MODE_46" description="func_spare_out[31]"/>
      <bitenum value="47" id="dft_test_pad_i[31]" token="MODE_47" description="dft_test_pad_i[31]"/>
      <bitenum value="48" id="dft_test_pad_o[31]" token="MODE_48" description="dft_test_pad_o[31]"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_32" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_32" offset="0x108C" width="32" description="This register is used to select a signal for observation using line 0 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 0 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(0)" token="MODE_4" description="hwobs_debug_cm_core_aon(0)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(16)" token="MODE_5" description="hwobs_debug_cm_core_aon(16)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_33" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_33" offset="0x1090" width="32" description="This register is used to select a signal for observation using line 1 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 1 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(1)" token="MODE_4" description="hwobs_debug_cm_core_aon(1)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(17)" token="MODE_5" description="hwobs_debug_cm_core_aon(17)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_34" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_34" offset="0x1094" width="32" description="This register is used to select a signal for observation using line 2 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 2 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(2)" token="MODE_4" description="hwobs_debug_cm_core_aon(2)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(18)" token="MODE_5" description="hwobs_debug_cm_core_aon(18)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_35" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_35" offset="0x1098" width="32" description="This register is used to select a signal for observation using line 3 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 3 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(3)" token="MODE_4" description="hwobs_debug_cm_core_aon(3)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(19)" token="MODE_5" description="hwobs_debug_cm_core_aon(19)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_36" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_36" offset="0x109C" width="32" description="This register is used to select a signal for observation using line 4 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 4 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(4)" token="MODE_4" description="hwobs_debug_cm_core_aon(4)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(20)" token="MODE_5" description="hwobs_debug_cm_core_aon(20)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_37" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_37" offset="0x10A0" width="32" description="This register is used to select a signal for observation using line 5 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 5 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(5)" token="MODE_4" description="hwobs_debug_cm_core_aon(5)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(21)" token="MODE_5" description="hwobs_debug_cm_core_aon(21)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_38" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_38" offset="0x10A4" width="32" description="This register is used to select a signal for observation using line 6 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 6 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(6)" token="MODE_4" description="hwobs_debug_cm_core_aon(6)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(22)" token="MODE_5" description="hwobs_debug_cm_core_aon(22)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_39" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_39" offset="0x10A8" width="32" description="This register is used to select a signal for observation using line 7 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 7 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(7)" token="MODE_4" description="hwobs_debug_cm_core_aon(7)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(23)" token="MODE_5" description="hwobs_debug_cm_core_aon(23)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_40" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_40" offset="0x10AC" width="32" description="This register is used to select a signal for observation using line 8 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 8 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(8)" token="MODE_4" description="hwobs_debug_cm_core_aon(8)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(24)" token="MODE_5" description="hwobs_debug_cm_core_aon(24)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_41" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_41" offset="0x10B0" width="32" description="This register is used to select a signal for observation using line 9 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 9 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(9)" token="MODE_4" description="hwobs_debug_cm_core_aon(9)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(25)" token="MODE_5" description="hwobs_debug_cm_core_aon(25)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_42" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_42" offset="0x10B4" width="32" description="This register is used to select a signal for observation using line 10 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 10 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(10)" token="MODE_4" description="hwobs_debug_cm_core_aon(10)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(26)" token="MODE_5" description="hwobs_debug_cm_core_aon(26)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_43" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_43" offset="0x10B8" width="32" description="This register is used to select a signal for observation using line 11 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 11 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(11)" token="MODE_4" description="hwobs_debug_cm_core_aon(11)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(27)" token="MODE_5" description="hwobs_debug_cm_core_aon(27)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_44" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_44" offset="0x10BC" width="32" description="This register is used to select a signal for observation using line 12 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 12 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(12)" token="MODE_4" description="hwobs_debug_cm_core_aon(12)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(28)" token="MODE_5" description="hwobs_debug_cm_core_aon(28)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_45" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_45" offset="0x10C0" width="32" description="This register is used to select a signal for observation using line 13 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 13 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(13)" token="MODE_4" description="hwobs_debug_cm_core_aon(13)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(29)" token="MODE_5" description="hwobs_debug_cm_core_aon(29)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_46" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_46" offset="0x10C4" width="32" description="This register is used to select a signal for observation using line 14 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 14 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(14)" token="MODE_4" description="hwobs_debug_cm_core_aon(14)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(30)" token="MODE_5" description="hwobs_debug_cm_core_aon(30)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_CONF_DEBUG_SEL_TST_47" acronym="CTRL_CORE_CONF_DEBUG_SEL_TST_47" offset="0x10C8" width="32" description="This register is used to select a signal for observation using line 15 of the system event detection bus which is part of the device OCP-WP.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the following signals to be available on line 15 of the system event detection bus. Values not shown are reserved." range="" rwaccess="RW">
      <bitenum value="4" id="hwobs_debug_cm_core_aon(15)" token="MODE_4" description="hwobs_debug_cm_core_aon(15)"/>
      <bitenum value="5" id="hwobs_debug_cm_core_aon(31)" token="MODE_5" description="hwobs_debug_cm_core_aon(31)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_CLK" acronym="CTRL_CORE_PAD_GPMC_CLK" offset="0x1400" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CLK_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_CLK_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_CLK_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_CLK_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_CLK_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_CLK_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_CLK_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_CLK_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_CLK_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_CLK_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_CLK_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_CLK_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CLK_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_CLK" token="GPMC_CLK_MUXMODE_0" description="gpmc_clk"/>
      <bitenum value="1" id="RGMII1_TXC" token="GPMC_CLK_MUXMODE_1" description="rgmii1_txc"/>
      <bitenum value="5" id="CLKOUT0" token="GPMC_CLK_MUXMODE_5" description="clkout0"/>
      <bitenum value="6" id="DMA_EVT1" token="GPMC_CLK_MUXMODE_6" description="dma_evt1"/>
      <bitenum value="14" id="GPIO1_0" token="GPMC_CLK_MUXMODE_14" description="gpio1_0"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_CLK_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_BEN0" acronym="CTRL_CORE_PAD_GPMC_BEN0" offset="0x1404" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_BEN0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_BEN0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_BEN0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_BEN0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_BEN0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_BEN0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_BEN0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_BEN0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_BEN0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_BEN0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_BEN0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_BEN0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_BEN0_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_BEN0" token="GPMC_BEN0_MUXMODE_0" description="gpmc_ben0"/>
      <bitenum value="1" id="RGMII1_TXCTL" token="GPMC_BEN0_MUXMODE_1" description="rgmii1_txctl"/>
      <bitenum value="4" id="EHRPWM1A" token="GPMC_BEN0_MUXMODE_4" description="ehrpwm1A"/>
      <bitenum value="6" id="DMA_EVT2" token="GPMC_BEN0_MUXMODE_6" description="dma_evt2"/>
      <bitenum value="14" id="GPIO1_1" token="GPMC_BEN0_MUXMODE_14" description="gpio1_1"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_BEN0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_BEN1" acronym="CTRL_CORE_PAD_GPMC_BEN1" offset="0x1408" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_BEN1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_BEN1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_BEN1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_BEN1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_BEN1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_BEN1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_BEN1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_BEN1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_BEN1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_BEN1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_BEN1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_BEN1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_BEN1_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_BEN1" token="GPMC_BEN1_MUXMODE_0" description="gpmc_ben1"/>
      <bitenum value="1" id="RGMII1_TXD3" token="GPMC_BEN1_MUXMODE_1" description="rgmii1_txd3"/>
      <bitenum value="4" id="EHRPWM1B" token="GPMC_BEN1_MUXMODE_4" description="ehrpwm1B"/>
      <bitenum value="6" id="DMA_EVT3" token="GPMC_BEN1_MUXMODE_6" description="dma_evt3"/>
      <bitenum value="14" id="GPIO1_2" token="GPMC_BEN1_MUXMODE_14" description="gpio1_2"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_BEN1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_ADVN_ALE" acronym="CTRL_CORE_PAD_GPMC_ADVN_ALE" offset="0x140C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_ADVN_ALE_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_ADVN_ALE_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_ADVN_ALE_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_ADVN_ALE_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_ADVN_ALE_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_ADVN_ALE_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_ADVN_ALE_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_ADVN_ALE_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_ADVN_ALE_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_ADVN_ALE_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_ADVN_ALE_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_ADVN_ALE_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_ADVN_ALE_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_ADVN_ALE" token="GPMC_ADVN_ALE_MUXMODE_0" description="gpmc_advn_ale"/>
      <bitenum value="1" id="RGMII1_TXD2" token="GPMC_ADVN_ALE_MUXMODE_1" description="rgmii1_txd2"/>
      <bitenum value="4" id="EHRPWM1_TRIPZONE_INPUT" token="GPMC_ADVN_ALE_MUXMODE_4" description="ehrpwm1_tripzone_input"/>
      <bitenum value="5" id="CLKOUT1" token="GPMC_ADVN_ALE_MUXMODE_5" description="clkout1"/>
      <bitenum value="6" id="DMA_EVT4" token="GPMC_ADVN_ALE_MUXMODE_6" description="dma_evt4"/>
      <bitenum value="14" id="GPIO1_3" token="GPMC_ADVN_ALE_MUXMODE_14" description="gpio1_3"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_ADVN_ALE_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_OEN_REN" acronym="CTRL_CORE_PAD_GPMC_OEN_REN" offset="0x1410" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_OEN_REN_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_OEN_REN_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_OEN_REN_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_OEN_REN_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_OEN_REN_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_OEN_REN_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_OEN_REN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_OEN_REN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_OEN_REN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_OEN_REN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_OEN_REN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_OEN_REN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_OEN_REN_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_OEN_REN" token="GPMC_OEN_REN_MUXMODE_0" description="gpmc_oen_ren"/>
      <bitenum value="1" id="RGMII1_TXD1" token="GPMC_OEN_REN_MUXMODE_1" description="rgmii1_txd1"/>
      <bitenum value="4" id="EHRPWM1_SYNCI" token="GPMC_OEN_REN_MUXMODE_4" description="ehrpwm1_synci"/>
      <bitenum value="5" id="CLKOUT2" token="GPMC_OEN_REN_MUXMODE_5" description="clkout2"/>
      <bitenum value="14" id="GPIO1_4" token="GPMC_OEN_REN_MUXMODE_14" description="gpio1_4"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_OEN_REN_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_WEN" acronym="CTRL_CORE_PAD_GPMC_WEN" offset="0x1414" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_WEN_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_WEN_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_WEN_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_WEN_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_WEN_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_WEN_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_WEN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_WEN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_WEN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_WEN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_WEN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_WEN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_WEN_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_WEN" token="GPMC_WEN_MUXMODE_0" description="gpmc_wen"/>
      <bitenum value="1" id="RGMII1_TXD0" token="GPMC_WEN_MUXMODE_1" description="rgmii1_txd0"/>
      <bitenum value="4" id="EHRPWM1_SYNCO" token="GPMC_WEN_MUXMODE_4" description="ehrpwm1_synco"/>
      <bitenum value="14" id="GPIO1_5" token="GPMC_WEN_MUXMODE_14" description="gpio1_5"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_WEN_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_CS0" acronym="CTRL_CORE_PAD_GPMC_CS0" offset="0x1418" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_CS0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_CS0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_CS0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_CS0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_CS0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_CS0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_CS0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_CS0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_CS0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS0_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_CS0" token="GPMC_CS0_MUXMODE_0" description="gpmc_cs0"/>
      <bitenum value="1" id="RGMII1_RXCTL" token="GPMC_CS0_MUXMODE_1" description="rgmii1_rxctl"/>
      <bitenum value="14" id="GPIO1_6" token="GPMC_CS0_MUXMODE_14" description="gpio1_6"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_CS0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_CS1" acronym="CTRL_CORE_PAD_GPMC_CS1" offset="0x141C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_CS1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_CS1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_CS1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_CS1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_CS1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_CS1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_CS1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_CS1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_CS1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS1_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_CS1" token="GPMC_CS1_MUXMODE_0" description="gpmc_cs1"/>
      <bitenum value="1" id="QSPI1_CS0" token="GPMC_CS1_MUXMODE_1" description="qspi1_cs0"/>
      <bitenum value="14" id="GPIO1_7" token="GPMC_CS1_MUXMODE_14" description="gpio1_7"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_CS1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_CS2" acronym="CTRL_CORE_PAD_GPMC_CS2" offset="0x1420" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS2_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_CS2_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_CS2_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS2_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_CS2_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_CS2_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_CS2_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_CS2_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_CS2_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS2_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_CS2_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_CS2_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS2_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_CS2" token="GPMC_CS2_MUXMODE_0" description="gpmc_cs2"/>
      <bitenum value="1" id="QSPI1_D3" token="GPMC_CS2_MUXMODE_1" description="qspi1_d3"/>
      <bitenum value="14" id="GPIO1_8" token="GPMC_CS2_MUXMODE_14" description="gpio1_8"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_CS2_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_CS3" acronym="CTRL_CORE_PAD_GPMC_CS3" offset="0x1424" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS3_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_CS3_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_CS3_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS3_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_CS3_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_CS3_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_CS3_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_CS3_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_CS3_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS3_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_CS3_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_CS3_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS3_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_CS3" token="GPMC_CS3_MUXMODE_0" description="gpmc_cs3"/>
      <bitenum value="1" id="QSPI1_D2" token="GPMC_CS3_MUXMODE_1" description="qspi1_d2"/>
      <bitenum value="14" id="GPIO1_9" token="GPMC_CS3_MUXMODE_14" description="gpio1_9"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_CS3_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_CS4" acronym="CTRL_CORE_PAD_GPMC_CS4" offset="0x1428" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS4_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_CS4_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_CS4_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS4_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_CS4_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_CS4_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_CS4_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_CS4_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_CS4_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS4_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_CS4_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_CS4_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS4_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_CS4" token="GPMC_CS4_MUXMODE_0" description="gpmc_cs4"/>
      <bitenum value="1" id="QSPI1_D0" token="GPMC_CS4_MUXMODE_1" description="qspi1_d0"/>
      <bitenum value="14" id="GPIO1_10" token="GPMC_CS4_MUXMODE_14" description="gpio1_10"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_CS4_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_CS5" acronym="CTRL_CORE_PAD_GPMC_CS5" offset="0x142C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS5_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_CS5_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_CS5_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS5_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_CS5_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_CS5_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_CS5_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_CS5_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_CS5_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS5_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_CS5_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_CS5_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS5_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_CS5" token="GPMC_CS5_MUXMODE_0" description="gpmc_cs5"/>
      <bitenum value="1" id="QSPI1_D1" token="GPMC_CS5_MUXMODE_1" description="qspi1_d1"/>
      <bitenum value="14" id="GPIO1_11" token="GPMC_CS5_MUXMODE_14" description="gpio1_11"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_CS5_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_CS6" acronym="CTRL_CORE_PAD_GPMC_CS6" offset="0x1430" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS6_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_CS6_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_CS6_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS6_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_CS6_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_CS6_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_CS6_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_CS6_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_CS6_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_CS6_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_CS6_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_CS6_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_CS6_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_CS6" token="GPMC_CS6_MUXMODE_0" description="gpmc_cs6"/>
      <bitenum value="1" id="QSPI1_SCLK" token="GPMC_CS6_MUXMODE_1" description="qspi1_sclk"/>
      <bitenum value="14" id="GPIO1_12" token="GPMC_CS6_MUXMODE_14" description="gpio1_12"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_CS6_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_WAIT0" acronym="CTRL_CORE_PAD_GPMC_WAIT0" offset="0x1434" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_WAIT0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_WAIT0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_WAIT0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_WAIT0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_WAIT0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_WAIT0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_WAIT0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_WAIT0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_WAIT0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_WAIT0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_WAIT0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_WAIT0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_WAIT0_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_WAIT0" token="GPMC_WAIT0_MUXMODE_0" description="gpmc_wait0"/>
      <bitenum value="1" id="RGMII1_RXD3" token="GPMC_WAIT0_MUXMODE_1" description="rgmii1_rxd3"/>
      <bitenum value="2" id="QSPI1_RTCLK" token="GPMC_WAIT0_MUXMODE_2" description="qspi1_rtclk"/>
      <bitenum value="6" id="DMA_EVT4" token="GPMC_WAIT0_MUXMODE_6" description="dma_evt4"/>
      <bitenum value="14" id="GPIO1_13" token="GPMC_WAIT0_MUXMODE_14" description="gpio1_13"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_WAIT0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD0" acronym="CTRL_CORE_PAD_GPMC_AD0" offset="0x1438" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD0_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD0" token="GPMC_AD0_MUXMODE_0" description="gpmc_ad0"/>
      <bitenum value="1" id="RGMII1_RXD2" token="GPMC_AD0_MUXMODE_1" description="rgmii1_rxd2"/>
      <bitenum value="14" id="GPIO1_14" token="GPMC_AD0_MUXMODE_14" description="gpio1_14"/>
      <bitenum value="15" id="SYSBOOT0" token="GPMC_AD0_MUXMODE_15" description="sysboot0"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD1" acronym="CTRL_CORE_PAD_GPMC_AD1" offset="0x143C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD1_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD1" token="GPMC_AD1_MUXMODE_0" description="gpmc_ad1"/>
      <bitenum value="1" id="RGMII1_RXD1" token="GPMC_AD1_MUXMODE_1" description="rgmii1_rxd1"/>
      <bitenum value="14" id="GPIO1_15" token="GPMC_AD1_MUXMODE_14" description="gpio1_15"/>
      <bitenum value="15" id="SYSBOOT1" token="GPMC_AD1_MUXMODE_15" description="sysboot1"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD2" acronym="CTRL_CORE_PAD_GPMC_AD2" offset="0x1440" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD2_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD2_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD2_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD2_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD2_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD2_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD2_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD2_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD2_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD2_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD2_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD2_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD2_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD2" token="GPMC_AD2_MUXMODE_0" description="gpmc_ad2"/>
      <bitenum value="1" id="RGMII1_RXD0" token="GPMC_AD2_MUXMODE_1" description="rgmii1_rxd0"/>
      <bitenum value="14" id="GPIO1_16" token="GPMC_AD2_MUXMODE_14" description="gpio1_16"/>
      <bitenum value="15" id="SYSBOOT2" token="GPMC_AD2_MUXMODE_15" description="sysboot2"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD3" acronym="CTRL_CORE_PAD_GPMC_AD3" offset="0x1444" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD3_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD3_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD3_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD3_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD3_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD3_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD3_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD3_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD3_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD3_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD3_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD3_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD3_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD3" token="GPMC_AD3_MUXMODE_0" description="gpmc_ad3"/>
      <bitenum value="1" id="QSPI1_RTCLK" token="GPMC_AD3_MUXMODE_1" description="qspi1_rtclk"/>
      <bitenum value="14" id="GPIO1_17" token="GPMC_AD3_MUXMODE_14" description="gpio1_17"/>
      <bitenum value="15" id="SYSBOOT3" token="GPMC_AD3_MUXMODE_15" description="sysboot3"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD4" acronym="CTRL_CORE_PAD_GPMC_AD4" offset="0x1448" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD4_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD4_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD4_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD4_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD4_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD4_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD4_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD4_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD4_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD4_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD4_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD4_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD4_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD4" token="GPMC_AD4_MUXMODE_0" description="gpmc_ad4"/>
      <bitenum value="1" id="CAM_STROBE" token="GPMC_AD4_MUXMODE_1" description="cam_strobe"/>
      <bitenum value="14" id="GPIO1_18" token="GPMC_AD4_MUXMODE_14" description="gpio1_18"/>
      <bitenum value="15" id="SYSBOOT4" token="GPMC_AD4_MUXMODE_15" description="sysboot4"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD5" acronym="CTRL_CORE_PAD_GPMC_AD5" offset="0x144C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD5_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD5_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD5_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD5_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD5_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD5_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD5_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD5_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD5_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD5_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD5_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD5_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD5_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD5" token="GPMC_AD5_MUXMODE_0" description="gpmc_ad5"/>
      <bitenum value="2" id="UART2_TXD" token="GPMC_AD5_MUXMODE_2" description="uart2_txd"/>
      <bitenum value="3" id="TIMER6" token="GPMC_AD5_MUXMODE_3" description="timer6"/>
      <bitenum value="4" id="SPI3_D1" token="GPMC_AD5_MUXMODE_4" description="spi3_d1"/>
      <bitenum value="14" id="GPIO1_19" token="GPMC_AD5_MUXMODE_14" description="gpio1_19"/>
      <bitenum value="15" id="SYSBOOT5" token="GPMC_AD5_MUXMODE_15" description="sysboot5"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD6" acronym="CTRL_CORE_PAD_GPMC_AD6" offset="0x1450" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD6_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD6_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD6_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD6_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD6_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD6_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD6_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD6_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD6_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD6_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD6_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD6_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD6_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD6" token="GPMC_AD6_MUXMODE_0" description="gpmc_ad6"/>
      <bitenum value="2" id="UART2_RXD" token="GPMC_AD6_MUXMODE_2" description="uart2_rxd"/>
      <bitenum value="3" id="TIMER5" token="GPMC_AD6_MUXMODE_3" description="timer5"/>
      <bitenum value="4" id="SPI3_D0" token="GPMC_AD6_MUXMODE_4" description="spi3_d0"/>
      <bitenum value="14" id="GPIO1_20" token="GPMC_AD6_MUXMODE_14" description="gpio1_20"/>
      <bitenum value="15" id="SYSBOOT6" token="GPMC_AD6_MUXMODE_15" description="sysboot6"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD7" acronym="CTRL_CORE_PAD_GPMC_AD7" offset="0x1454" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD7_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD7_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD7_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD7_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD7_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD7_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD7_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD7_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD7_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD7_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD7_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD7_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD7_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD7" token="GPMC_AD7_MUXMODE_0" description="gpmc_ad7"/>
      <bitenum value="1" id="CAM_SHUTTER" token="GPMC_AD7_MUXMODE_1" description="cam_shutter"/>
      <bitenum value="3" id="TIMER4" token="GPMC_AD7_MUXMODE_3" description="timer4"/>
      <bitenum value="4" id="SPI3_SCLK" token="GPMC_AD7_MUXMODE_4" description="spi3_sclk"/>
      <bitenum value="14" id="GPIO1_21" token="GPMC_AD7_MUXMODE_14" description="gpio1_21"/>
      <bitenum value="15" id="DRIVER_OFF" token="GPMC_AD7_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD8" acronym="CTRL_CORE_PAD_GPMC_AD8" offset="0x1458" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD8_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD8_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD8_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD8_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD8_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD8_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD8_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD8_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD8_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD8_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD8_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD8_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD8_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD8" token="GPMC_AD8_MUXMODE_0" description="gpmc_ad8"/>
      <bitenum value="3" id="TIMER7" token="GPMC_AD8_MUXMODE_3" description="timer7"/>
      <bitenum value="4" id="SPI3_CS0" token="GPMC_AD8_MUXMODE_4" description="spi3_cs0"/>
      <bitenum value="14" id="GPIO1_22" token="GPMC_AD8_MUXMODE_14" description="gpio1_22"/>
      <bitenum value="15" id="SYSBOOT8" token="GPMC_AD8_MUXMODE_15" description="sysboot8"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD9" acronym="CTRL_CORE_PAD_GPMC_AD9" offset="0x145C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD9_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD9_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD9_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD9_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD9_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD9_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD9_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD9_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD9_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD9_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD9_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD9_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD9_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD9" token="GPMC_AD9_MUXMODE_0" description="gpmc_ad9"/>
      <bitenum value="3" id="ECAP1_IN_PWM1_OUT" token="GPMC_AD9_MUXMODE_3" description="eCAP1_in_PWM1_out"/>
      <bitenum value="4" id="SPI3_CS1" token="GPMC_AD9_MUXMODE_4" description="spi3_cs1"/>
      <bitenum value="14" id="GPIO1_23" token="GPMC_AD9_MUXMODE_14" description="gpio1_23"/>
      <bitenum value="15" id="SYSBOOT9" token="GPMC_AD9_MUXMODE_15" description="sysboot9"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD10" acronym="CTRL_CORE_PAD_GPMC_AD10" offset="0x1460" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD10_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD10_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD10_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD10_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD10_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD10_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD10_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD10_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD10_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD10_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD10_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD10_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD10_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD10" token="GPMC_AD10_MUXMODE_0" description="gpmc_ad10"/>
      <bitenum value="3" id="TIMER2" token="GPMC_AD10_MUXMODE_3" description="timer2"/>
      <bitenum value="14" id="GPIO1_24" token="GPMC_AD10_MUXMODE_14" description="gpio1_24"/>
      <bitenum value="15" id="SYSBOOT10" token="GPMC_AD10_MUXMODE_15" description="sysboot10"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD11" acronym="CTRL_CORE_PAD_GPMC_AD11" offset="0x1464" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD11_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD11_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD11_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD11_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD11_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD11_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD11_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD11_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD11_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD11_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD11_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD11_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD11_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD11" token="GPMC_AD11_MUXMODE_0" description="gpmc_ad11"/>
      <bitenum value="3" id="TIMER3" token="GPMC_AD11_MUXMODE_3" description="timer3"/>
      <bitenum value="14" id="GPIO1_25" token="GPMC_AD11_MUXMODE_14" description="gpio1_25"/>
      <bitenum value="15" id="SYSBOOT11" token="GPMC_AD11_MUXMODE_15" description="sysboot11"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD12" acronym="CTRL_CORE_PAD_GPMC_AD12" offset="0x1468" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD12_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD12_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD12_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD12_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD12_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD12_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD12_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD12_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD12_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD12_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD12_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD12_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD12_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD12" token="GPMC_AD12_MUXMODE_0" description="gpmc_ad12"/>
      <bitenum value="14" id="GPIO1_26" token="GPMC_AD12_MUXMODE_14" description="gpio1_26"/>
      <bitenum value="15" id="SYSBOOT12" token="GPMC_AD12_MUXMODE_15" description="sysboot12"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD13" acronym="CTRL_CORE_PAD_GPMC_AD13" offset="0x146C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD13_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD13_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD13_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD13_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD13_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD13_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD13_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD13_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD13_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD13_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD13_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD13_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD13_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD13" token="GPMC_AD13_MUXMODE_0" description="gpmc_ad13"/>
      <bitenum value="1" id="RGMII1_RXC" token="GPMC_AD13_MUXMODE_1" description="rgmii1_rxc"/>
      <bitenum value="14" id="GPIO1_27" token="GPMC_AD13_MUXMODE_14" description="gpio1_27"/>
      <bitenum value="15" id="SYSBOOT13" token="GPMC_AD13_MUXMODE_15" description="sysboot13"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD14" acronym="CTRL_CORE_PAD_GPMC_AD14" offset="0x1470" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD14_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD14_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD14_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD14_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD14_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD14_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD14_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD14_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD14_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD14_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD14_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD14_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD14_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD14" token="GPMC_AD14_MUXMODE_0" description="gpmc_ad14"/>
      <bitenum value="4" id="SPI2_CS1" token="GPMC_AD14_MUXMODE_4" description="spi2_cs1"/>
      <bitenum value="14" id="GPIO1_28" token="GPMC_AD14_MUXMODE_14" description="gpio1_28"/>
      <bitenum value="15" id="SYSBOOT14" token="GPMC_AD14_MUXMODE_15" description="sysboot14"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_GPMC_AD15" acronym="CTRL_CORE_PAD_GPMC_AD15" offset="0x1474" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD15_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="GPMC_AD15_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="GPMC_AD15_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD15_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="GPMC_AD15_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="GPMC_AD15_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="GPMC_AD15_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="GPMC_AD15_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="GPMC_AD15_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="GPMC_AD15_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="GPMC_AD15_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="GPMC_AD15_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPMC_AD15_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="GPMC_AD15" token="GPMC_AD15_MUXMODE_0" description="gpmc_ad15"/>
      <bitenum value="4" id="SPI2_CS0" token="GPMC_AD15_MUXMODE_4" description="spi2_cs0"/>
      <bitenum value="14" id="GPIO1_29" token="GPMC_AD15_MUXMODE_14" description="gpio1_29"/>
      <bitenum value="15" id="SYSBOOT15" token="GPMC_AD15_MUXMODE_15" description="sysboot15"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_CLK0" acronym="CTRL_CORE_PAD_VIN1A_CLK0" offset="0x1478" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_CLK0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_CLK0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_CLK0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_CLK0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_CLK0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_CLK0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_CLK0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_CLK0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_CLK0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_CLK0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_CLK0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_CLK0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_CLK0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_CLK0" token="VIN1A_CLK0_MUXMODE_0" description="vin1a_clk0"/>
      <bitenum value="1" id="CPI_PCLK" token="VIN1A_CLK0_MUXMODE_1" description="cpi_pclk"/>
      <bitenum value="4" id="CLKOUT0" token="VIN1A_CLK0_MUXMODE_4" description="clkout0"/>
      <bitenum value="14" id="GPIO1_30" token="VIN1A_CLK0_MUXMODE_14" description="gpio1_30"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_CLK0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_DE0" acronym="CTRL_CORE_PAD_VIN1A_DE0" offset="0x147C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_DE0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_DE0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_DE0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_DE0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_DE0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_DE0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_DE0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_DE0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_DE0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_DE0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_DE0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_DE0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_DE0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_DE0" token="VIN1A_DE0_MUXMODE_0" description="vin1a_de0"/>
      <bitenum value="1" id="CPI_HSYNC" token="VIN1A_DE0_MUXMODE_1" description="cpi_hsync"/>
      <bitenum value="2" id="VIN1B_CLK1" token="VIN1A_DE0_MUXMODE_2" description="vin1b_clk1"/>
      <bitenum value="4" id="CLKOUT1" token="VIN1A_DE0_MUXMODE_4" description="clkout1"/>
      <bitenum value="14" id="GPIO1_31" token="VIN1A_DE0_MUXMODE_14" description="gpio1_31"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_DE0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_FLD0" acronym="CTRL_CORE_PAD_VIN1A_FLD0" offset="0x1480" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_FLD0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_FLD0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_FLD0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_FLD0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_FLD0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_FLD0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_FLD0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_FLD0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_FLD0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_FLD0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_FLD0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_FLD0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_FLD0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_FLD0" token="VIN1A_FLD0_MUXMODE_0" description="vin1a_fld0"/>
      <bitenum value="1" id="CPI_VSYNC" token="VIN1A_FLD0_MUXMODE_1" description="cpi_vsync"/>
      <bitenum value="2" id="VIN2B_CLK1" token="VIN1A_FLD0_MUXMODE_2" description="vin2b_clk1"/>
      <bitenum value="4" id="CLKOUT2" token="VIN1A_FLD0_MUXMODE_4" description="clkout2"/>
      <bitenum value="14" id="GPIO2_0" token="VIN1A_FLD0_MUXMODE_14" description="gpio2_0"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_FLD0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_HSYNC0" acronym="CTRL_CORE_PAD_VIN1A_HSYNC0" offset="0x1484" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_HSYNC0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_HSYNC0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_HSYNC0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_HSYNC0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_HSYNC0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_HSYNC0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_HSYNC0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_HSYNC0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_HSYNC0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_HSYNC0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_HSYNC0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_HSYNC0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_HSYNC0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_HSYNC0" token="VIN1A_HSYNC0_MUXMODE_0" description="vin1a_hsync0"/>
      <bitenum value="1" id="CPI_DATA0" token="VIN1A_HSYNC0_MUXMODE_1" description="cpi_data0"/>
      <bitenum value="2" id="VIN1A_DE0" token="VIN1A_HSYNC0_MUXMODE_2" description="vin1a_de0"/>
      <bitenum value="14" id="GPIO2_1" token="VIN1A_HSYNC0_MUXMODE_14" description="gpio2_1"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_HSYNC0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_VSYNC0" acronym="CTRL_CORE_PAD_VIN1A_VSYNC0" offset="0x1488" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_VSYNC0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_VSYNC0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_VSYNC0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_VSYNC0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_VSYNC0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_VSYNC0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_VSYNC0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_VSYNC0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_VSYNC0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_VSYNC0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_VSYNC0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_VSYNC0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_VSYNC0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_VSYNC0" token="VIN1A_VSYNC0_MUXMODE_0" description="vin1a_vsync0"/>
      <bitenum value="1" id="CPI_DATA1" token="VIN1A_VSYNC0_MUXMODE_1" description="cpi_data1"/>
      <bitenum value="14" id="GPIO2_2" token="VIN1A_VSYNC0_MUXMODE_14" description="gpio2_2"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_VSYNC0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D0" acronym="CTRL_CORE_PAD_VIN1A_D0" offset="0x148C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D0" token="VIN1A_D0_MUXMODE_0" description="vin1a_d0"/>
      <bitenum value="1" id="CPI_DATA2" token="VIN1A_D0_MUXMODE_1" description="cpi_data2"/>
      <bitenum value="14" id="GPIO2_3" token="VIN1A_D0_MUXMODE_14" description="gpio2_3"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D1" acronym="CTRL_CORE_PAD_VIN1A_D1" offset="0x1490" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D1_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D1" token="VIN1A_D1_MUXMODE_0" description="vin1a_d1"/>
      <bitenum value="1" id="CPI_DATA3" token="VIN1A_D1_MUXMODE_1" description="cpi_data3"/>
      <bitenum value="14" id="GPIO2_4" token="VIN1A_D1_MUXMODE_14" description="gpio2_4"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D2" acronym="CTRL_CORE_PAD_VIN1A_D2" offset="0x1494" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D2_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D2_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D2_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D2_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D2_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D2_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D2_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D2_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D2_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D2_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D2_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D2_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D2_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D2" token="VIN1A_D2_MUXMODE_0" description="vin1a_d2"/>
      <bitenum value="1" id="CPI_DATA4" token="VIN1A_D2_MUXMODE_1" description="cpi_data4"/>
      <bitenum value="14" id="GPIO2_5" token="VIN1A_D2_MUXMODE_14" description="gpio2_5"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D2_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D3" acronym="CTRL_CORE_PAD_VIN1A_D3" offset="0x1498" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D3_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D3_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D3_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D3_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D3_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D3_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D3_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D3_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D3_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D3_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D3_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D3_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D3_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D3" token="VIN1A_D3_MUXMODE_0" description="vin1a_d3"/>
      <bitenum value="1" id="CPI_DATA5" token="VIN1A_D3_MUXMODE_1" description="cpi_data5"/>
      <bitenum value="14" id="GPIO2_6" token="VIN1A_D3_MUXMODE_14" description="gpio2_6"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D3_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D4" acronym="CTRL_CORE_PAD_VIN1A_D4" offset="0x149C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D4_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D4_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D4_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D4_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D4_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D4_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D4_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D4_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D4_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D4_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D4_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D4_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D4_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D4" token="VIN1A_D4_MUXMODE_0" description="vin1a_d4"/>
      <bitenum value="1" id="CPI_DATA6" token="VIN1A_D4_MUXMODE_1" description="cpi_data6"/>
      <bitenum value="14" id="GPIO2_7" token="VIN1A_D4_MUXMODE_14" description="gpio2_7"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D4_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D5" acronym="CTRL_CORE_PAD_VIN1A_D5" offset="0x14A0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D5_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D5_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D5_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D5_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D5_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D5_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D5_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D5_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D5_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D5_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D5_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D5_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D5_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D5" token="VIN1A_D5_MUXMODE_0" description="vin1a_d5"/>
      <bitenum value="1" id="CPI_DATA7" token="VIN1A_D5_MUXMODE_1" description="cpi_data7"/>
      <bitenum value="14" id="GPIO2_8" token="VIN1A_D5_MUXMODE_14" description="gpio2_8"/>
      <bitenum value="15" id="DRIVER_OFF_SR1.0_XREF_CLK2_SR2.0" token="VIN1A_D5_MUXMODE_15" description="Driver off (SR1.0 Only) / xref_clk2 (SR2.0 Only)"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D6" acronym="CTRL_CORE_PAD_VIN1A_D6" offset="0x14A4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D6_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D6_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D6_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D6_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D6_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D6_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D6_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D6_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D6_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D6_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D6_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D6_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D6_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D6" token="VIN1A_D6_MUXMODE_0" description="vin1a_d6"/>
      <bitenum value="1" id="CPI_DATA8" token="VIN1A_D6_MUXMODE_1" description="cpi_data8"/>
      <bitenum value="14" id="GPIO2_9" token="VIN1A_D6_MUXMODE_14" description="gpio2_9"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D6_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D7" acronym="CTRL_CORE_PAD_VIN1A_D7" offset="0x14A8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D7_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D7_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D7_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D7_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D7_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D7_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D7_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D7_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D7_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D7_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D7_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D7_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D7_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D7" token="VIN1A_D7_MUXMODE_0" description="vin1a_d7"/>
      <bitenum value="1" id="CPI_DATA9" token="VIN1A_D7_MUXMODE_1" description="cpi_data9"/>
      <bitenum value="14" id="GPIO2_10" token="VIN1A_D7_MUXMODE_14" description="gpio2_10"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D7_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D8" acronym="CTRL_CORE_PAD_VIN1A_D8" offset="0x14AC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D8_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D8_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D8_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D8_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D8_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D8_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D8_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D8_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D8_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D8_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D8_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D8_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D8_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D8" token="VIN1A_D8_MUXMODE_0" description="vin1a_d8"/>
      <bitenum value="1" id="CPI_DATA10" token="VIN1A_D8_MUXMODE_1" description="cpi_data10"/>
      <bitenum value="2" id="VIN1B_D0" token="VIN1A_D8_MUXMODE_2" description="vin1b_d0"/>
      <bitenum value="3" id="GPMC_A8" token="VIN1A_D8_MUXMODE_3" description="gpmc_a8"/>
      <bitenum value="7" id="SYS_NIRQ2" token="VIN1A_D8_MUXMODE_7" description="sys_nirq2"/>
      <bitenum value="14" id="GPIO2_11" token="VIN1A_D8_MUXMODE_14" description="gpio2_11"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D8_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D9" acronym="CTRL_CORE_PAD_VIN1A_D9" offset="0x14B0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D9_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D9_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D9_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D9_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D9_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D9_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D9_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D9_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D9_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D9_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D9_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D9_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D9_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D9" token="VIN1A_D9_MUXMODE_0" description="vin1a_d9"/>
      <bitenum value="1" id="CPI_DATA11" token="VIN1A_D9_MUXMODE_1" description="cpi_data11"/>
      <bitenum value="2" id="VIN1B_D1" token="VIN1A_D9_MUXMODE_2" description="vin1b_d1"/>
      <bitenum value="3" id="GPMC_A9" token="VIN1A_D9_MUXMODE_3" description="gpmc_a9"/>
      <bitenum value="7" id="SYS_NIRQ1" token="VIN1A_D9_MUXMODE_7" description="sys_nirq1"/>
      <bitenum value="14" id="GPIO2_12" token="VIN1A_D9_MUXMODE_14" description="gpio2_12"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D9_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D10" acronym="CTRL_CORE_PAD_VIN1A_D10" offset="0x14B4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D10_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D10_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D10_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D10_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D10_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D10_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D10_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D10_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D10_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D10_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D10_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D10_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D10_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D10" token="VIN1A_D10_MUXMODE_0" description="vin1a_d10"/>
      <bitenum value="1" id="CPI_DATA12" token="VIN1A_D10_MUXMODE_1" description="cpi_data12"/>
      <bitenum value="2" id="VIN1B_D2" token="VIN1A_D10_MUXMODE_2" description="vin1b_d2"/>
      <bitenum value="3" id="GPMC_A10" token="VIN1A_D10_MUXMODE_3" description="gpmc_a10"/>
      <bitenum value="7" id="SYS_NIRQ2" token="VIN1A_D10_MUXMODE_7" description="sys_nirq2"/>
      <bitenum value="14" id="GPIO2_13" token="VIN1A_D10_MUXMODE_14" description="gpio2_13"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D10_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D11" acronym="CTRL_CORE_PAD_VIN1A_D11" offset="0x14B8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D11_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D11_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D11_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D11_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D11_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D11_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D11_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D11_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D11_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D11_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D11_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D11_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D11_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D11" token="VIN1A_D11_MUXMODE_0" description="vin1a_d11"/>
      <bitenum value="1" id="CPI_DATA13" token="VIN1A_D11_MUXMODE_1" description="cpi_data13"/>
      <bitenum value="2" id="VIN1B_D3" token="VIN1A_D11_MUXMODE_2" description="vin1b_d3"/>
      <bitenum value="3" id="GPMC_A11" token="VIN1A_D11_MUXMODE_3" description="gpmc_a11"/>
      <bitenum value="7" id="SYS_NIRQ1" token="VIN1A_D11_MUXMODE_7" description="sys_nirq1"/>
      <bitenum value="14" id="GPIO2_14" token="VIN1A_D11_MUXMODE_14" description="gpio2_14"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D11_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D12" acronym="CTRL_CORE_PAD_VIN1A_D12" offset="0x14BC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D12_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D12_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D12_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D12_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D12_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D12_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D12_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D12_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D12_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D12_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D12_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D12_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D12_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D12" token="VIN1A_D12_MUXMODE_0" description="vin1a_d12"/>
      <bitenum value="1" id="CPI_DATA14" token="VIN1A_D12_MUXMODE_1" description="cpi_data14"/>
      <bitenum value="2" id="VIN1B_D4" token="VIN1A_D12_MUXMODE_2" description="vin1b_d4"/>
      <bitenum value="3" id="GPMC_A12" token="VIN1A_D12_MUXMODE_3" description="gpmc_a12"/>
      <bitenum value="6" id="DMA_EVT1" token="VIN1A_D12_MUXMODE_6" description="dma_evt1"/>
      <bitenum value="14" id="GPIO2_15" token="VIN1A_D12_MUXMODE_14" description="gpio2_15"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D12_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D13" acronym="CTRL_CORE_PAD_VIN1A_D13" offset="0x14C0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D13_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D13_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D13_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D13_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D13_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D13_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D13_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D13_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D13_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D13_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D13_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D13_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D13_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D13" token="VIN1A_D13_MUXMODE_0" description="vin1a_d13"/>
      <bitenum value="1" id="CPI_WEN" token="VIN1A_D13_MUXMODE_1" description="cpi_wen"/>
      <bitenum value="2" id="VIN1B_D5" token="VIN1A_D13_MUXMODE_2" description="vin1b_d5"/>
      <bitenum value="3" id="GPMC_A13" token="VIN1A_D13_MUXMODE_3" description="gpmc_a13"/>
      <bitenum value="6" id="DMA_EVT2" token="VIN1A_D13_MUXMODE_6" description="dma_evt2"/>
      <bitenum value="14" id="GPIO2_16" token="VIN1A_D13_MUXMODE_14" description="gpio2_16"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D13_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D14" acronym="CTRL_CORE_PAD_VIN1A_D14" offset="0x14C4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D14_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D14_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D14_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D14_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D14_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D14_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D14_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D14_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D14_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D14_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D14_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D14_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D14_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D14" token="VIN1A_D14_MUXMODE_0" description="vin1a_d14"/>
      <bitenum value="1" id="CPI_FID" token="VIN1A_D14_MUXMODE_1" description="cpi_fid"/>
      <bitenum value="2" id="VIN1B_D6" token="VIN1A_D14_MUXMODE_2" description="vin1b_d6"/>
      <bitenum value="3" id="GPMC_A14" token="VIN1A_D14_MUXMODE_3" description="gpmc_a14"/>
      <bitenum value="14" id="GPIO2_17" token="VIN1A_D14_MUXMODE_14" description="gpio2_17"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D14_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN1A_D15" acronym="CTRL_CORE_PAD_VIN1A_D15" offset="0x14C8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D15_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN1A_D15_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN1A_D15_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D15_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN1A_D15_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN1A_D15_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN1A_D15_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN1A_D15_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN1A_D15_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN1A_D15_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN1A_D15_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN1A_D15_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN1A_D15_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN1A_D15" token="VIN1A_D15_MUXMODE_0" description="vin1a_d15"/>
      <bitenum value="1" id="CPI_DATA15" token="VIN1A_D15_MUXMODE_1" description="cpi_data15"/>
      <bitenum value="2" id="VIN1B_D7" token="VIN1A_D15_MUXMODE_2" description="vin1b_d7"/>
      <bitenum value="3" id="GPMC_A15" token="VIN1A_D15_MUXMODE_3" description="gpmc_a15"/>
      <bitenum value="14" id="GPIO2_18" token="VIN1A_D15_MUXMODE_14" description="gpio2_18"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN1A_D15_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN2A_CLK0" acronym="CTRL_CORE_PAD_VIN2A_CLK0" offset="0x14CC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN2A_CLK0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN2A_CLK0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN2A_CLK0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN2A_CLK0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN2A_CLK0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN2A_CLK0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN2A_CLK0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN2A_CLK0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN2A_CLK0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN2A_CLK0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN2A_CLK0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN2A_CLK0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN2A_CLK0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN2A_CLK0" token="VIN2A_CLK0_MUXMODE_0" description="vin2a_clk0"/>
      <bitenum value="14" id="GPIO2_19" token="VIN2A_CLK0_MUXMODE_14" description="gpio2_19"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN2A_CLK0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN2A_DE0" acronym="CTRL_CORE_PAD_VIN2A_DE0" offset="0x14D0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN2A_DE0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN2A_DE0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN2A_DE0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN2A_DE0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN2A_DE0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN2A_DE0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN2A_DE0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN2A_DE0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN2A_DE0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN2A_DE0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN2A_DE0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN2A_DE0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN2A_DE0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN2A_DE0" token="VIN2A_DE0_MUXMODE_0" description="vin2a_de0"/>
      <bitenum value="1" id="CAM_STROBE" token="VIN2A_DE0_MUXMODE_1" description="cam_strobe"/>
      <bitenum value="2" id="VIN2B_HSYNC1" token="VIN2A_DE0_MUXMODE_2" description="vin2b_hsync1"/>
      <bitenum value="5" id="VIN2B_DE1" token="VIN2A_DE0_MUXMODE_5" description="vin2b_de1"/>
      <bitenum value="14" id="GPIO4_21" token="VIN2A_DE0_MUXMODE_14" description="gpio4_21"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN2A_DE0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VIN2A_FLD0" acronym="CTRL_CORE_PAD_VIN2A_FLD0" offset="0x14D4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN2A_FLD0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VIN2A_FLD0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VIN2A_FLD0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VIN2A_FLD0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VIN2A_FLD0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VIN2A_FLD0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VIN2A_FLD0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VIN2A_FLD0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VIN2A_FLD0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VIN2A_FLD0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VIN2A_FLD0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VIN2A_FLD0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIN2A_FLD0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VIN2A_FLD0" token="VIN2A_FLD0_MUXMODE_0" description="vin2a_fld0"/>
      <bitenum value="1" id="CAM_SHUTTER" token="VIN2A_FLD0_MUXMODE_1" description="cam_shutter"/>
      <bitenum value="2" id="VIN2B_VSYNC1" token="VIN2A_FLD0_MUXMODE_2" description="vin2b_vsync1"/>
      <bitenum value="14" id="GPIO4_22" token="VIN2A_FLD0_MUXMODE_14" description="gpio4_22"/>
      <bitenum value="15" id="DRIVER_OFF" token="VIN2A_FLD0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_CLK" acronym="CTRL_CORE_PAD_VOUT1_CLK" offset="0x14D8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_CLK_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_CLK_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_CLK_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_CLK_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_CLK_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_CLK_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_CLK_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_CLK_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_CLK_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_CLK_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_CLK_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_CLK_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_CLK_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_CLK" token="VOUT1_CLK_MUXMODE_0" description="vout1_clk"/>
      <bitenum value="2" id="VIN1A_D12" token="VOUT1_CLK_MUXMODE_2" description="vin1a_d12"/>
      <bitenum value="4" id="CLKOUT0" token="VOUT1_CLK_MUXMODE_4" description="clkout0"/>
      <bitenum value="9" id="VIN2A_CLK0" token="VOUT1_CLK_MUXMODE_9" description="vin2a_clk0"/>
      <bitenum value="14" id="GPIO2_20" token="VOUT1_CLK_MUXMODE_14" description="gpio2_20"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_CLK_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_DE" acronym="CTRL_CORE_PAD_VOUT1_DE" offset="0x14DC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_DE_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_DE_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_DE_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_DE_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_DE_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_DE_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_DE_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_DE_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_DE_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_DE_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_DE_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_DE_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_DE_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_DE" token="VOUT1_DE_MUXMODE_0" description="vout1_de"/>
      <bitenum value="1" id="MCASP1_ACLKX" token="VOUT1_DE_MUXMODE_1" description="mcasp1_aclkx"/>
      <bitenum value="2" id="VIN1A_D13" token="VOUT1_DE_MUXMODE_2" description="vin1a_d13"/>
      <bitenum value="4" id="CLKOUT1" token="VOUT1_DE_MUXMODE_4" description="clkout1"/>
      <bitenum value="14" id="GPIO2_21" token="VOUT1_DE_MUXMODE_14" description="gpio2_21"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_DE_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_FLD" acronym="CTRL_CORE_PAD_VOUT1_FLD" offset="0x14E0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_FLD_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_FLD_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_FLD_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_FLD_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_FLD_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_FLD_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_FLD_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_FLD_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_FLD_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_FLD_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_FLD_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_FLD_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_FLD_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_FLD" token="VOUT1_FLD_MUXMODE_0" description="vout1_fld"/>
      <bitenum value="1" id="MCASP1_FSX" token="VOUT1_FLD_MUXMODE_1" description="mcasp1_fsx"/>
      <bitenum value="2" id="VIN1A_D14" token="VOUT1_FLD_MUXMODE_2" description="vin1a_d14"/>
      <bitenum value="4" id="CLKOUT2" token="VOUT1_FLD_MUXMODE_4" description="clkout2"/>
      <bitenum value="14" id="GPIO2_22" token="VOUT1_FLD_MUXMODE_14" description="gpio2_22"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_FLD_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_HSYNC" acronym="CTRL_CORE_PAD_VOUT1_HSYNC" offset="0x14E4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_HSYNC_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_HSYNC_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_HSYNC_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_HSYNC_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_HSYNC_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_HSYNC_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_HSYNC_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_HSYNC_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_HSYNC_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_HSYNC_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_HSYNC_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_HSYNC_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_HSYNC_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_HSYNC" token="VOUT1_HSYNC_MUXMODE_0" description="vout1_hsync"/>
      <bitenum value="1" id="MCASP1_ACLKR" token="VOUT1_HSYNC_MUXMODE_1" description="mcasp1_aclkr"/>
      <bitenum value="2" id="VIN1A_D15" token="VOUT1_HSYNC_MUXMODE_2" description="vin1a_d15"/>
      <bitenum value="9" id="VIN2A_DE0" token="VOUT1_HSYNC_MUXMODE_9" description="vin2a_de0"/>
      <bitenum value="14" id="GPIO2_23" token="VOUT1_HSYNC_MUXMODE_14" description="gpio2_23"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_HSYNC_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_VSYNC" acronym="CTRL_CORE_PAD_VOUT1_VSYNC" offset="0x14E8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_VSYNC_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_VSYNC_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_VSYNC_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_VSYNC_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_VSYNC_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_VSYNC_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_VSYNC_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_VSYNC_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_VSYNC_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_VSYNC_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_VSYNC_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_VSYNC_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_VSYNC_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_VSYNC" token="VOUT1_VSYNC_MUXMODE_0" description="vout1_vsync"/>
      <bitenum value="1" id="MCASP1_FSR" token="VOUT1_VSYNC_MUXMODE_1" description="mcasp1_fsr"/>
      <bitenum value="2" id="VIN1A_D16" token="VOUT1_VSYNC_MUXMODE_2" description="vin1a_d16"/>
      <bitenum value="9" id="VIN2A_FLD0" token="VOUT1_VSYNC_MUXMODE_9" description="vin2a_fld0"/>
      <bitenum value="14" id="GPIO2_24" token="VOUT1_VSYNC_MUXMODE_14" description="gpio2_24"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_VSYNC_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D0" acronym="CTRL_CORE_PAD_VOUT1_D0" offset="0x14EC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D0" token="VOUT1_D0_MUXMODE_0" description="vout1_d0"/>
      <bitenum value="1" id="MCASP1_AXR0" token="VOUT1_D0_MUXMODE_1" description="mcasp1_axr0"/>
      <bitenum value="5" id="MMC_CLK" token="VOUT1_D0_MUXMODE_5" description="mmc_clk"/>
      <bitenum value="14" id="GPIO2_25" token="VOUT1_D0_MUXMODE_14" description="gpio2_25"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D1" acronym="CTRL_CORE_PAD_VOUT1_D1" offset="0x14F0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D1_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D1" token="VOUT1_D1_MUXMODE_0" description="vout1_d1"/>
      <bitenum value="1" id="MCASP1_AXR1" token="VOUT1_D1_MUXMODE_1" description="mcasp1_axr1"/>
      <bitenum value="5" id="MMC_CMD" token="VOUT1_D1_MUXMODE_5" description="mmc_cmd"/>
      <bitenum value="14" id="GPIO2_26" token="VOUT1_D1_MUXMODE_14" description="gpio2_26"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D2" acronym="CTRL_CORE_PAD_VOUT1_D2" offset="0x14F4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D2_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D2_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D2_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D2_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D2_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D2_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D2_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D2_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D2_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D2_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D2_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D2_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D2_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D2" token="VOUT1_D2_MUXMODE_0" description="vout1_d2"/>
      <bitenum value="1" id="MCASP1_AXR2" token="VOUT1_D2_MUXMODE_1" description="mcasp1_axr2"/>
      <bitenum value="4" id="MCASP1_AXR8" token="VOUT1_D2_MUXMODE_4" description="mcasp1_axr8"/>
      <bitenum value="5" id="MMC_DAT0" token="VOUT1_D2_MUXMODE_5" description="mmc_dat0"/>
      <bitenum value="14" id="GPIO2_27" token="VOUT1_D2_MUXMODE_14" description="gpio2_27"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D2_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D3" acronym="CTRL_CORE_PAD_VOUT1_D3" offset="0x14F8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D3_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D3_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D3_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D3_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D3_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D3_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D3_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D3_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D3_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D3_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D3_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D3_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D3_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D3" token="VOUT1_D3_MUXMODE_0" description="vout1_d3"/>
      <bitenum value="1" id="MCASP1_AXR3" token="VOUT1_D3_MUXMODE_1" description="mcasp1_axr3"/>
      <bitenum value="4" id="MCASP1_AXR9" token="VOUT1_D3_MUXMODE_4" description="mcasp1_axr9"/>
      <bitenum value="5" id="MMC_DAT1" token="VOUT1_D3_MUXMODE_5" description="mmc_dat1"/>
      <bitenum value="14" id="GPIO2_28" token="VOUT1_D3_MUXMODE_14" description="gpio2_28"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D3_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D4" acronym="CTRL_CORE_PAD_VOUT1_D4" offset="0x14FC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D4_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D4_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D4_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D4_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D4_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D4_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D4_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D4_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D4_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D4_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D4_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D4_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D4_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D4" token="VOUT1_D4_MUXMODE_0" description="vout1_d4"/>
      <bitenum value="1" id="MCASP1_AXR4" token="VOUT1_D4_MUXMODE_1" description="mcasp1_axr4"/>
      <bitenum value="4" id="MCASP1_AXR10" token="VOUT1_D4_MUXMODE_4" description="mcasp1_axr10"/>
      <bitenum value="5" id="MMC_DAT2" token="VOUT1_D4_MUXMODE_5" description="mmc_dat2"/>
      <bitenum value="14" id="GPIO2_29" token="VOUT1_D4_MUXMODE_14" description="gpio2_29"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D4_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D5" acronym="CTRL_CORE_PAD_VOUT1_D5" offset="0x1500" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D5_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D5_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D5_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D5_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D5_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D5_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D5_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D5_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D5_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D5_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D5_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D5_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D5_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D5" token="VOUT1_D5_MUXMODE_0" description="vout1_d5"/>
      <bitenum value="1" id="MCASP1_AXR5" token="VOUT1_D5_MUXMODE_1" description="mcasp1_axr5"/>
      <bitenum value="4" id="MCASP1_AXR11" token="VOUT1_D5_MUXMODE_4" description="mcasp1_axr11"/>
      <bitenum value="5" id="MMC_DAT3" token="VOUT1_D5_MUXMODE_5" description="mmc_dat3"/>
      <bitenum value="9" id="VIN2A_CLK0" token="VOUT1_D5_MUXMODE_9" description="vin2a_clk0"/>
      <bitenum value="14" id="GPIO2_30" token="VOUT1_D5_MUXMODE_14" description="gpio2_30"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D5_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D6" acronym="CTRL_CORE_PAD_VOUT1_D6" offset="0x1504" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D6_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D6_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D6_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D6_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D6_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D6_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D6_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D6_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D6_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D6_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D6_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D6_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D6_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D6" token="VOUT1_D6_MUXMODE_0" description="vout1_d6"/>
      <bitenum value="1" id="MCASP1_AXR6" token="VOUT1_D6_MUXMODE_1" description="mcasp1_axr6"/>
      <bitenum value="4" id="MCASP1_AXR12" token="VOUT1_D6_MUXMODE_4" description="mcasp1_axr12"/>
      <bitenum value="5" id="ESM_ERROR" token="VOUT1_D6_MUXMODE_5" description="esm_error"/>
      <bitenum value="6" id="EMU2" token="VOUT1_D6_MUXMODE_6" description="emu2"/>
      <bitenum value="9" id="VIN2A_DE0" token="VOUT1_D6_MUXMODE_9" description="vin2a_de0"/>
      <bitenum value="14" id="GPIO2_31" token="VOUT1_D6_MUXMODE_14" description="gpio2_31"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D6_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D7" acronym="CTRL_CORE_PAD_VOUT1_D7" offset="0x1508" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D7_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D7_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D7_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D7_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D7_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D7_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D7_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D7_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D7_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D7_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D7_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D7_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D7_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D7" token="VOUT1_D7_MUXMODE_0" description="vout1_d7"/>
      <bitenum value="1" id="MCASP1_AXR7" token="VOUT1_D7_MUXMODE_1" description="mcasp1_axr7"/>
      <bitenum value="3" id="ECAP1_IN_PWM1_OUT" token="VOUT1_D7_MUXMODE_3" description="eCAP1_in_PWM1_out"/>
      <bitenum value="4" id="MCASP1_AXR13" token="VOUT1_D7_MUXMODE_4" description="mcasp1_axr13"/>
      <bitenum value="6" id="EMU3" token="VOUT1_D7_MUXMODE_6" description="emu3"/>
      <bitenum value="9" id="VIN2A_FLD0" token="VOUT1_D7_MUXMODE_9" description="vin2a_fld0"/>
      <bitenum value="14" id="GPIO3_0" token="VOUT1_D7_MUXMODE_14" description="gpio3_0"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D7_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D8" acronym="CTRL_CORE_PAD_VOUT1_D8" offset="0x150C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D8_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D8_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D8_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D8_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D8_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D8_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D8_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D8_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D8_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D8_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D8_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D8_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D8_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D8" token="VOUT1_D8_MUXMODE_0" description="vout1_d8"/>
      <bitenum value="1" id="MCASP1_AXR8" token="VOUT1_D8_MUXMODE_1" description="mcasp1_axr8"/>
      <bitenum value="2" id="VIN2A_D0" token="VOUT1_D8_MUXMODE_2" description="vin2a_d0"/>
      <bitenum value="3" id="GPMC_A20" token="VOUT1_D8_MUXMODE_3" description="gpmc_a20"/>
      <bitenum value="6" id="EMU4" token="VOUT1_D8_MUXMODE_6" description="emu4"/>
      <bitenum value="14" id="GPIO3_1" token="VOUT1_D8_MUXMODE_14" description="gpio3_1"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D8_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D9" acronym="CTRL_CORE_PAD_VOUT1_D9" offset="0x1510" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D9_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D9_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D9_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D9_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D9_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D9_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D9_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D9_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D9_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D9_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D9_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D9_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D9_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D9" token="VOUT1_D9_MUXMODE_0" description="vout1_d9"/>
      <bitenum value="1" id="MCASP1_AXR9" token="VOUT1_D9_MUXMODE_1" description="mcasp1_axr9"/>
      <bitenum value="2" id="VIN2A_D1" token="VOUT1_D9_MUXMODE_2" description="vin2a_d1"/>
      <bitenum value="3" id="GPMC_A21" token="VOUT1_D9_MUXMODE_3" description="gpmc_a21"/>
      <bitenum value="6" id="EMU5" token="VOUT1_D9_MUXMODE_6" description="emu5"/>
      <bitenum value="14" id="GPIO3_2" token="VOUT1_D9_MUXMODE_14" description="gpio3_2"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D9_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D10" acronym="CTRL_CORE_PAD_VOUT1_D10" offset="0x1514" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D10_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D10_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D10_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D10_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D10_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D10_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D10_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D10_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D10_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D10_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D10_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D10_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D10_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D10" token="VOUT1_D10_MUXMODE_0" description="vout1_d10"/>
      <bitenum value="1" id="MCASP1_AXR10" token="VOUT1_D10_MUXMODE_1" description="mcasp1_axr10"/>
      <bitenum value="2" id="VIN2A_D2" token="VOUT1_D10_MUXMODE_2" description="vin2a_d2"/>
      <bitenum value="3" id="GPMC_A22" token="VOUT1_D10_MUXMODE_3" description="gpmc_a22"/>
      <bitenum value="6" id="EMU6" token="VOUT1_D10_MUXMODE_6" description="emu6"/>
      <bitenum value="14" id="GPIO3_3" token="VOUT1_D10_MUXMODE_14" description="gpio3_3"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D10_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D11" acronym="CTRL_CORE_PAD_VOUT1_D11" offset="0x1518" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D11_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D11_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D11_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D11_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D11_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D11_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D11_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D11_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D11_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D11_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D11_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D11_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D11_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D11" token="VOUT1_D11_MUXMODE_0" description="vout1_d11"/>
      <bitenum value="1" id="MCASP1_AXR11" token="VOUT1_D11_MUXMODE_1" description="mcasp1_axr11"/>
      <bitenum value="2" id="VIN2A_D3" token="VOUT1_D11_MUXMODE_2" description="vin2a_d3"/>
      <bitenum value="3" id="GPMC_A23" token="VOUT1_D11_MUXMODE_3" description="gpmc_a23"/>
      <bitenum value="6" id="EMU7" token="VOUT1_D11_MUXMODE_6" description="emu7"/>
      <bitenum value="14" id="GPIO3_4" token="VOUT1_D11_MUXMODE_14" description="gpio3_4"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D11_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D12" acronym="CTRL_CORE_PAD_VOUT1_D12" offset="0x151C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D12_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D12_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D12_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D12_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D12_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D12_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D12_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D12_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D12_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D12_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D12_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D12_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D12_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D12" token="VOUT1_D12_MUXMODE_0" description="vout1_d12"/>
      <bitenum value="1" id="MCASP1_AXR12" token="VOUT1_D12_MUXMODE_1" description="mcasp1_axr12"/>
      <bitenum value="2" id="VIN2A_D4" token="VOUT1_D12_MUXMODE_2" description="vin2a_d4"/>
      <bitenum value="3" id="GPMC_A24" token="VOUT1_D12_MUXMODE_3" description="gpmc_a24"/>
      <bitenum value="6" id="EMU8" token="VOUT1_D12_MUXMODE_6" description="emu8"/>
      <bitenum value="14" id="GPIO3_5" token="VOUT1_D12_MUXMODE_14" description="gpio3_5"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D12_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D13" acronym="CTRL_CORE_PAD_VOUT1_D13" offset="0x1520" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D13_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D13_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D13_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D13_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D13_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D13_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D13_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D13_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D13_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D13_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D13_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D13_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D13_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D13" token="VOUT1_D13_MUXMODE_0" description="vout1_d13"/>
      <bitenum value="1" id="MCASP1_AXR13" token="VOUT1_D13_MUXMODE_1" description="mcasp1_axr13"/>
      <bitenum value="2" id="VIN2A_D5" token="VOUT1_D13_MUXMODE_2" description="vin2a_d5"/>
      <bitenum value="3" id="GPMC_A25" token="VOUT1_D13_MUXMODE_3" description="gpmc_a25"/>
      <bitenum value="6" id="EMU9" token="VOUT1_D13_MUXMODE_6" description="emu9"/>
      <bitenum value="14" id="GPIO3_6" token="VOUT1_D13_MUXMODE_14" description="gpio3_6"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D13_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D14" acronym="CTRL_CORE_PAD_VOUT1_D14" offset="0x1524" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D14_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D14_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D14_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D14_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D14_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D14_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D14_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D14_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D14_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D14_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D14_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D14_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D14_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D14" token="VOUT1_D14_MUXMODE_0" description="vout1_d14"/>
      <bitenum value="1" id="MCASP1_AXR14" token="VOUT1_D14_MUXMODE_1" description="mcasp1_axr14"/>
      <bitenum value="2" id="VIN2A_D6" token="VOUT1_D14_MUXMODE_2" description="vin2a_d6"/>
      <bitenum value="3" id="GPMC_A26" token="VOUT1_D14_MUXMODE_3" description="gpmc_a26"/>
      <bitenum value="6" id="EMU10" token="VOUT1_D14_MUXMODE_6" description="emu10"/>
      <bitenum value="14" id="GPIO3_7" token="VOUT1_D14_MUXMODE_14" description="gpio3_7"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D14_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D15" acronym="CTRL_CORE_PAD_VOUT1_D15" offset="0x1528" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D15_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D15_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D15_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D15_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D15_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D15_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D15_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D15_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D15_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D15_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D15_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D15_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D15_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D15" token="VOUT1_D15_MUXMODE_0" description="vout1_d15"/>
      <bitenum value="1" id="MCASP1_AXR15" token="VOUT1_D15_MUXMODE_1" description="mcasp1_axr15"/>
      <bitenum value="2" id="VIN2A_D7" token="VOUT1_D15_MUXMODE_2" description="vin2a_d7"/>
      <bitenum value="3" id="GPMC_A27" token="VOUT1_D15_MUXMODE_3" description="gpmc_a27"/>
      <bitenum value="6" id="EMU11" token="VOUT1_D15_MUXMODE_6" description="emu11"/>
      <bitenum value="14" id="GPIO3_8" token="VOUT1_D15_MUXMODE_14" description="gpio3_8"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D15_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D16" acronym="CTRL_CORE_PAD_VOUT1_D16" offset="0x152C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D16_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D16_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D16_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D16_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D16_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D16_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D16_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D16_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D16_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D16_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D16_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D16_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D16_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D16" token="VOUT1_D16_MUXMODE_0" description="vout1_d16"/>
      <bitenum value="1" id="MCASP1_AHCLKX" token="VOUT1_D16_MUXMODE_1" description="mcasp1_ahclkx"/>
      <bitenum value="2" id="VIN2A_D8" token="VOUT1_D16_MUXMODE_2" description="vin2a_d8"/>
      <bitenum value="3" id="GPMC_A0" token="VOUT1_D16_MUXMODE_3" description="gpmc_a0"/>
      <bitenum value="4" id="MCASP1_AXR8" token="VOUT1_D16_MUXMODE_4" description="mcasp1_axr8"/>
      <bitenum value="5" id="VIN2B_D0" token="VOUT1_D16_MUXMODE_5" description="vin2b_d0"/>
      <bitenum value="6" id="EMU12" token="VOUT1_D16_MUXMODE_6" description="emu12"/>
      <bitenum value="14" id="GPIO3_9" token="VOUT1_D16_MUXMODE_14" description="gpio3_9"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D16_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D17" acronym="CTRL_CORE_PAD_VOUT1_D17" offset="0x1530" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D17_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D17_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D17_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D17_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D17_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D17_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D17_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D17_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D17_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D17_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D17_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D17_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D17_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D17" token="VOUT1_D17_MUXMODE_0" description="vout1_d17"/>
      <bitenum value="2" id="VIN2A_D9" token="VOUT1_D17_MUXMODE_2" description="vin2a_d9"/>
      <bitenum value="3" id="GPMC_A1" token="VOUT1_D17_MUXMODE_3" description="gpmc_a1"/>
      <bitenum value="4" id="MCASP1_AXR9" token="VOUT1_D17_MUXMODE_4" description="mcasp1_axr9"/>
      <bitenum value="5" id="VIN2B_D1" token="VOUT1_D17_MUXMODE_5" description="vin2b_d1"/>
      <bitenum value="6" id="EMU13" token="VOUT1_D17_MUXMODE_6" description="emu13"/>
      <bitenum value="14" id="GPIO3_10" token="VOUT1_D17_MUXMODE_14" description="gpio3_10"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D17_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D18" acronym="CTRL_CORE_PAD_VOUT1_D18" offset="0x1534" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D18_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D18_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D18_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D18_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D18_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D18_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D18_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D18_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D18_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D18_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D18_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D18_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D18_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D18" token="VOUT1_D18_MUXMODE_0" description="vout1_d18"/>
      <bitenum value="2" id="VIN2A_D10" token="VOUT1_D18_MUXMODE_2" description="vin2a_d10"/>
      <bitenum value="3" id="GPMC_A2" token="VOUT1_D18_MUXMODE_3" description="gpmc_a2"/>
      <bitenum value="4" id="MCASP1_AXR10" token="VOUT1_D18_MUXMODE_4" description="mcasp1_axr10"/>
      <bitenum value="5" id="VIN2B_D2" token="VOUT1_D18_MUXMODE_5" description="vin2b_d2"/>
      <bitenum value="6" id="EMU14" token="VOUT1_D18_MUXMODE_6" description="emu14"/>
      <bitenum value="14" id="GPIO3_11" token="VOUT1_D18_MUXMODE_14" description="gpio3_11"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D18_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D19" acronym="CTRL_CORE_PAD_VOUT1_D19" offset="0x1538" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D19_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D19_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D19_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D19_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D19_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D19_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D19_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D19_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D19_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D19_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D19_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D19_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D19_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D19" token="VOUT1_D19_MUXMODE_0" description="vout1_d19"/>
      <bitenum value="2" id="VIN2A_D11" token="VOUT1_D19_MUXMODE_2" description="vin2a_d11"/>
      <bitenum value="3" id="GPMC_A3" token="VOUT1_D19_MUXMODE_3" description="gpmc_a3"/>
      <bitenum value="4" id="MCASP1_AXR11" token="VOUT1_D19_MUXMODE_4" description="mcasp1_axr11"/>
      <bitenum value="5" id="VIN2B_D3" token="VOUT1_D19_MUXMODE_5" description="vin2b_d3"/>
      <bitenum value="6" id="EMU15" token="VOUT1_D19_MUXMODE_6" description="emu15"/>
      <bitenum value="14" id="GPIO3_12" token="VOUT1_D19_MUXMODE_14" description="gpio3_12"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D19_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D20" acronym="CTRL_CORE_PAD_VOUT1_D20" offset="0x153C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D20_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D20_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D20_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D20_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D20_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D20_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D20_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D20_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D20_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D20_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D20_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D20_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D20_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D20" token="VOUT1_D20_MUXMODE_0" description="vout1_d20"/>
      <bitenum value="2" id="VIN2A_D12" token="VOUT1_D20_MUXMODE_2" description="vin2a_d12"/>
      <bitenum value="3" id="GPMC_A4" token="VOUT1_D20_MUXMODE_3" description="gpmc_a4"/>
      <bitenum value="4" id="MCASP1_AXR12" token="VOUT1_D20_MUXMODE_4" description="mcasp1_axr12"/>
      <bitenum value="5" id="VIN2B_D4" token="VOUT1_D20_MUXMODE_5" description="vin2b_d4"/>
      <bitenum value="6" id="EMU16" token="VOUT1_D20_MUXMODE_6" description="emu16"/>
      <bitenum value="14" id="GPIO3_13" token="VOUT1_D20_MUXMODE_14" description="gpio3_13"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D20_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D21" acronym="CTRL_CORE_PAD_VOUT1_D21" offset="0x1540" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D21_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D21_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D21_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D21_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D21_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D21_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D21_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D21_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D21_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D21_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D21_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D21_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D21_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D21" token="VOUT1_D21_MUXMODE_0" description="vout1_d21"/>
      <bitenum value="2" id="VIN2A_D13" token="VOUT1_D21_MUXMODE_2" description="vin2a_d13"/>
      <bitenum value="3" id="GPMC_A5" token="VOUT1_D21_MUXMODE_3" description="gpmc_a5"/>
      <bitenum value="4" id="MCASP1_AXR13" token="VOUT1_D21_MUXMODE_4" description="mcasp1_axr13"/>
      <bitenum value="5" id="VIN2B_D5" token="VOUT1_D21_MUXMODE_5" description="vin2b_d5"/>
      <bitenum value="6" id="EMU17" token="VOUT1_D21_MUXMODE_6" description="emu17"/>
      <bitenum value="14" id="GPIO3_14" token="VOUT1_D21_MUXMODE_14" description="gpio3_14"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D21_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D22" acronym="CTRL_CORE_PAD_VOUT1_D22" offset="0x1544" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D22_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D22_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D22_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D22_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D22_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D22_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D22_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D22_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D22_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D22_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D22_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D22_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D22_MUXMODE" width="4" begin="3" end="0" resetval="0xF if sysboot6 = 0, else 0x8" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D22" token="VOUT1_D22_MUXMODE_0" description="vout1_d22"/>
      <bitenum value="2" id="VIN2A_D14" token="VOUT1_D22_MUXMODE_2" description="vin2a_d14"/>
      <bitenum value="3" id="GPMC_A6" token="VOUT1_D22_MUXMODE_3" description="gpmc_a6"/>
      <bitenum value="4" id="MCASP1_AXR14" token="VOUT1_D22_MUXMODE_4" description="mcasp1_axr14"/>
      <bitenum value="5" id="VIN2B_D6" token="VOUT1_D22_MUXMODE_5" description="vin2b_d6"/>
      <bitenum value="6" id="EMU18" token="VOUT1_D22_MUXMODE_6" description="emu18"/>
      <bitenum value="14" id="GPIO3_15" token="VOUT1_D22_MUXMODE_14" description="gpio3_15"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D22_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_VOUT1_D23" acronym="CTRL_CORE_PAD_VOUT1_D23" offset="0x1548" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D23_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="VOUT1_D23_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="VOUT1_D23_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D23_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="VOUT1_D23_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="VOUT1_D23_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="VOUT1_D23_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="VOUT1_D23_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="VOUT1_D23_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="VOUT1_D23_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="VOUT1_D23_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="VOUT1_D23_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VOUT1_D23_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="VOUT1_D23" token="VOUT1_D23_MUXMODE_0" description="vout1_d23"/>
      <bitenum value="2" id="VIN2A_D15" token="VOUT1_D23_MUXMODE_2" description="vin2a_d15"/>
      <bitenum value="3" id="GPMC_A7" token="VOUT1_D23_MUXMODE_3" description="gpmc_a7"/>
      <bitenum value="4" id="MCASP1_AXR15" token="VOUT1_D23_MUXMODE_4" description="mcasp1_axr15"/>
      <bitenum value="5" id="VIN2B_D7" token="VOUT1_D23_MUXMODE_5" description="vin2b_d7"/>
      <bitenum value="6" id="EMU19" token="VOUT1_D23_MUXMODE_6" description="emu19"/>
      <bitenum value="14" id="GPIO3_16" token="VOUT1_D23_MUXMODE_14" description="gpio3_16"/>
      <bitenum value="15" id="DRIVER_OFF" token="VOUT1_D23_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_DCAN2_TX" acronym="CTRL_CORE_PAD_DCAN2_TX" offset="0x154C" width="32" description="SR1.0 Only">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN2_TX_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="DCAN2_TX_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="DCAN2_TX_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="DCAN2_TX_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="DCAN2_TX_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="DCAN2_TX_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="DCAN2_TX_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="DCAN2_TX_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="DCAN2_TX_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="DCAN2_TX_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="DCAN2_TX_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="DCAN2_TX_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN2_TX_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="DCAN2_TX" token="DCAN2_TX_MUXMODE_0" description="dcan2_tx"/>
      <bitenum value="1" id="VIN2A_DE0" token="DCAN2_TX_MUXMODE_1" description="vin2a_de0"/>
      <bitenum value="2" id="VIN2A_HSYNC0" token="DCAN2_TX_MUXMODE_2" description="vin2a_hsync0"/>
      <bitenum value="3" id="SPI1_CS2" token="DCAN2_TX_MUXMODE_3" description="spi1_cs2"/>
      <bitenum value="4" id="UART3_RXD" token="DCAN2_TX_MUXMODE_4" description="uart3_rxd"/>
      <bitenum value="5" id="QSPI1_CS1" token="DCAN2_TX_MUXMODE_5" description="qspi1_cs1"/>
      <bitenum value="6" id="GPMC_WAIT1" token="DCAN2_TX_MUXMODE_6" description="gpmc_wait1"/>
      <bitenum value="7" id="VIN1B_HSYNC1" token="DCAN2_TX_MUXMODE_7" description="vin1b_hsync1"/>
      <bitenum value="8" id="VIN1B_DE1" token="DCAN2_TX_MUXMODE_8" description="vin1b_de1"/>
      <bitenum value="14" id="GPIO4_11" token="DCAN2_TX_MUXMODE_14" description="gpio4_11"/>
      <bitenum value="15" id="DRIVER_OFF" token="DCAN2_TX_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_MCAN_TX" acronym="CTRL_CORE_PAD_MCAN_TX" offset="0x154C" width="32" description="SR2.0 Only">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MCAN_TX_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="MCAN_TX_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="MCAN_TX_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="MCAN_TX_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="MCAN_TX_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="MCAN_TX_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="MCAN_TX_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="MCAN_TX_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="MCAN_TX_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="MCAN_TX_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="MCAN_TX_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="MCAN_TX_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MCAN_TX_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="MCAN_TX" token="MCAN_TX_MUXMODE_0" description="mcan_tx"/>
      <bitenum value="1" id="VIN2A_DE0" token="MCAN_TX_MUXMODE_1" description="vin2a_de0"/>
      <bitenum value="2" id="VIN2A_HSYNC0" token="MCAN_TX_MUXMODE_2" description="vin2a_hsync0"/>
      <bitenum value="3" id="SPI1_CS2" token="MCAN_TX_MUXMODE_3" description="spi1_cs2"/>
      <bitenum value="4" id="UART3_RXD" token="MCAN_TX_MUXMODE_4" description="uart3_rxd"/>
      <bitenum value="5" id="QSPI1_CS1" token="MCAN_TX_MUXMODE_5" description="qspi1_cs1"/>
      <bitenum value="6" id="GPMC_WAIT1" token="MCAN_TX_MUXMODE_6" description="gpmc_wait1"/>
      <bitenum value="7" id="VIN1B_HSYNC1" token="MCAN_TX_MUXMODE_7" description="vin1b_hsync1"/>
      <bitenum value="8" id="VIN1B_DE1" token="MCAN_TX_MUXMODE_8" description="vin1b_de1"/>
      <bitenum value="14" id="GPIO4_11" token="MCAN_TX_MUXMODE_14" description="gpio4_11"/>
      <bitenum value="15" id="DRIVER_OFF" token="MCAN_TX_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_DCAN2_RX" acronym="CTRL_CORE_PAD_DCAN2_RX" offset="0x1550" width="32" description="SR1.0 Only">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN2_RX_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="DCAN2_RX_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="DCAN2_RX_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="DCAN2_RX_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="DCAN2_RX_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="DCAN2_RX_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="DCAN2_RX_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="DCAN2_RX_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="DCAN2_RX_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="DCAN2_RX_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="DCAN2_RX_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="DCAN2_RX_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN2_RX_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="DCAN2_RX" token="DCAN2_RX_MUXMODE_0" description="dcan2_rx"/>
      <bitenum value="1" id="CAM_NRESET" token="DCAN2_RX_MUXMODE_1" description="cam_nreset"/>
      <bitenum value="2" id="VIN2A_VSYNC0" token="DCAN2_RX_MUXMODE_2" description="vin2a_vsync0"/>
      <bitenum value="3" id="SPI1_CS3" token="DCAN2_RX_MUXMODE_3" description="spi1_cs3"/>
      <bitenum value="4" id="UART3_TXD" token="DCAN2_RX_MUXMODE_4" description="uart3_txd"/>
      <bitenum value="5" id="GPMC_CS7" token="DCAN2_RX_MUXMODE_5" description="gpmc_cs7"/>
      <bitenum value="7" id="VIN1B_VSYNC1" token="DCAN2_RX_MUXMODE_7" description="vin1b_vsync1"/>
      <bitenum value="14" id="GPIO4_12" token="DCAN2_RX_MUXMODE_14" description="gpio4_12"/>
      <bitenum value="15" id="DRIVER_OFF" token="DCAN2_RX_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_MCAN_RX" acronym="CTRL_CORE_PAD_MCAN_RX" offset="0x1550" width="32" description="SR2.0 Only">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MCAN_RX_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="MCAN_RX_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="MCAN_RX_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="MCAN_RX_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="MCAN_RX_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="MCAN_RX_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="MCAN_RX_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="MCAN_RX_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="MCAN_RX_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="MCAN_RX_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="MCAN_RX_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="MCAN_RX_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MCAN_RX_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="MCAN_RX" token="MCAN_RX_MUXMODE_0" description="mcan_rx"/>
      <bitenum value="1" id="CAM_NRESET" token="MCAN_RX_MUXMODE_1" description="cam_nreset"/>
      <bitenum value="2" id="VIN2A_VSYNC0" token="MCAN_RX_MUXMODE_2" description="vin2a_vsync0"/>
      <bitenum value="3" id="SPI1_CS3" token="MCAN_RX_MUXMODE_3" description="spi1_cs3"/>
      <bitenum value="4" id="UART3_TXD" token="MCAN_RX_MUXMODE_4" description="uart3_txd"/>
      <bitenum value="5" id="GPMC_CS7" token="MCAN_RX_MUXMODE_5" description="gpmc_cs7"/>
      <bitenum value="7" id="VIN1B_VSYNC1" token="MCAN_RX_MUXMODE_7" description="vin1b_vsync1"/>
      <bitenum value="14" id="GPIO4_12" token="MCAN_RX_MUXMODE_14" description="gpio4_12"/>
      <bitenum value="15" id="DRIVER_OFF" token="MCAN_RX_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_MDIO_MCLK" acronym="CTRL_CORE_PAD_MDIO_MCLK" offset="0x1554" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MDIO_MCLK_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="MDIO_MCLK_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="MDIO_MCLK_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="MDIO_MCLK_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="MDIO_MCLK_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="MDIO_MCLK_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="MDIO_MCLK_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="MDIO_MCLK_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="MDIO_MCLK_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="MDIO_MCLK_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="MDIO_MCLK_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="MDIO_MCLK_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MDIO_MCLK_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="MDIO_MCLK" token="MDIO_MCLK_MUXMODE_0" description="mdio_mclk"/>
      <bitenum value="4" id="SPI4_D1" token="MDIO_MCLK_MUXMODE_4" description="spi4_d1"/>
      <bitenum value="14" id="GPIO3_17" token="MDIO_MCLK_MUXMODE_14" description="gpio3_17"/>
      <bitenum value="15" id="DRIVER_OFF" token="MDIO_MCLK_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_MDIO_D" acronym="CTRL_CORE_PAD_MDIO_D" offset="0x1558" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MDIO_D_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="MDIO_D_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="MDIO_D_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="MDIO_D_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="MDIO_D_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="MDIO_D_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="MDIO_D_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="MDIO_D_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="MDIO_D_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="MDIO_D_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="MDIO_D_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="MDIO_D_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MDIO_D_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="MDIO_D" token="MDIO_D_MUXMODE_0" description="mdio_d"/>
      <bitenum value="4" id="SPI4_D0" token="MDIO_D_MUXMODE_4" description="spi4_d0"/>
      <bitenum value="5" id="ESM_ERROR" token="MDIO_D_MUXMODE_5" description="esm_error"/>
      <bitenum value="14" id="GPIO3_18" token="MDIO_D_MUXMODE_14" description="gpio3_18"/>
      <bitenum value="15" id="DRIVER_OFF" token="MDIO_D_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_TXC" acronym="CTRL_CORE_PAD_RGMII0_TXC" offset="0x155C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXC_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_TXC_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_TXC_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXC_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_TXC_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_TXC_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_TXC_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_TXC_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_TXC_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXC_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_TXC_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_TXC_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXC_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_TXC" token="RGMII0_TXC_MUXMODE_0" description="rgmii0_txc"/>
      <bitenum value="3" id="CAM_STROBE" token="RGMII0_TXC_MUXMODE_3" description="cam_strobe"/>
      <bitenum value="4" id="SPI4_SCLK" token="RGMII0_TXC_MUXMODE_4" description="spi4_sclk"/>
      <bitenum value="5" id="MMC_CLK" token="RGMII0_TXC_MUXMODE_5" description="mmc_clk"/>
      <bitenum value="14" id="GPIO3_19" token="RGMII0_TXC_MUXMODE_14" description="gpio3_19"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_TXC_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_TXCTL" acronym="CTRL_CORE_PAD_RGMII0_TXCTL" offset="0x1560" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXCTL_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_TXCTL_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_TXCTL_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXCTL_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_TXCTL_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_TXCTL_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_TXCTL_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_TXCTL_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_TXCTL_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXCTL_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_TXCTL_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_TXCTL_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXCTL_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_TXCTL" token="RGMII0_TXCTL_MUXMODE_0" description="rgmii0_txctl"/>
      <bitenum value="3" id="CAM_SHUTTER" token="RGMII0_TXCTL_MUXMODE_3" description="cam_shutter"/>
      <bitenum value="4" id="SPI4_CS0" token="RGMII0_TXCTL_MUXMODE_4" description="spi4_cs0"/>
      <bitenum value="5" id="MMC_CMD" token="RGMII0_TXCTL_MUXMODE_5" description="mmc_cmd"/>
      <bitenum value="14" id="GPIO3_20" token="RGMII0_TXCTL_MUXMODE_14" description="gpio3_20"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_TXCTL_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_TXD3" acronym="CTRL_CORE_PAD_RGMII0_TXD3" offset="0x1564" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXD3_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_TXD3_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_TXD3_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXD3_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_TXD3_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_TXD3_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_TXD3_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_TXD3_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_TXD3_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXD3_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_TXD3_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_TXD3_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXD3_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_TXD3" token="RGMII0_TXD3_MUXMODE_0" description="rgmii0_txd3"/>
      <bitenum value="5" id="MMC_DAT0" token="RGMII0_TXD3_MUXMODE_5" description="mmc_dat0"/>
      <bitenum value="14" id="GPIO3_21" token="RGMII0_TXD3_MUXMODE_14" description="gpio3_21"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_TXD3_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_TXD2" acronym="CTRL_CORE_PAD_RGMII0_TXD2" offset="0x1568" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXD2_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_TXD2_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_TXD2_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXD2_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_TXD2_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_TXD2_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_TXD2_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_TXD2_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_TXD2_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXD2_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_TXD2_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_TXD2_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXD2_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_TXD2" token="RGMII0_TXD2_MUXMODE_0" description="rgmii0_txd2"/>
      <bitenum value="3" id="ECAP1_IN_PWM1_OUT" token="RGMII0_TXD2_MUXMODE_3" description="eCAP1_in_PWM1_out"/>
      <bitenum value="5" id="MMC_DAT1" token="RGMII0_TXD2_MUXMODE_5" description="mmc_dat1"/>
      <bitenum value="14" id="GPIO3_22" token="RGMII0_TXD2_MUXMODE_14" description="gpio3_22"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_TXD2_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_TXD1" acronym="CTRL_CORE_PAD_RGMII0_TXD1" offset="0x156C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXD1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_TXD1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_TXD1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXD1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_TXD1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_TXD1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_TXD1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_TXD1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_TXD1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXD1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_TXD1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_TXD1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXD1_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_TXD1" token="RGMII0_TXD1_MUXMODE_0" description="rgmii0_txd1"/>
      <bitenum value="5" id="MMC_DAT2" token="RGMII0_TXD1_MUXMODE_5" description="mmc_dat2"/>
      <bitenum value="14" id="GPIO3_23" token="RGMII0_TXD1_MUXMODE_14" description="gpio3_23"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_TXD1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_TXD0" acronym="CTRL_CORE_PAD_RGMII0_TXD0" offset="0x1570" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXD0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_TXD0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_TXD0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXD0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_TXD0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_TXD0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_TXD0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_TXD0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_TXD0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_TXD0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_TXD0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_TXD0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_TXD0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_TXD0" token="RGMII0_TXD0_MUXMODE_0" description="rgmii0_txd0"/>
      <bitenum value="5" id="MMC_DAT3" token="RGMII0_TXD0_MUXMODE_5" description="mmc_dat3"/>
      <bitenum value="14" id="GPIO3_24" token="RGMII0_TXD0_MUXMODE_14" description="gpio3_24"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_TXD0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_RXC" acronym="CTRL_CORE_PAD_RGMII0_RXC" offset="0x1574" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXC_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_RXC_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_RXC_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXC_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_RXC_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_RXC_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_RXC_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_RXC_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_RXC_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXC_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_RXC_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_RXC_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXC_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_RXC" token="RGMII0_RXC_MUXMODE_0" description="rgmii0_rxc"/>
      <bitenum value="3" id="CAM_STROBE" token="RGMII0_RXC_MUXMODE_3" description="cam_strobe"/>
      <bitenum value="5" id="MMC_CLK" token="RGMII0_RXC_MUXMODE_5" description="mmc_clk"/>
      <bitenum value="14" id="GPIO3_25" token="RGMII0_RXC_MUXMODE_14" description="gpio3_25"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_RXC_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_RXCTL" acronym="CTRL_CORE_PAD_RGMII0_RXCTL" offset="0x1578" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXCTL_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_RXCTL_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_RXCTL_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXCTL_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_RXCTL_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_RXCTL_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_RXCTL_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_RXCTL_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_RXCTL_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXCTL_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_RXCTL_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_RXCTL_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXCTL_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_RXCTL" token="RGMII0_RXCTL_MUXMODE_0" description="rgmii0_rxctl"/>
      <bitenum value="3" id="CAM_SHUTTER" token="RGMII0_RXCTL_MUXMODE_3" description="cam_shutter"/>
      <bitenum value="5" id="MMC_CMD" token="RGMII0_RXCTL_MUXMODE_5" description="mmc_cmd"/>
      <bitenum value="14" id="GPIO3_26" token="RGMII0_RXCTL_MUXMODE_14" description="gpio3_26"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_RXCTL_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_RXD3" acronym="CTRL_CORE_PAD_RGMII0_RXD3" offset="0x157C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXD3_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_RXD3_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_RXD3_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXD3_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_RXD3_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_RXD3_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_RXD3_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_RXD3_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_RXD3_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXD3_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_RXD3_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_RXD3_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXD3_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_RXD3" token="RGMII0_RXD3_MUXMODE_0" description="rgmii0_rxd3"/>
      <bitenum value="5" id="MMC_DAT0" token="RGMII0_RXD3_MUXMODE_5" description="mmc_dat0"/>
      <bitenum value="14" id="GPIO3_27" token="RGMII0_RXD3_MUXMODE_14" description="gpio3_27"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_RXD3_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_RXD2" acronym="CTRL_CORE_PAD_RGMII0_RXD2" offset="0x1580" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXD2_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_RXD2_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_RXD2_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXD2_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_RXD2_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_RXD2_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_RXD2_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_RXD2_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_RXD2_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXD2_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_RXD2_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_RXD2_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXD2_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_RXD2" token="RGMII0_RXD2_MUXMODE_0" description="rgmii0_rxd2"/>
      <bitenum value="5" id="MMC_DAT1" token="RGMII0_RXD2_MUXMODE_5" description="mmc_dat1"/>
      <bitenum value="14" id="GPIO3_28" token="RGMII0_RXD2_MUXMODE_14" description="gpio3_28"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_RXD2_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_RXD1" acronym="CTRL_CORE_PAD_RGMII0_RXD1" offset="0x1584" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXD1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_RXD1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_RXD1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXD1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_RXD1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_RXD1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_RXD1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_RXD1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_RXD1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXD1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_RXD1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_RXD1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXD1_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_RXD1" token="RGMII0_RXD1_MUXMODE_0" description="rgmii0_rxd1"/>
      <bitenum value="5" id="MMC_DAT2" token="RGMII0_RXD1_MUXMODE_5" description="mmc_dat2"/>
      <bitenum value="14" id="GPIO3_29" token="RGMII0_RXD1_MUXMODE_14" description="gpio3_29"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_RXD1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RGMII0_RXD0" acronym="CTRL_CORE_PAD_RGMII0_RXD0" offset="0x1588" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXD0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RGMII0_RXD0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RGMII0_RXD0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXD0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RGMII0_RXD0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RGMII0_RXD0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RGMII0_RXD0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RGMII0_RXD0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RGMII0_RXD0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RGMII0_RXD0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RGMII0_RXD0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RGMII0_RXD0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RGMII0_RXD0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RGMII0_RXD0" token="RGMII0_RXD0_MUXMODE_0" description="rgmii0_rxd0"/>
      <bitenum value="5" id="MMC_DAT3" token="RGMII0_RXD0_MUXMODE_5" description="mmc_dat3"/>
      <bitenum value="14" id="GPIO3_30" token="RGMII0_RXD0_MUXMODE_14" description="gpio3_30"/>
      <bitenum value="15" id="DRIVER_OFF" token="RGMII0_RXD0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_XREF_CLK0" acronym="CTRL_CORE_PAD_XREF_CLK0" offset="0x158C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XREF_CLK0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="XREF_CLK0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="XREF_CLK0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="XREF_CLK0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="XREF_CLK0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="XREF_CLK0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="XREF_CLK0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="XREF_CLK0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="XREF_CLK0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="XREF_CLK0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="XREF_CLK0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="XREF_CLK0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="XREF_CLK0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="XREF_CLK0" token="XREF_CLK0_MUXMODE_0" description="xref_clk0"/>
      <bitenum value="1" id="CLKOUT0" token="XREF_CLK0_MUXMODE_1" description="clkout0"/>
      <bitenum value="4" id="SPI3_CS0" token="XREF_CLK0_MUXMODE_4" description="spi3_cs0"/>
      <bitenum value="5" id="SPI2_CS1" token="XREF_CLK0_MUXMODE_5" description="spi2_cs1"/>
      <bitenum value="6" id="SPI1_CS0" token="XREF_CLK0_MUXMODE_6" description="spi1_cs0"/>
      <bitenum value="7" id="SPI1_CS1" token="XREF_CLK0_MUXMODE_7" description="spi1_cs1"/>
      <bitenum value="14" id="GPIO3_31" token="XREF_CLK0_MUXMODE_14" description="gpio3_31"/>
      <bitenum value="15" id="DRIVER_OFF" token="XREF_CLK0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_SPI1_SCLK" acronym="CTRL_CORE_PAD_SPI1_SCLK" offset="0x1590" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_SCLK_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="SPI1_SCLK_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="SPI1_SCLK_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="SPI1_SCLK_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="SPI1_SCLK_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="SPI1_SCLK_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="SPI1_SCLK_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="SPI1_SCLK_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="SPI1_SCLK_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="SPI1_SCLK_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="SPI1_SCLK_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="SPI1_SCLK_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_SCLK_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="SPI1_SCLK" token="SPI1_SCLK_MUXMODE_0" description="spi1_sclk"/>
      <bitenum value="1" id="UART3_RXD" token="SPI1_SCLK_MUXMODE_1" description="uart3_rxd"/>
      <bitenum value="14" id="GPIO4_0" token="SPI1_SCLK_MUXMODE_14" description="gpio4_0"/>
      <bitenum value="15" id="DRIVER_OFF" token="SPI1_SCLK_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_SPI1_D1" acronym="CTRL_CORE_PAD_SPI1_D1" offset="0x1594" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_D1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="SPI1_D1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="SPI1_D1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="SPI1_D1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="SPI1_D1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="SPI1_D1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="SPI1_D1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="SPI1_D1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="SPI1_D1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="SPI1_D1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="SPI1_D1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="SPI1_D1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_D1_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="SPI1_D1" token="SPI1_D1_MUXMODE_0" description="spi1_d1"/>
      <bitenum value="1" id="UART3_CTSN" token="SPI1_D1_MUXMODE_1" description="uart3_ctsn"/>
      <bitenum value="14" id="GPIO4_1" token="SPI1_D1_MUXMODE_14" description="gpio4_1"/>
      <bitenum value="15" id="DRIVER_OFF" token="SPI1_D1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_SPI1_D0" acronym="CTRL_CORE_PAD_SPI1_D0" offset="0x1598" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_D0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="SPI1_D0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="SPI1_D0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="SPI1_D0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="SPI1_D0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="SPI1_D0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="SPI1_D0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="SPI1_D0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="SPI1_D0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="SPI1_D0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="SPI1_D0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="SPI1_D0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_D0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="SPI1_D0" token="SPI1_D0_MUXMODE_0" description="spi1_d0"/>
      <bitenum value="1" id="UART3_RTSN" token="SPI1_D0_MUXMODE_1" description="uart3_rtsn"/>
      <bitenum value="14" id="GPIO4_2" token="SPI1_D0_MUXMODE_14" description="gpio4_2"/>
      <bitenum value="15" id="DRIVER_OFF" token="SPI1_D0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_SPI1_CS0" acronym="CTRL_CORE_PAD_SPI1_CS0" offset="0x159C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_CS0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="SPI1_CS0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="SPI1_CS0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="SPI1_CS0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="SPI1_CS0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="SPI1_CS0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="SPI1_CS0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="SPI1_CS0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="SPI1_CS0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="SPI1_CS0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="SPI1_CS0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="SPI1_CS0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_CS0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="SPI1_CS0" token="SPI1_CS0_MUXMODE_0" description="spi1_cs0"/>
      <bitenum value="1" id="UART3_TXD" token="SPI1_CS0_MUXMODE_1" description="uart3_txd"/>
      <bitenum value="14" id="GPIO4_3" token="SPI1_CS0_MUXMODE_14" description="gpio4_3"/>
      <bitenum value="15" id="DRIVER_OFF" token="SPI1_CS0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_SPI1_CS1" acronym="CTRL_CORE_PAD_SPI1_CS1" offset="0x15A0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_CS1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="SPI1_CS1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="SPI1_CS1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="SPI1_CS1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="SPI1_CS1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="SPI1_CS1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="SPI1_CS1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="SPI1_CS1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="SPI1_CS1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="SPI1_CS1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="SPI1_CS1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="SPI1_CS1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI1_CS1_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="SPI1_CS1" token="SPI1_CS1_MUXMODE_0" description="spi1_cs1"/>
      <bitenum value="1" id="SPI3_CS1" token="SPI1_CS1_MUXMODE_1" description="spi3_cs1"/>
      <bitenum value="4" id="TIMER6" token="SPI1_CS1_MUXMODE_4" description="timer6"/>
      <bitenum value="7" id="EHRPWM1_TRIPZONE_INPUT" token="SPI1_CS1_MUXMODE_7" description="ehrpwm1_tripzone_input"/>
      <bitenum value="14" id="GPIO4_4" token="SPI1_CS1_MUXMODE_14" description="gpio4_4"/>
      <bitenum value="15" id="DRIVER_OFF" token="SPI1_CS1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_SPI2_SCLK" acronym="CTRL_CORE_PAD_SPI2_SCLK" offset="0x15A4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI2_SCLK_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="SPI2_SCLK_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="SPI2_SCLK_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="SPI2_SCLK_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="SPI2_SCLK_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="SPI2_SCLK_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="SPI2_SCLK_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="SPI2_SCLK_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="SPI2_SCLK_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="SPI2_SCLK_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="SPI2_SCLK_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="SPI2_SCLK_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI2_SCLK_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="SPI2_SCLK" token="SPI2_SCLK_MUXMODE_0" description="spi2_sclk"/>
      <bitenum value="1" id="UART3_RXD" token="SPI2_SCLK_MUXMODE_1" description="uart3_rxd"/>
      <bitenum value="2" id="EHRPWM1A" token="SPI2_SCLK_MUXMODE_2" description="ehrpwm1A"/>
      <bitenum value="3" id="TIMER3" token="SPI2_SCLK_MUXMODE_3" description="timer3"/>
      <bitenum value="14" id="GPIO4_5" token="SPI2_SCLK_MUXMODE_14" description="gpio4_5"/>
      <bitenum value="15" id="DRIVER_OFF" token="SPI2_SCLK_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_SPI2_D1" acronym="CTRL_CORE_PAD_SPI2_D1" offset="0x15A8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI2_D1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="SPI2_D1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="SPI2_D1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="SPI2_D1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="SPI2_D1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="SPI2_D1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="SPI2_D1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="SPI2_D1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="SPI2_D1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="SPI2_D1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="SPI2_D1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="SPI2_D1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI2_D1_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="SPI2_D1" token="SPI2_D1_MUXMODE_0" description="spi2_d1"/>
      <bitenum value="1" id="UART3_CTSN" token="SPI2_D1_MUXMODE_1" description="uart3_ctsn"/>
      <bitenum value="3" id="TIMER5" token="SPI2_D1_MUXMODE_3" description="timer5"/>
      <bitenum value="7" id="ECAP1_IN_PWM1_OUT" token="SPI2_D1_MUXMODE_7" description="eCAP1_in_PWM1_out"/>
      <bitenum value="14" id="GPIO4_6" token="SPI2_D1_MUXMODE_14" description="gpio4_6"/>
      <bitenum value="15" id="DRIVER_OFF" token="SPI2_D1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_SPI2_D0" acronym="CTRL_CORE_PAD_SPI2_D0" offset="0x15AC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI2_D0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="SPI2_D0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="SPI2_D0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="SPI2_D0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="SPI2_D0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="SPI2_D0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="SPI2_D0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="SPI2_D0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="SPI2_D0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="SPI2_D0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="SPI2_D0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="SPI2_D0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI2_D0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="SPI2_D0" token="SPI2_D0_MUXMODE_0" description="spi2_d0"/>
      <bitenum value="1" id="UART3_RTSN" token="SPI2_D0_MUXMODE_1" description="uart3_rtsn"/>
      <bitenum value="3" id="TIMER1" token="SPI2_D0_MUXMODE_3" description="timer1"/>
      <bitenum value="14" id="GPIO4_7" token="SPI2_D0_MUXMODE_14" description="gpio4_7"/>
      <bitenum value="15" id="SYSBOOT7" token="SPI2_D0_MUXMODE_15" description="sysboot7"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_SPI2_CS0" acronym="CTRL_CORE_PAD_SPI2_CS0" offset="0x15B0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI2_CS0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="SPI2_CS0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="SPI2_CS0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="SPI2_CS0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="SPI2_CS0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="SPI2_CS0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="SPI2_CS0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="SPI2_CS0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="SPI2_CS0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="SPI2_CS0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="SPI2_CS0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="SPI2_CS0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SPI2_CS0_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="SPI2_CS0" token="SPI2_CS0_MUXMODE_0" description="spi2_cs0"/>
      <bitenum value="1" id="UART3_TXD" token="SPI2_CS0_MUXMODE_1" description="uart3_txd"/>
      <bitenum value="2" id="EHRPWM1B" token="SPI2_CS0_MUXMODE_2" description="ehrpwm1B"/>
      <bitenum value="3" id="TIMER4" token="SPI2_CS0_MUXMODE_3" description="timer4"/>
      <bitenum value="14" id="GPIO4_8" token="SPI2_CS0_MUXMODE_14" description="gpio4_8"/>
      <bitenum value="15" id="DRIVER_OFF" token="SPI2_CS0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_DCAN1_TX" acronym="CTRL_CORE_PAD_DCAN1_TX" offset="0x15B4" width="32" description="SR1.0 Only">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN1_TX_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="DCAN1_TX_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="DCAN1_TX_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="DCAN1_TX_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="DCAN1_TX_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="DCAN1_TX_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="DCAN1_TX_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="DCAN1_TX_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="DCAN1_TX_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="DCAN1_TX_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="DCAN1_TX_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="DCAN1_TX_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN1_TX_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="DCAN1_TX" token="DCAN1_TX_MUXMODE_0" description="dcan1_tx"/>
      <bitenum value="14" id="GPIO4_9" token="DCAN1_TX_MUXMODE_14" description="gpio4_9"/>
      <bitenum value="15" id="DRIVER_OFF" token="DCAN1_TX_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_DCAN_TX" acronym="CTRL_CORE_PAD_DCAN_TX" offset="0x15B4" width="32" description="SR2.0 Only">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN_TX_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="DCAN_TX_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="DCAN_TX_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="DCAN_TX_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="DCAN_TX_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="DCAN_TX_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="DCAN_TX_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="DCAN_TX_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="DCAN_TX_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="DCAN_TX_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="DCAN_TX_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="DCAN_TX_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN_TX_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="DCAN_TX" token="DCAN_TX_MUXMODE_0" description="dcan_tx"/>
      <bitenum value="14" id="GPIO4_9" token="DCAN_TX_MUXMODE_14" description="gpio4_9"/>
      <bitenum value="15" id="DRIVER_OFF" token="DCAN_TX_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_DCAN1_RX" acronym="CTRL_CORE_PAD_DCAN1_RX" offset="0x15B8" width="32" description="SR1.0 Only">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN1_RX_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="DCAN1_RX_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="DCAN1_RX_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="DCAN1_RX_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="DCAN1_RX_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="DCAN1_RX_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="DCAN1_RX_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="DCAN1_RX_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="DCAN1_RX_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="DCAN1_RX_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="DCAN1_RX_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="DCAN1_RX_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN1_RX_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="DCAN1_RX" token="DCAN1_RX_MUXMODE_0" description="dcan1_rx"/>
      <bitenum value="14" id="GPIO4_10" token="DCAN1_RX_MUXMODE_14" description="gpio4_10"/>
      <bitenum value="15" id="DRIVER_OFF" token="DCAN1_RX_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_DCAN_RX" acronym="CTRL_CORE_PAD_DCAN_RX" offset="0x15B8" width="32" description="SR2.0 Only">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN_RX_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="DCAN_RX_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="DCAN_RX_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="DCAN_RX_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="DCAN_RX_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="DCAN_RX_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="DCAN_RX_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="DCAN_RX_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="DCAN_RX_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="DCAN_RX_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="DCAN_RX_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="DCAN_RX_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCAN_RX_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="DCAN_RX" token="DCAN_RX_MUXMODE_0" description="dcan_rx"/>
      <bitenum value="14" id="GPIO4_10" token="DCAN_RX_MUXMODE_14" description="gpio4_10"/>
      <bitenum value="15" id="DRIVER_OFF" token="DCAN_RX_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_UART1_RXD" acronym="CTRL_CORE_PAD_UART1_RXD" offset="0x15BC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART1_RXD_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="UART1_RXD_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="UART1_RXD_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="UART1_RXD_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="UART1_RXD_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="UART1_RXD_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="UART1_RXD_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="UART1_RXD_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="UART1_RXD_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="UART1_RXD_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="UART1_RXD_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="UART1_RXD_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART1_RXD_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="UART1_RXD" token="UART1_RXD_MUXMODE_0" description="uart1_rxd"/>
      <bitenum value="4" id="SPI4_D1" token="UART1_RXD_MUXMODE_4" description="spi4_d1"/>
      <bitenum value="5" id="QSPI1_RTCLK" token="UART1_RXD_MUXMODE_5" description="qspi1_rtclk"/>
      <bitenum value="10" id="GPMC_A12" token="UART1_RXD_MUXMODE_10" description="gpmc_a12"/>
      <bitenum value="12" id="DCAN2_TX_SR1.0___MCAN_TX_SR2.0" token="UART1_RXD_MUXMODE_12" description="dcan2_tx (SR1.0 Only) / mcan_tx (SR2.0 Only)"/>
      <bitenum value="14" id="GPIO4_13" token="UART1_RXD_MUXMODE_14" description="gpio4_13"/>
      <bitenum value="15" id="DRIVER_OFF" token="UART1_RXD_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_UART1_TXD" acronym="CTRL_CORE_PAD_UART1_TXD" offset="0x15C0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART1_TXD_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="UART1_TXD_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="UART1_TXD_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="UART1_TXD_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="UART1_TXD_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="UART1_TXD_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="UART1_TXD_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="UART1_TXD_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="UART1_TXD_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="UART1_TXD_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="UART1_TXD_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="UART1_TXD_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART1_TXD_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="UART1_TXD" token="UART1_TXD_MUXMODE_0" description="uart1_txd"/>
      <bitenum value="4" id="SPI4_D0" token="UART1_TXD_MUXMODE_4" description="spi4_d0"/>
      <bitenum value="10" id="GPMC_A13" token="UART1_TXD_MUXMODE_10" description="gpmc_a13"/>
      <bitenum value="12" id="DCAN2_RX_SR1.0___MCAN_RX_SR2.0" token="UART1_TXD_MUXMODE_12" description="dcan2_rx (SR1.0 Only) / mcan_rx (SR2.0 Only)"/>
      <bitenum value="14" id="GPIO4_14" token="UART1_TXD_MUXMODE_14" description="gpio4_14"/>
      <bitenum value="15" id="DRIVER_OFF" token="UART1_TXD_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_UART1_CTSN" acronym="CTRL_CORE_PAD_UART1_CTSN" offset="0x15C4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART1_CTSN_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="UART1_CTSN_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="UART1_CTSN_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="UART1_CTSN_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="UART1_CTSN_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="UART1_CTSN_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="UART1_CTSN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="UART1_CTSN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="UART1_CTSN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="UART1_CTSN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="UART1_CTSN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="UART1_CTSN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART1_CTSN_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="UART1_CTSN" token="UART1_CTSN_MUXMODE_0" description="uart1_ctsn"/>
      <bitenum value="1" id="XREF_CLK1" token="UART1_CTSN_MUXMODE_1" description="xref_clk1"/>
      <bitenum value="2" id="UART3_RXD" token="UART1_CTSN_MUXMODE_2" description="uart3_rxd"/>
      <bitenum value="3" id="GPMC_A16" token="UART1_CTSN_MUXMODE_3" description="gpmc_a16"/>
      <bitenum value="4" id="SPI4_SCLK" token="UART1_CTSN_MUXMODE_4" description="spi4_sclk"/>
      <bitenum value="5" id="SPI1_CS2" token="UART1_CTSN_MUXMODE_5" description="spi1_cs2"/>
      <bitenum value="6" id="TIMER3" token="UART1_CTSN_MUXMODE_6" description="timer3"/>
      <bitenum value="7" id="EHRPWM1_SYNCI" token="UART1_CTSN_MUXMODE_7" description="ehrpwm1_synci"/>
      <bitenum value="8" id="CLKOUT0" token="UART1_CTSN_MUXMODE_8" description="clkout0"/>
      <bitenum value="9" id="VIN2A_HSYNC0" token="UART1_CTSN_MUXMODE_9" description="vin2a_hsync0"/>
      <bitenum value="10" id="GPMC_A12" token="UART1_CTSN_MUXMODE_10" description="gpmc_a12"/>
      <bitenum value="11" id="GPMC_CLK" token="UART1_CTSN_MUXMODE_11" description="gpmc_clk"/>
      <bitenum value="12" id="DCAN1_TX_SR1.0___DCAN_TX_SR2.0" token="UART1_CTSN_MUXMODE_12" description="dcan1_tx (SR1.0 Only) / dcan_tx (SR2.0 Only)"/>
      <bitenum value="14" id="GPIO4_15" token="UART1_CTSN_MUXMODE_14" description="gpio4_15"/>
      <bitenum value="15" id="DRIVER_OFF" token="UART1_CTSN_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_UART1_RTSN" acronym="CTRL_CORE_PAD_UART1_RTSN" offset="0x15C8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART1_RTSN_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="UART1_RTSN_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="UART1_RTSN_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="UART1_RTSN_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="UART1_RTSN_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="UART1_RTSN_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="UART1_RTSN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="UART1_RTSN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="UART1_RTSN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="UART1_RTSN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="UART1_RTSN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="UART1_RTSN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART1_RTSN_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="UART1_RTSN" token="UART1_RTSN_MUXMODE_0" description="uart1_rtsn"/>
      <bitenum value="2" id="UART3_TXD" token="UART1_RTSN_MUXMODE_2" description="uart3_txd"/>
      <bitenum value="3" id="GPMC_A17" token="UART1_RTSN_MUXMODE_3" description="gpmc_a17"/>
      <bitenum value="4" id="SPI4_CS0" token="UART1_RTSN_MUXMODE_4" description="spi4_cs0"/>
      <bitenum value="5" id="SPI1_CS3" token="UART1_RTSN_MUXMODE_5" description="spi1_cs3"/>
      <bitenum value="6" id="TIMER4" token="UART1_RTSN_MUXMODE_6" description="timer4"/>
      <bitenum value="7" id="EHRPWM1_SYNCO" token="UART1_RTSN_MUXMODE_7" description="ehrpwm1_synco"/>
      <bitenum value="8" id="QSPI1_RTCLK" token="UART1_RTSN_MUXMODE_8" description="qspi1_rtclk"/>
      <bitenum value="9" id="VIN2A_VSYNC0" token="UART1_RTSN_MUXMODE_9" description="vin2a_vsync0"/>
      <bitenum value="10" id="GPMC_A13" token="UART1_RTSN_MUXMODE_10" description="gpmc_a13"/>
      <bitenum value="12" id="DCAN1_RX_SR1.0___DCAN_RX_SR2.0" token="UART1_RTSN_MUXMODE_12" description="dcan1_rx (SR1.0 Only) / dcan_rx (SR2.0 Only)"/>
      <bitenum value="14" id="GPIO4_16" token="UART1_RTSN_MUXMODE_14" description="gpio4_16"/>
      <bitenum value="15" id="DRIVER_OFF" token="UART1_RTSN_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_UART2_RXD" acronym="CTRL_CORE_PAD_UART2_RXD" offset="0x15CC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART2_RXD_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="UART2_RXD_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="UART2_RXD_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="UART2_RXD_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="UART2_RXD_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="UART2_RXD_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="UART2_RXD_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="UART2_RXD_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="UART2_RXD_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="UART2_RXD_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="UART2_RXD_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="UART2_RXD_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART2_RXD_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="UART2_RXD" token="UART2_RXD_MUXMODE_0" description="uart2_rxd"/>
      <bitenum value="4" id="SPI3_D1" token="UART2_RXD_MUXMODE_4" description="spi3_d1"/>
      <bitenum value="6" id="TIMER1" token="UART2_RXD_MUXMODE_6" description="timer1"/>
      <bitenum value="7" id="EHRPWM1A" token="UART2_RXD_MUXMODE_7" description="ehrpwm1A"/>
      <bitenum value="10" id="GPMC_CLK" token="UART2_RXD_MUXMODE_10" description="gpmc_clk"/>
      <bitenum value="11" id="GPMC_A12" token="UART2_RXD_MUXMODE_11" description="gpmc_a12"/>
      <bitenum value="12" id="DCAN1_TX_SR1.0___DCAN_TX_SR2.0" token="UART2_RXD_MUXMODE_12" description="dcan1_tx (SR1.0 Only) / dcan_tx (SR2.0 Only)"/>
      <bitenum value="14" id="GPIO4_17" token="UART2_RXD_MUXMODE_14" description="gpio4_17"/>
      <bitenum value="15" id="DRIVER_OFF" token="UART2_RXD_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_UART2_TXD" acronym="CTRL_CORE_PAD_UART2_TXD" offset="0x15D0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART2_TXD_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="UART2_TXD_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="UART2_TXD_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="UART2_TXD_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="UART2_TXD_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="UART2_TXD_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="UART2_TXD_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="UART2_TXD_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="UART2_TXD_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="UART2_TXD_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="UART2_TXD_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="UART2_TXD_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART2_TXD_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="UART2_TXD" token="UART2_TXD_MUXMODE_0" description="uart2_txd"/>
      <bitenum value="4" id="SPI3_D0" token="UART2_TXD_MUXMODE_4" description="spi3_d0"/>
      <bitenum value="6" id="TIMER2" token="UART2_TXD_MUXMODE_6" description="timer2"/>
      <bitenum value="7" id="EHRPWM1B" token="UART2_TXD_MUXMODE_7" description="ehrpwm1B"/>
      <bitenum value="11" id="GPMC_A13" token="UART2_TXD_MUXMODE_11" description="gpmc_a13"/>
      <bitenum value="12" id="DCAN1_RX_SR1.0___DCAN_RX_SR2.0" token="UART2_TXD_MUXMODE_12" description="dcan1_rx (SR1.0 Only) / dcan_rx (SR2.0 Only)"/>
      <bitenum value="14" id="GPIO4_18" token="UART2_TXD_MUXMODE_14" description="gpio4_18"/>
      <bitenum value="15" id="DRIVER_OFF" token="UART2_TXD_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_UART2_CTSN" acronym="CTRL_CORE_PAD_UART2_CTSN" offset="0x15D4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART2_CTSN_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="UART2_CTSN_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="UART2_CTSN_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="UART2_CTSN_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="UART2_CTSN_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="UART2_CTSN_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="UART2_CTSN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="UART2_CTSN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="UART2_CTSN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="UART2_CTSN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="UART2_CTSN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="UART2_CTSN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART2_CTSN_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="UART2_CTSN" token="UART2_CTSN_MUXMODE_0" description="uart2_ctsn"/>
      <bitenum value="2" id="XREF_CLK1" token="UART2_CTSN_MUXMODE_2" description="xref_clk1"/>
      <bitenum value="3" id="GPMC_A18" token="UART2_CTSN_MUXMODE_3" description="gpmc_a18"/>
      <bitenum value="4" id="SPI3_SCLK" token="UART2_CTSN_MUXMODE_4" description="spi3_sclk"/>
      <bitenum value="5" id="QSPI1_CS1" token="UART2_CTSN_MUXMODE_5" description="qspi1_cs1"/>
      <bitenum value="6" id="TIMER7" token="UART2_CTSN_MUXMODE_6" description="timer7"/>
      <bitenum value="9" id="VIN2A_HSYNC0" token="UART2_CTSN_MUXMODE_9" description="vin2a_hsync0"/>
      <bitenum value="10" id="GPMC_CLK" token="UART2_CTSN_MUXMODE_10" description="gpmc_clk"/>
      <bitenum value="12" id="DCAN2_TX_SR1.0___MCAN_TX_SR2.0" token="UART2_CTSN_MUXMODE_12" description="dcan2_tx (SR1.0 Only) / mcan_tx (SR2.0 Only)"/>
      <bitenum value="14" id="GPIO4_19" token="UART2_CTSN_MUXMODE_14" description="gpio4_19"/>
      <bitenum value="15" id="DRIVER_OFF" token="UART2_CTSN_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_UART2_RTSN" acronym="CTRL_CORE_PAD_UART2_RTSN" offset="0x15D8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART2_RTSN_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="UART2_RTSN_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="UART2_RTSN_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="UART2_RTSN_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="UART2_RTSN_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="UART2_RTSN_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="UART2_RTSN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="UART2_RTSN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="UART2_RTSN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="UART2_RTSN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="UART2_RTSN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="UART2_RTSN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="UART2_RTSN_MUXMODE" width="4" begin="3" end="0" resetval="0xF" description="" range="" rwaccess="RW">
      <bitenum value="0" id="UART2_RTSN" token="UART2_RTSN_MUXMODE_0" description="uart2_rtsn"/>
      <bitenum value="1" id="ECAP1_IN_PWM1_OUT" token="UART2_RTSN_MUXMODE_1" description="eCAP1_in_PWM1_out"/>
      <bitenum value="3" id="GPMC_A19" token="UART2_RTSN_MUXMODE_3" description="gpmc_a19"/>
      <bitenum value="4" id="SPI3_CS0" token="UART2_RTSN_MUXMODE_4" description="spi3_cs0"/>
      <bitenum value="6" id="TIMER8" token="UART2_RTSN_MUXMODE_6" description="timer8"/>
      <bitenum value="9" id="VIN2A_VSYNC0" token="UART2_RTSN_MUXMODE_9" description="vin2a_vsync0"/>
      <bitenum value="12" id="DCAN2_RX_SR1.0___MCAN_RX_SR2.0" token="UART2_RTSN_MUXMODE_12" description="dcan2_rx (SR1.0 Only) / mcan_rx (SR2.0 Only)"/>
      <bitenum value="14" id="GPIO4_20" token="UART2_RTSN_MUXMODE_14" description="gpio4_20"/>
      <bitenum value="15" id="DRIVER_OFF" token="UART2_RTSN_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_I2C1_SDA" acronym="CTRL_CORE_PAD_I2C1_SDA" offset="0x15DC" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="I2C1_SDA_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="I2C1_SDA_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="I2C1_SDA_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="18" begin="17" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_PAD_I2C1_SCL" acronym="CTRL_CORE_PAD_I2C1_SCL" offset="0x15E0" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="I2C1_SCL_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="I2C1_SCL_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="I2C1_SCL_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="18" begin="17" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_PAD_I2C2_SDA" acronym="CTRL_CORE_PAD_I2C2_SDA" offset="0x15E4" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="I2C2_SDA_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="I2C2_SDA_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="I2C2_SDA_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="18" begin="17" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_PAD_I2C2_SCL" acronym="CTRL_CORE_PAD_I2C2_SCL" offset="0x15E8" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="I2C2_SCL_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="I2C2_SCL_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="I2C2_SCL_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="18" begin="17" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_PAD_TMS" acronym="CTRL_CORE_PAD_TMS" offset="0x15EC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TMS_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="TMS_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="TMS_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="TMS_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="TMS_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="TMS_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="17" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TMS_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="TMS" token="TMS_MUXMODE_0" description="tms"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_TDI" acronym="CTRL_CORE_PAD_TDI" offset="0x15F0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TDI_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="TDI_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="TDI_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="TDI_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="TDI_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="TDI_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="TDI_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="TDI_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="TDI_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="TDI_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="TDI_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="TDI_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TDI_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="TDI" token="TDI_MUXMODE_0" description="tdi"/>
      <bitenum value="14" id="GPIO4_25" token="TDI_MUXMODE_14" description="gpio4_25"/>
      <bitenum value="15" id="DRIVER_OFF" token="TDI_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_TDO" acronym="CTRL_CORE_PAD_TDO" offset="0x15F4" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TDO_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="TDO_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="TDO_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="TDO_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="TDO_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="TDO_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="TDO_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="TDO_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="TDO_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="TDO_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="TDO_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="TDO_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TDO_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="TDO" token="TDO_MUXMODE_0" description="tdo"/>
      <bitenum value="14" id="GPIO4_26" token="TDO_MUXMODE_14" description="gpio4_26"/>
      <bitenum value="15" id="DRIVER_OFF" token="TDO_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_TCLK" acronym="CTRL_CORE_PAD_TCLK" offset="0x15F8" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TCLK_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="TCLK_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="TCLK_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="TCLK_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="TCLK_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="TCLK_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="TCLK_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="TCLK_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="TCLK_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TCLK_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="TCLK" token="TCLK_MUXMODE_0" description="tclk"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_TRSTN" acronym="CTRL_CORE_PAD_TRSTN" offset="0x15FC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TRSTN_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="TRSTN_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="TRSTN_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="TRSTN_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="TRSTN_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="TRSTN_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="TRSTN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="TRSTN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="TRSTN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="TRSTN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="TRSTN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="TRSTN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_PAD_RTCK" acronym="CTRL_CORE_PAD_RTCK" offset="0x1600" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RTCK_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="RTCK_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="RTCK_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="RTCK_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="RTCK_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="RTCK_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="RTCK_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RTCK_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RTCK_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RTCK_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RTCK_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RTCK_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RTCK_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="RTCK" token="RTCK_MUXMODE_0" description="rtck"/>
      <bitenum value="14" id="GPIO4_27" token="RTCK_MUXMODE_14" description="gpio4_27"/>
      <bitenum value="15" id="DRIVER_OFF" token="RTCK_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_EMU0" acronym="CTRL_CORE_PAD_EMU0" offset="0x1604" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMU0_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="EMU0_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="EMU0_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="EMU0_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="EMU0_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="EMU0_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="EMU0_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="EMU0_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="EMU0_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="EMU0_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="EMU0_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="EMU0_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMU0_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="EMU0" token="EMU0_MUXMODE_0" description="emu0"/>
      <bitenum value="14" id="GPIO4_28" token="EMU0_MUXMODE_14" description="gpio4_28"/>
      <bitenum value="15" id="DRIVER_OFF" token="EMU0_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_EMU1" acronym="CTRL_CORE_PAD_EMU1" offset="0x1608" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMU1_SLEWCONTROL" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Fast_slew_is_selected" token="EMU1_SLEWCONTROL_0" description="Fast slew is selected"/>
      <bitenum value="1" id="Slow_slew_is_selected" token="EMU1_SLEWCONTROL_1" description="Slow slew is selected"/>
    </bitfield>
    <bitfield id="EMU1_INPUTENABLE" width="1" begin="18" end="18" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Receive_mode_is_disabled" token="EMU1_INPUTENABLE_0" description="Receive mode is disabled"/>
      <bitenum value="1" id="Receive_mode_is_enabled" token="EMU1_INPUTENABLE_1" description="Receive mode is enabled"/>
    </bitfield>
    <bitfield id="EMU1_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="EMU1_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="EMU1_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="EMU1_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="EMU1_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="EMU1_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMU1_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="EMU1" token="EMU1_MUXMODE_0" description="emu1"/>
      <bitenum value="14" id="GPIO4_29" token="EMU1_MUXMODE_14" description="gpio4_29"/>
      <bitenum value="15" id="DRIVER_OFF" token="EMU1_MUXMODE_15" description="Driver off"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PAD_RESETN" acronym="CTRL_CORE_PAD_RESETN" offset="0x160C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESETN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x1" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RESETN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RESETN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RESETN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RESETN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RESETN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_PAD_NMIN" acronym="CTRL_CORE_PAD_NMIN" offset="0x1610" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NMIN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="NMIN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="NMIN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="NMIN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="NMIN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="NMIN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_PAD_RSTOUTN" acronym="CTRL_CORE_PAD_RSTOUTN" offset="0x1614" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSTOUTN_PULLTYPESELECT" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Pull_Down_is_selected" token="RSTOUTN_PULLTYPESELECT_0" description="Pull Down is selected"/>
      <bitenum value="1" id="Pull_Up_is_selected" token="RSTOUTN_PULLTYPESELECT_1" description="Pull Up is selected"/>
    </bitfield>
    <bitfield id="RSTOUTN_PULLUDENABLE" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="Enables_weak_Pull_Up/Down" token="RSTOUTN_PULLUDENABLE_0" description="Enables weak Pull Up/Down"/>
      <bitenum value="1" id="Disables_weak_Pull_Up/Down" token="RSTOUTN_PULLUDENABLE_1" description="Disables weak Pull Up/Down"/>
    </bitfield>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_L4_CFG_ROLES_0_LOWER" acronym="CTRL_CORE_L4_CFG_ROLES_0_LOWER" offset="0x1A10" width="32" description="L4 Config Protection Group 0 Roles [31:0]">
    <bitfield id="L4_CFG_ROLES_0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_CFG_ROLES_0_UPPER" acronym="CTRL_CORE_L4_CFG_ROLES_0_UPPER" offset="0x1A14" width="32" description="L4 Config Protection Group 0 Roles [63:32]">
    <bitfield id="L4_CFG_ROLES_0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_CFG_MEMBERS_0" acronym="CTRL_CORE_L4_CFG_MEMBERS_0" offset="0x1A18" width="32" description="L4 Config Protection Group 0 Members and lock">
    <bitfield id="L4_CFG_DISABLE_0" width="1" begin="31" end="31" resetval="0x0" description="L4 Config Protection Group 0 Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_CFG_MEMBERS_0" width="16" begin="15" end="0" resetval="0xffff" description="L4 Config Protection Group 0 Members [15:0]" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_CFG_ROLES_1_LOWER" acronym="CTRL_CORE_L4_CFG_ROLES_1_LOWER" offset="0x1A20" width="32" description="L4 Config Protection Group 1 Roles [31:0]">
    <bitfield id="L4_CFG_ROLES_1_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_CFG_ROLES_1_UPPER" acronym="CTRL_CORE_L4_CFG_ROLES_1_UPPER" offset="0x1A24" width="32" description="L4 Config Protection Group 1 Roles [63:32]">
    <bitfield id="L4_CFG_ROLES_1_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_CFG_MEMBERS_1" acronym="CTRL_CORE_L4_CFG_MEMBERS_1" offset="0x1A28" width="32" description="L4 Config Protection Group 1 Members and lock">
    <bitfield id="L4_CFG_DISABLE_1" width="1" begin="31" end="31" resetval="0x0" description="L4 Config Protection Group 1 Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_CFG_MEMBERS_1" width="16" begin="15" end="0" resetval="0xffff" description="L4 Config Protection Group 1 Members [15:0]" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_PER_1_ROLES_0_LOWER" acronym="CTRL_CORE_L4_PER_1_ROLES_0_LOWER" offset="0x1A40" width="32" description="L4 Per 1 Protection Group 0 Roles [31:0]">
    <bitfield id="L4_PER_1_ROLES_0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_PER_1_ROLES_0_UPPER" acronym="CTRL_CORE_L4_PER_1_ROLES_0_UPPER" offset="0x1A44" width="32" description="L4 Per 1 Protection Group 0 Roles [63:32]">
    <bitfield id="L4_PER_1_ROLES_0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_PER_1_MEMBERS_0" acronym="CTRL_CORE_L4_PER_1_MEMBERS_0" offset="0x1A48" width="32" description="L4 Per 1 Protection Group 0 Members and lock">
    <bitfield id="L4_PER_1_DISABLE_0" width="1" begin="31" end="31" resetval="0x0" description="L4 Per 1 Protection Group 0 Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_PER_1_MEMBERS_0" width="16" begin="15" end="0" resetval="0xffff" description="L4 Per 1 Protection Group 0 Members [15:0]" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_PER_2_ROLES_0_LOWER" acronym="CTRL_CORE_L4_PER_2_ROLES_0_LOWER" offset="0x1A60" width="32" description="L4 Per 2 Protection Group 0 Roles [31:0]">
    <bitfield id="L4_PER_2_ROLES_0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_PER_2_ROLES_0_UPPER" acronym="CTRL_CORE_L4_PER_2_ROLES_0_UPPER" offset="0x1A64" width="32" description="L4 Per 2 Protection Group 0 Roles [63:32]">
    <bitfield id="L4_PER_2_ROLES_0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_PER_2_MEMBERS_0" acronym="CTRL_CORE_L4_PER_2_MEMBERS_0" offset="0x1A68" width="32" description="L4 Per 2 Protection Group 0 Members and lock">
    <bitfield id="L4_PER_2_DISABLE_0" width="1" begin="31" end="31" resetval="0x0" description="L4 Per 2 Protection Group 0 Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_PER_2_MEMBERS_0" width="16" begin="15" end="0" resetval="0xffff" description="L4 Per 2 Protection Group 0 Members [15:0]" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_PER_3_ROLES_0_LOWER" acronym="CTRL_CORE_L4_PER_3_ROLES_0_LOWER" offset="0x1A70" width="32" description="L4 Per 3 Protection Group 0 Roles [31:0]">
    <bitfield id="L4_PER_3_ROLES_0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_PER_3_ROLES_0_UPPER" acronym="CTRL_CORE_L4_PER_3_ROLES_0_UPPER" offset="0x1A74" width="32" description="L4 Per 3 Protection Group 0 Roles [63:32]">
    <bitfield id="L4_PER_3_ROLES_0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_PER_3_MEMBERS_0" acronym="CTRL_CORE_L4_PER_3_MEMBERS_0" offset="0x1A78" width="32" description="L4 Per 3 Protection Group 0 Members and lock">
    <bitfield id="L4_PER_3_DISABLE_0" width="1" begin="31" end="31" resetval="0x0" description="L4 Per 3 Protection Group 0 Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_PER_3_MEMBERS_0" width="16" begin="15" end="0" resetval="0xffff" description="L4 Per 3 Protection Group 0 Members [15:0]" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_WKUP_ROLES_0_LOWER" acronym="CTRL_CORE_L4_WKUP_ROLES_0_LOWER" offset="0x1A80" width="32" description="L4 Wakeup Protection Group 0 Roles [31:0]">
    <bitfield id="L4_WKUP_ROLES_0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_WKUP_ROLES_0_UPPER" acronym="CTRL_CORE_L4_WKUP_ROLES_0_UPPER" offset="0x1A84" width="32" description="L4 Wakeup Protection Group 0 Roles [63:32]">
    <bitfield id="L4_WKUP_ROLES_0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_WKUP_MEMBERS_0" acronym="CTRL_CORE_L4_WKUP_MEMBERS_0" offset="0x1A88" width="32" description="L4 Wakeup Protection Group 0 Members and lock">
    <bitfield id="L4_WKUP_DISABLE_0" width="1" begin="31" end="31" resetval="0x0" description="L4 Wakeup Protection Group 0 Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_WKUP_MEMBERS_0" width="16" begin="15" end="0" resetval="0xffff" description="L4 Wakeup Protection Group 0 Members [15:0]" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_WKUP_ROLES_3_LOWER" acronym="CTRL_CORE_L4_WKUP_ROLES_3_LOWER" offset="0x1AA0" width="32" description="L4 Wakeup Protection Group 3 Roles [31:0]">
    <bitfield id="L4_WKUP_ROLES_3_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_WKUP_ROLES_3_UPPER" acronym="CTRL_CORE_L4_WKUP_ROLES_3_UPPER" offset="0x1AA4" width="32" description="L4 Wakeup Protection Group 3 Roles [63:32]">
    <bitfield id="L4_WKUP_ROLES_3_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_WKUP_MEMBERS_3" acronym="CTRL_CORE_L4_WKUP_MEMBERS_3" offset="0x1AA8" width="32" description="L4 Wakeup Protection Group 3 Members and lock">
    <bitfield id="L4_WKUP_DISABLE_3" width="1" begin="31" end="31" resetval="0x0" description="L4 Wakeup Protection Group 3 Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_WKUP_MEMBERS_3" width="16" begin="15" end="0" resetval="0xffff" description="L4 Wakeup Protection Group 3 Members [15:0]" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_WKUP_ROLES_4_LOWER" acronym="CTRL_CORE_L4_WKUP_ROLES_4_LOWER" offset="0x1AB0" width="32" description="L4 Wakeup Protection Group 4 Roles [31:0]">
    <bitfield id="L4_WKUP_ROLES_4_0" width="32" begin="31" end="0" resetval="0xc0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_WKUP_ROLES_4_UPPER" acronym="CTRL_CORE_L4_WKUP_ROLES_4_UPPER" offset="0x1AB4" width="32" description="L4 Wakeup Protection Group 4 Roles [63:32]">
    <bitfield id="L4_WKUP_ROLES_4_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_L4_WKUP_MEMBERS_4" acronym="CTRL_CORE_L4_WKUP_MEMBERS_4" offset="0x1AB8" width="32" description="L4 Wakeup Protection Group 4 Members and lock">
    <bitfield id="L4_WKUP_DISABLE_4" width="1" begin="31" end="31" resetval="0x0" description="L4 Wakeup Protection Group 4 Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4_WKUP_MEMBERS_4" width="16" begin="15" end="0" resetval="0x0" description="L4 Wakeup Protection Group 4 Members [15:0]" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_0" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_0" offset="0x1B38" width="32" description="Standard Fuse OPP VDD_GPU [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_LVT_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_1" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_1" offset="0x1B3C" width="32" description="Standard Fuse OPP VDD_GPU [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_LVT_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_2" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_2" offset="0x1B40" width="32" description="Standard Fuse OPP VDD_GPU [95:64]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_LVT_2" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_3" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_3" offset="0x1B44" width="32" description="Standard Fuse OPP VDD_GPU [127:96]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_LVT_3" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_4" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_DSPEVE_LVT_4" offset="0x1B48" width="32" description="Standard Fuse OPP VDD_GPU [159:128]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_DSPEVE_LVT_4" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_0" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_0" offset="0x1B60" width="32" description="Standard Fuse OPP VDD_CORE [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_LVT_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_1" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_1" offset="0x1B64" width="32" description="Standard Fuse OPP VDD_CORE [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_LVT_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_2" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_2" offset="0x1B68" width="32" description="Standard Fuse OPP VDD_CORE [95:64]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_LVT_2" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_3" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_3" offset="0x1B6C" width="32" description="Standard Fuse OPP VDD_CORE [127:96]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_LVT_3" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_4" acronym="CTRL_CORE_STD_FUSE_OPP_VDD_CORE_LVT_4" offset="0x1B70" width="32" description="Standard Fuse OPP VDD_CORE [159:128]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_OPP_VDD_CORE_LVT_4" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_LDOSRAM_CORE_4_VOLTAGE_CTRL" acronym="CTRL_CORE_LDOSRAM_CORE_4_VOLTAGE_CTRL" offset="0x1B74" width="32" description="CORE 4th SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_4_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_4_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_4_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_4_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_4_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_4_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_4_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_4_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_4_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_4_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_LDOSRAM_CORE_5_VOLTAGE_CTRL" acronym="CTRL_CORE_LDOSRAM_CORE_5_VOLTAGE_CTRL" offset="0x1B78" width="32" description="CORE 5th SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_5_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_5_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_5_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_5_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_5_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_5_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_5_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_5_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_5_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_5_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_LDOSRAM_DSPEVE_2_VOLTAGE_CTRL" acronym="CTRL_CORE_LDOSRAM_DSPEVE_2_VOLTAGE_CTRL" offset="0x1B7C" width="32" description="DSPEVE 2nd SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMDSPEVE_2_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMDSPEVE_2_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMDSPEVE_2_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMDSPEVE_2_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMDSPEVE_2_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMDSPEVE_2_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMDSPEVE_2_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMDSPEVE_2_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMDSPEVE_2_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMDSPEVE_2_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_2" acronym="CTRL_CORE_SMA_SW_2" offset="0x1C04" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_2" width="32" begin="31" end="0" resetval="0x0" description="OCP spare register" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_3" acronym="CTRL_CORE_SMA_SW_3" offset="0x1C08" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_3" width="32" begin="31" end="0" resetval="0x0" description="OCP spare register" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_6" acronym="CTRL_CORE_SMA_SW_6" offset="0x1C14" width="32" description="OCP Spare Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RMII_CLK_SETTING" width="1" begin="8" end="8" resetval="0x0" description="RMII CLK setting 0x0: Internal clock from DPLL_GMAC 0x1: Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MUXSEL_32K_CLKIN" width="1" begin="0" end="0" resetval="0x0" description="Setting for mux to select 32KHz clock input to PRCM. This bit must NOT be modified by software. The 32kHz clock selection is done through the device sysboot[9:8] signals." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_7" acronym="CTRL_CORE_SMA_SW_7" offset="0x1C18" width="32" description="OCP Spare Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MMU1_ABORT_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="MMU1 abort enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EDMA_TC0_RD_MMU_ROUTE_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="EDMA TC0 RD traffic MMU route enable" range="" rwaccess="RW"/>
    <bitfield id="EDMA_TC1_RD_MMU_ROUTE_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="EDMA TC1 RD traffic MMU route enable" range="" rwaccess="RW"/>
    <bitfield id="EDMA_TC0_WR_MMU_ROUTE_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="EDMA TC0 WR traffic MMU route enable" range="" rwaccess="RW"/>
    <bitfield id="EDMA_TC1_WR_MMU_ROUTE_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="EDMA TC1 WR traffic MMU route enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_FIREWALL_CONNID_CONTROL_0" acronym="CTRL_CORE_FIREWALL_CONNID_CONTROL_0" offset="0x1C48" width="32" description="Firewall ConnID control register">
    <bitfield id="MMU1_CONNID" width="4" begin="31" end="28" resetval="0x8" description="" range="" rwaccess="RW"/>
    <bitfield id="EDMA_TC0_RD_CONNID" width="4" begin="27" end="24" resetval="0x7" description="" range="" rwaccess="RW"/>
    <bitfield id="EDMA_TC0_WR_CONNID" width="4" begin="23" end="20" resetval="0x7" description="" range="" rwaccess="RW"/>
    <bitfield id="EDMA_TC1_RD_CONNID" width="4" begin="19" end="16" resetval="0x7" description="" range="" rwaccess="RW"/>
    <bitfield id="EDMA_TC1_WR_CONNID" width="4" begin="15" end="12" resetval="0x7" description="" range="" rwaccess="RW"/>
    <bitfield id="VIP1_P0_CONNID" width="4" begin="11" end="8" resetval="0x9" description="" range="" rwaccess="RW"/>
    <bitfield id="VIP1_P1_CONNID" width="4" begin="7" end="4" resetval="0x9" description="" range="" rwaccess="RW"/>
    <bitfield id="EVE1_TC0_CONNID" width="4" begin="3" end="0" resetval="0x4" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_FIREWALL_CONNID_CONTROL_1" acronym="CTRL_CORE_FIREWALL_CONNID_CONTROL_1" offset="0x1C4C" width="32" description="Firewall ConnID control register">
    <bitfield id="EVE1_TC1_CONNID" width="4" begin="31" end="28" resetval="0xD" description="" range="" rwaccess="RW"/>
    <bitfield id="DSP1_EDMA_CONNID" width="4" begin="27" end="24" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="DSP1_MDMA_CONNID" width="4" begin="23" end="20" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="DSP2_EDMA_CONNID" width="4" begin="19" end="16" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="DSP2_MDMA_CONNID" width="4" begin="15" end="12" resetval="0x3" description="" range="" rwaccess="RW"/>
    <bitfield id="DSS_CONNID" width="4" begin="11" end="8" resetval="0x8" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_CONNID" width="4" begin="3" end="0" resetval="0x6" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_FIREWALL_CONNID_CONTROL_2" acronym="CTRL_CORE_FIREWALL_CONNID_CONTROL_2" offset="0x1C50" width="32" description="Firewall ConnID control register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_CFG_CONNID" width="4" begin="27" end="24" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="DSP2_CFG_CONNID" width="4" begin="23" end="20" resetval="0x3" description="" range="" rwaccess="RW"/>
    <bitfield id="GMAC_SW_CONNID" width="4" begin="19" end="16" resetval="0xA" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x11" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_FIREWALL_CONNID_CONTROL_3" acronym="CTRL_CORE_FIREWALL_CONNID_CONTROL_3" offset="0x1C54" width="32" description="Firewall ConnID control register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISS_RT_CONNID" width="4" begin="27" end="24" resetval="0xC" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISS_NRT1_CONNID" width="4" begin="19" end="16" resetval="0xC" description="" range="" rwaccess="RW"/>
    <bitfield id="ISS_NRT2_CONNID" width="4" begin="15" end="12" resetval="0xC" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_EMIF_MPU_ROUTING" acronym="CTRL_CORE_EMIF_MPU_ROUTING" offset="0x1C58" width="32" description="EMIF MPU traffic control register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE1_ROUTING_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DSP2_ROUTING_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DSP1_ROUTING_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IPU1_ROUTING_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_PRCM_CLKSEL_CONTROL" acronym="CTRL_CORE_PRCM_CLKSEL_CONTROL" offset="0x1C5C" width="32" description="PRCM Clock selection control register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE_CLKSEL" width="1" begin="28" end="28" resetval="0x0" description="EVE Clock selection control" range="" rwaccess="RW">
      <bitenum value="0" id="EVE1_GCLK" token="EVE_CLKSEL_0" description="EVE1_GCLK"/>
      <bitenum value="1" id="EVE2_GCLK" token="EVE_CLKSEL_1" description="EVE2_GCLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP_CLKSEL" width="2" begin="25" end="24" resetval="0x0" description="DSP Clock selection control" range="" rwaccess="RW">
      <bitenum value="0" id="DSP0_CLK" token="DSP_CLKSEL_0" description="DSP2_CLK"/>
      <bitenum value="1" id="DSP1_CLK" token="DSP_CLKSEL_1" description="DSP1_CLK"/>
      <bitenum value="3" id="RESERVED" token="DSP_CLKSEL_3" description="RESERVED"/>
      <bitenum value="2" id="DSP2_CLK" token="DSP_CLKSEL_2" description="DSP0_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ADC_CLKSEL" width="2" begin="21" end="20" resetval="0x0" description="ADC Clock selection control" range="" rwaccess="RW">
      <bitenum value="0" id="SYS_CLK1" token="ADC_CLKSEL_0" description="SYS_CLK1"/>
      <bitenum value="1" id="SYS_CLK2" token="ADC_CLKSEL_1" description="SYS_CLK2"/>
      <bitenum value="3" id="RESERVED" token="ADC_CLKSEL_3" description="RESERVED"/>
      <bitenum value="2" id="XREF_CLK" token="ADC_CLKSEL_2" description="XREF_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RTI1_CLKSEL" width="2" begin="17" end="16" resetval="0x2" description="RTI1 Clock selection control" range="" rwaccess="RW">
      <bitenum value="0" id="SYS_CLK1" token="RTI1_CLKSEL_0" description="SYS_CLK1 div 4"/>
      <bitenum value="1" id="SYS_CLK2" token="RTI1_CLKSEL_1" description="SYS_CLK2 div 4"/>
      <bitenum value="3" id="RESERVED" token="RTI1_CLKSEL_3" description="RESERVED"/>
      <bitenum value="2" id="XREF_CLK" token="RTI1_CLKSEL_2" description="FUNC_32K_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RTI2_CLKSEL" width="2" begin="13" end="12" resetval="0x2" description="RTI2 Clock selection control" range="" rwaccess="RW">
      <bitenum value="0" id="SYS_CLK1" token="RTI2_CLKSEL_0" description="SYS_CLK1 div 4"/>
      <bitenum value="1" id="SYS_CLK2" token="RTI2_CLKSEL_1" description="SYS_CLK2 div 4"/>
      <bitenum value="3" id="RESERVED" token="RTI2_CLKSEL_3" description="RESERVED"/>
      <bitenum value="2" id="XREF_CLK" token="RTI2_CLKSEL_2" description="FUNC_32K_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RTI3_CLKSEL" width="2" begin="9" end="8" resetval="0x2" description="RTI3 Clock selection control" range="" rwaccess="RW">
      <bitenum value="0" id="SYS_CLK1" token="RTI3_CLKSEL_0" description="SYS_CLK1 div 4"/>
      <bitenum value="1" id="SYS_CLK2" token="RTI3_CLKSEL_1" description="SYS_CLK2 div 4"/>
      <bitenum value="3" id="RESERVED" token="RTI3_CLKSEL_3" description="RESERVED"/>
      <bitenum value="2" id="XREF_CLK" token="RTI3_CLKSEL_2" description="FUNC_32K_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RTI4_CLKSEL" width="2" begin="5" end="4" resetval="0x2" description="RTI4 Clock selection control" range="" rwaccess="RW">
      <bitenum value="0" id="SYS_CLK1" token="RTI4_CLKSEL_0" description="SYS_CLK1 div 4"/>
      <bitenum value="1" id="SYS_CLK2" token="RTI4_CLKSEL_1" description="SYS_CLK2 div 4"/>
      <bitenum value="3" id="RESERVED" token="RTI4_CLKSEL_3" description="RESERVED"/>
      <bitenum value="2" id="XREF_CLK" token="RTI4_CLKSEL_2" description="FUNC_32K_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RTI5_CLKSEL" width="2" begin="1" end="0" resetval="0x2" description="RTI5 Clock selection control" range="" rwaccess="RW">
      <bitenum value="0" id="SYS_CLK1" token="RTI5_CLKSEL_0" description="SYS_CLK1 div 4"/>
      <bitenum value="1" id="SYS_CLK2" token="RTI5_CLKSEL_1" description="SYS_CLK2 div 4"/>
      <bitenum value="3" id="RESERVED" token="RTI5_CLKSEL_3" description="RESERVED"/>
      <bitenum value="2" id="XREF_CLK" token="RTI5_CLKSEL_2" description="FUNC_32K_CLK"/>
    </bitfield>
  </register>
  <register id="CTRL_CORE_PRCM_CLKDIV_CONTROL1" acronym="CTRL_CORE_PRCM_CLKDIV_CONTROL1" offset="0x1C60" width="32" description="PRCM Clock divider control1 register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="DBG_STM_EXPT_CLK_HSDIV_CHANGE_ACK" width="1" begin="29" end="29" resetval="0x0" description="HSDIVIDER change ack" range="" rwaccess="R"/>
    <bitfield id="DBG_STM_EXPT_CLK_HSDIV_EN_ACK" width="1" begin="28" end="28" resetval="0x0" description="EN_ACK from HSDIVIDER" range="" rwaccess="R"/>
    <bitfield id="DBG_TRC_EXPT_CLK_HSDIV_CHANGE_ACK" width="1" begin="27" end="27" resetval="0x0" description="HSDIVIDER change ack" range="" rwaccess="R"/>
    <bitfield id="DBG_TRC_EXPT_CLK_HSDIV_EN_ACK" width="1" begin="26" end="26" resetval="0x0" description="EN_ACK from HSDIVIDER" range="" rwaccess="R"/>
    <bitfield id="DBG_ATB_CLK_HSDIV_CHANGE_ACK" width="1" begin="25" end="25" resetval="0x0" description="HSDIVIDER change ack" range="" rwaccess="R"/>
    <bitfield id="DBG_ATB_CLK_HSDIV_EN_ACK" width="1" begin="24" end="24" resetval="0x0" description="EN_ACK from HSDIVIDER" range="" rwaccess="R"/>
    <bitfield id="DBG_STM_EXPT_CLK_TENABLEDIV_SEL" width="1" begin="23" end="23" resetval="0x0" description="0: Control from PRCM 1: Control from Control Module - DBG_STM_EXPT_TENABLEDIV_CTRL" range="" rwaccess="RW"/>
    <bitfield id="DBG_STM_EXPT_CLK_TENABLEDIV" width="1" begin="22" end="22" resetval="0x0" description="Needs to be pulsed (LO-&amp;amp;gt;HI-&amp;amp;gt;LO) for latching the divider value in to the DPLL." range="" rwaccess="RW"/>
    <bitfield id="DBG_STM_EXPT_CLK_DIV" width="6" begin="21" end="16" resetval="0xA" description="DebugSS STM Clock divider value" range="" rwaccess="RW"/>
    <bitfield id="DBG_TRC_EXPT_CLK_TENABLEDIV_SEL" width="1" begin="15" end="15" resetval="0x0" description="0: Control from PRCM 1: Control from Control Module - DBG_TRC_EXPT_TENABLEDIV_CTRL" range="" rwaccess="RW"/>
    <bitfield id="DBG_TRC_EXPT_CLK_TENABLEDIV" width="1" begin="14" end="14" resetval="0x0" description="Needs to be pulsed (LO-&amp;amp;gt;HI-&amp;amp;gt;LO) for latching the divider value in to the DPLL." range="" rwaccess="RW"/>
    <bitfield id="DBG_TRC_EXPT_CLK_DIV" width="6" begin="13" end="8" resetval="0x3" description="DebugSS TRC Clock divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DBG_ATB_CLK_TENABLEDIV" width="1" begin="6" end="6" resetval="0x0" description="Needs to be pulsed (LO-&amp;amp;gt;HI-&amp;amp;gt;LO) for latching the divider value in to the DPLL." range="" rwaccess="RW"/>
    <bitfield id="DBG_ATB_CLK_DIV" width="6" begin="5" end="0" resetval="0x7" description="DebugSS ATB Clock divider value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_PRCM_CLKDIV_CONTROL2" acronym="CTRL_CORE_PRCM_CLKDIV_CONTROL2" offset="0x1C64" width="32" description="PRCM Clock divider control2 register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="VID_PIX_CLK_TENABLEDIV_SEL" width="1" begin="28" end="28" resetval="0x0" description="VID_PIX_CLK_TENABLEDIV control select: 0: Control from PRCM 1: Control from Control Module - VID_PIX_CLK_HSDIV_LATCH_EN" range="" rwaccess="RW"/>
    <bitfield id="VID_PIX_CLK_HSDIV_CHANGE_ACK" width="1" begin="27" end="27" resetval="0x0" description="HSDIVIDER change ack" range="" rwaccess="R"/>
    <bitfield id="VID_PIX_CLK_EXT_CLK_DIV" width="2" begin="26" end="25" resetval="0x0" description="Video Clock divider value" range="" rwaccess="RW">
      <bitenum value="0" id="DIV1" token="VID_PIX_CLK_EXT_CLK_DIV_0" description="DIV1"/>
      <bitenum value="1" id="DIV2" token="VID_PIX_CLK_EXT_CLK_DIV_1" description="DIV2"/>
      <bitenum value="2" id="DIV4" token="VID_PIX_CLK_EXT_CLK_DIV_2" description="DIV4"/>
      <bitenum value="3" id="Reserved" token="VID_PIX_CLK_EXT_CLK_DIV_3" description="Reserved"/>
    </bitfield>
    <bitfield id="VID_PIX_CLK_HSDIV_EN_ACK" width="1" begin="24" end="24" resetval="0x0" description="EN_ACK from HSDIVIDER" range="" rwaccess="R"/>
    <bitfield id="VID_PIX_CLK_HSDIV_EN" width="1" begin="23" end="23" resetval="0x0" description="Clock enable to the Video Clock HS divider" range="" rwaccess="RW"/>
    <bitfield id="VID_PIX_CLK_HSDIV_LATCH_EN" width="1" begin="22" end="22" resetval="0x0" description="Video Clock HS divider latch enable: To be toggled to latch DIV value in HSDIVIDER" range="" rwaccess="RW"/>
    <bitfield id="VID_PIX_CLK_HSDIV" width="6" begin="21" end="16" resetval="0x10" description="Video Clock HS divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="TESOC_DBG_ATB_CLK_TENABLEDIV_SEL" width="2" begin="13" end="12" resetval="0x0" description="Mux select for the TENABLE of Core DPLL HS divider 1: 0: PRCM 1: DBG_ATB_CLK 2: TESOC_EXT_CLK_HSDIV 3: Reserved" range="" rwaccess="RW"/>
    <bitfield id="TESOC_HSDIV_CHANGE_ACK" width="1" begin="11" end="11" resetval="0x0" description="HSDIVIDER change ack" range="" rwaccess="R"/>
    <bitfield id="TESOC_EXT_CLK_DIV" width="2" begin="10" end="9" resetval="0x0" description="TesOC clock divider value" range="" rwaccess="RW">
      <bitenum value="0" id="DIV1" token="TESOC_EXT_CLK_DIV_0" description="DIV1"/>
      <bitenum value="1" id="DIV2" token="TESOC_EXT_CLK_DIV_1" description="DIV2"/>
      <bitenum value="2" id="DIV4" token="TESOC_EXT_CLK_DIV_2" description="DIV4"/>
      <bitenum value="3" id="Reserved" token="TESOC_EXT_CLK_DIV_3" description="Reserved"/>
    </bitfield>
    <bitfield id="TESOC_HSDIV_EN_ACK" width="1" begin="8" end="8" resetval="0x0" description="EN_ACK from HSDIVIDER" range="" rwaccess="R"/>
    <bitfield id="TESOC_HSDIV_EN" width="1" begin="7" end="7" resetval="0x0" description="Clock enable to TesOC clock HS divider" range="" rwaccess="RW"/>
    <bitfield id="TESOC_HSDIV_LATCH_EN" width="1" begin="6" end="6" resetval="0x0" description="TesOC clock HS divider latch enable: To be toggled to latch DIV value in DPLL" range="" rwaccess="RW"/>
    <bitfield id="TESOC_HSDIV" width="6" begin="5" end="0" resetval="0x3C" description="TesOC clock HS divider value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_10" acronym="CTRL_CORE_SMA_SW_10" offset="0x1C68" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_10" width="2" begin="31" end="30" resetval="0x0" description="spare bits" range="" rwaccess="R"/>
    <bitfield id="IE_CSI2_0_Y4" width="1" begin="29" end="29" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IE_CSI2_0_X4" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IE_CSI2_0_Y3" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IE_CSI2_0_X3" width="2" begin="26" end="25" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IE_CSI2_0_Y2" width="1" begin="24" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IE_CSI2_0_X2" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IE_CSI2_0_Y1" width="1" begin="22" end="22" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IE_CSI2_0_X1" width="1" begin="21" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IE_CSI2_0_Y0" width="1" begin="20" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IE_CSI2_0_X0" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPD_CSI2_0_X4" width="1" begin="18" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPD_CSI2_0_Y3" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPD_CSI2_0_X3" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPD_CSI2_0_Y2" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPD_CSI2_0_X2" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPD_CSI2_0_Y1" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPD_CSI2_0_X1" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPD_CSI2_0_Y0" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPD_CSI2_0_X0" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_Y4" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_X4" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_Y3" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_X3" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_Y2" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_X2" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_Y1" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_X1" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_Y0" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PIPU_CSI2_0_X0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_11" acronym="CTRL_CORE_SMA_SW_11" offset="0x1C6C" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_11" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_12" acronym="CTRL_CORE_SMA_SW_12" offset="0x1C70" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_12" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_13" acronym="CTRL_CORE_SMA_SW_13" offset="0x1C74" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_13" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_TESOC_LAST_RESET_INDICATOR" acronym="CTRL_CORE_TESOC_LAST_RESET_INDICATOR" offset="0x1C78" width="32" description="TESOC last reset indicator register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU_LAST_RESET_INDICATOR" width="4" begin="27" end="24" resetval="0x0" description="IPU resert indicator. IPU writes into this bit field when it initiates self-test. IPU reads this bit field after coming up from reset after field-test and understands that the reset was due to TESOC. Software can choose to do partial boot using this indicator. For details on TESOC, refer to Tester On Chip (TESOC) in the device Safety Subsystem." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_LAST_RESET_INDICATOR" width="4" begin="19" end="16" resetval="0x0" description="DSP1 resert indicator. DSP1 writes into this bit field when it initiates self-test. DSP1 reads this bit field after coming up from reset after field-test and understands that the reset was due to TESOC. Software can choose to do partial boot using this indicator. For details on TESOC, refer to Tester On Chip (TESOC) in the device Safety Subsystem." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_LAST_RESET_INDICATOR" width="4" begin="11" end="8" resetval="0x0" description="DSP2 resert indicator. DSP2 writes into this bit field when it initiates self-test. DSP reads this bit field after coming up from reset after field-test and understands that the reset was due to TESOC. Software can choose to do partial boot using this indicator. For details on TESOC, refer to Tester On Chip (TESOC) in the device Safety Subsystem." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EVE_LAST_RESET_INDICATOR" width="4" begin="3" end="0" resetval="0x0" description="EVE resert indicator. EVE writes into this bit field when it initiates self-test. EVE reads this bit field after coming up from reset after field-test and understands that the reset was due to TESOC. Software can choose to do partial boot using this indicator. For details on TESOC, refer to Tester On Chip (TESOC) in the device Safety Subsystem." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SD_DAC_CONTROL" acronym="CTRL_CORE_SD_DAC_CONTROL" offset="0x1C7C" width="32" description="SD DAC control register">
    <bitfield id="SD_DAC_CALSET" width="1" begin="31" end="31" resetval="0x0" description="0x0: Data from VENC is provided to SD_DAC 0x1: Data from the SD_DAC_CAL bit field is provided to SD_DAC" range="" rwaccess="RW"/>
    <bitfield id="SD_DAC_CAL" width="10" begin="30" end="21" resetval="0x0" description="10-bit data for SD_DAC test or debug purposes." range="" rwaccess="RW"/>
    <bitfield id="CTL" width="15" begin="20" end="6" resetval="0x0" description="SD_DAC Control interface for reconfiguration of the module in functional mode through internal configuration registers." range="" rwaccess="RW"/>
    <bitfield id="CTL_WR_ACK" width="1" begin="5" end="5" resetval="0x0" description="Used only for synchronous mode of the CTL interface. It toggles high and then low when an asynchronous write on the CTL bus has been acknowledged by the SD_DAC module." range="" rwaccess="RW W1toClr"/>
    <bitfield id="CTL_ASYNC_EN" width="1" begin="4" end="4" resetval="0x0" description="Asynchronous mode enable for CTL interface. 0x0: Synchronous mode 0x1: Asynchronous mode" range="" rwaccess="RW"/>
    <bitfield id="TVOUTBYPASS" width="1" begin="3" end="3" resetval="0x0" description="TVOUT Bypass enable. 0x0: Normal mode. Video Buffer is not bypassed 0x1: Bypass mode. Video Buffer is bypassed" range="" rwaccess="RW"/>
    <bitfield id="ACEN" width="1" begin="2" end="2" resetval="0x0" description="AC coupling enable. 0x0: DC coupling selected 0x1: AC coupling selected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SD_DAC_TRIM_VALUE" acronym="CTRL_CORE_SD_DAC_TRIM_VALUE" offset="0x1C80" width="32" description="SD DAC trim value">
    <bitfield id="COMP_EN" width="1" begin="31" end="31" resetval="0x0" description="Optional control for lower output swing. 0x0: High full-scale output swing 0x1: Low full-scale output swing" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="30" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SD_DAC_TRIM" width="23" begin="22" end="0" resetval="0x0" description="SD DAC trim value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ADC_ERROR_OFFSET" acronym="CTRL_CORE_ADC_ERROR_OFFSET" offset="0x1C84" width="32" description="ADC Error offset register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ERROR_OFFSET" width="8" begin="7" end="0" resetval="0x0" description="Error offset value driven from efuse with optional override" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_IPU_WAKEUP" acronym="CTRL_CORE_IPU_WAKEUP" offset="0x1C88" width="32" description="IPU wakeup enable">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU_WKUP_EN" width="1" begin="0" end="0" resetval="0x1" description="IPU wakeup enable" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ISS_EFUSE" acronym="CTRL_CORE_ISS_EFUSE" offset="0x1C8C" width="32" description="ADC Error offset register">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_ISS_EFUSE1_EN" width="1" begin="6" end="6" resetval="0x0" description="Error offset value driven from efuse with optional override" range="" rwaccess="RW"/>
    <bitfield id="STD_FUSE_ISS_EFUSE2_EN" width="1" begin="5" end="5" resetval="0x0" description="Error offset value driven from efuse with optional override" range="" rwaccess="RW"/>
    <bitfield id="STD_FUSE_ISS_EFUSE3_EN" width="1" begin="4" end="4" resetval="0x0" description="Error offset value driven from efuse with optional override" range="" rwaccess="RW"/>
    <bitfield id="STD_FUSE_ISS_EFUSE4_EN" width="1" begin="3" end="3" resetval="0x0" description="Error offset value driven from efuse with optional override" range="" rwaccess="RW"/>
    <bitfield id="STD_FUSE_ISS_EFUSE5_EN" width="1" begin="2" end="2" resetval="0x0" description="Error offset value driven from efuse with optional override" range="" rwaccess="RW"/>
    <bitfield id="STD_FUSE_ISS_EFUSE6_EN" width="1" begin="1" end="1" resetval="0x0" description="Error offset value driven from efuse with optional override" range="" rwaccess="RW"/>
    <bitfield id="STD_FUSE_ISS_EFUSE7_EN" width="1" begin="0" end="0" resetval="0x0" description="Error offset value driven from efuse with optional override" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_14" acronym="CTRL_CORE_SMA_SW_14" offset="0x1C90" width="32" description="OCP Spare Register (SR1.0 Only). For SR2.0 devices this register controls MCASP2 and MCASP3 signal muxing.">
    <bitfield id="MCASP_MODE_17_VOUT1_D22_MUX_CONTROL_0" width="1" begin="31" end="31" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d22 not selected0x1: mcasp2_axr4 selected on pad vout1_d22 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D21_MUX_CONTROL_0" width="1" begin="30" end="30" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d21 not selected0x1: mcasp2_axr3 selected on pad vout1_d21 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D20_MUX_CONTROL_0" width="1" begin="29" end="29" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d20 not selected0x1: mcasp2_axr2 selected on pad vout1_d20 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D19_MUX_CONTROL_0" width="1" begin="28" end="28" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d19 not selected0x1: mcasp2_axr1 selected on pad vout1_d19 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D18_MUX_CONTROL_0" width="1" begin="27" end="27" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d18 not selected0x1: mcasp2_axr0 selected on pad vout1_d18 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D17_MUX_CONTROL_0" width="1" begin="26" end="26" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d17 not selected0x1: mcasp2_fsr selected on pad vout1_d17 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D16_MUX_CONTROL_0" width="1" begin="25" end="25" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d16 not selected0x1: This option is not supported and must not be used." range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D15_MUX_CONTROL_0" width="1" begin="24" end="24" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d15 not selected0x1: mcasp2_fsx selected on pad vout1_d15 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D14_MUX_CONTROL_0" width="1" begin="23" end="23" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d14 not selected0x1: mcasp2_aclkx selected on pad vout1_d14 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D13_MUX_CONTROL_0" width="1" begin="22" end="22" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d13 not selected0x1: mcasp2_aclkr selected on pad vout1_d13 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD7_MUX_CONTROL_0" width="1" begin="21" end="21" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad7 not selected0x1: mcasp2_ahclkx selected on pad gpmc_ad7 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_D5_MUX_CONTROL_0" width="1" begin="20" end="20" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_d5 not selected0x1: mcasp3_ahclkx selected on pad vin1a_d5 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_D4_MUX_CONTROL_0" width="1" begin="19" end="19" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_d4 not selected0x1: mcasp3_axr5 selected on pad vin1a_d4 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_D3_MUX_CONTROL_0" width="1" begin="18" end="18" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_d3 not selected0x1: mcasp3_axr4 selected on pad vin1a_d3 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_D2_MUX_CONTROL_0" width="1" begin="17" end="17" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_d2 not selected0x1: mcasp3_axr3 selected on pad vin1a_d2 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_D1_MUX_CONTROL_0" width="1" begin="16" end="16" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_d1 not selected0x1: mcasp3_axr2 selected on pad vin1a_d1 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_D0_MUX_CONTROL_0" width="1" begin="15" end="15" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_d0 not selected0x1: mcasp3_axr1 selected on pad vin1a_d0 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_VSYNC0_MUX_CONTROL_0" width="1" begin="14" end="14" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_vsync0 not selected0x1: mcasp3_axr0 selected on pad vin1a_vsync0 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_HSYNC0_MUX_CONTROL_0" width="1" begin="13" end="13" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_hsync0 not selected0x1: mcasp3_fsr selected on pad vin1a_hsync0 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_FLD0_MUX_CONTROL_0" width="1" begin="12" end="12" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_fld0 not selected0x1: mcasp3_aclkr selected on pad vin1a_fld0 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_DE0_MUX_CONTROL_0" width="1" begin="11" end="11" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_de0 not selected0x1: This option is not supported and must not be used." range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_CLK0_MUX_CONTROL_0" width="1" begin="10" end="10" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_clk0 not selected0x1: mcasp3_aclkx selected on pad vin1a_clk0 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD15_MUX_CONTROL_0" width="1" begin="9" end="9" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad15 not selected0x1: mcasp2_axr5 selected on pad gpmc_ad15 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD14_MUX_CONTROL_0" width="1" begin="8" end="8" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad14 not selected0x1: mcasp2_axr4 selected on pad gpmc_ad14 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD13_MUX_CONTROL_0" width="1" begin="7" end="7" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad13 not selected0x1: mcasp2_axr3 selected on pad gpmc_ad13 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD12_MUX_CONTROL_0" width="1" begin="6" end="6" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad12 not selected0x1: mcasp2_axr2 selected on pad gpmc_ad12 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD11_MUX_CONTROL_0" width="1" begin="5" end="5" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad11 not selected0x1: mcasp2_axr1 selected on pad gpmc_ad11 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD10_MUX_CONTROL_0" width="1" begin="4" end="4" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad10 not selected0x1: mcasp2_axr0 selected on pad gpmc_ad10 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD9_MUX_CONTROL_0" width="1" begin="3" end="3" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad9 not selected0x1: mcasp2_fsr selected on pad gpmc_ad9 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD8_MUX_CONTROL_0" width="1" begin="2" end="2" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad8 not selected0x1: mcasp2_aclkr selected on pad gpmc_ad8 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD6_MUX_CONTROL_0" width="1" begin="1" end="1" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad6 not selected0x1: mcasp2_fsx selected on pad gpmc_ad6 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_GPMC_AD5_MUX_CONTROL_0" width="1" begin="0" end="0" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad gpmc_ad5 not selected0x1: mcasp2_aclkx selected on pad gpmc_ad5 as function 17" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_15" acronym="CTRL_CORE_SMA_SW_15" offset="0x1C94" width="32" description="OCP Spare Register (SR1.0 Only). For SR2.0 devices some bits of this register control MCASP2 and MCASP3 signal muxing.">
    <bitfield id="SMA_SW_15" width="29" begin="31" end="3" resetval="0x0" description="OCP Spare Bits" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D12_MUX_CONTROL_1" width="1" begin="2" end="2" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d12 not selected0x1: mcasp2_ahclkx selected on pad vout1_d12 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VIN1A_D6_MUX_CONTROL_1" width="1" begin="1" end="1" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vin1a_d6 not selected0x1: mcasp3_fsx selected on pad vin1a_d6 as function 17" range="" rwaccess="RW"/>
    <bitfield id="MCASP_MODE_17_VOUT1_D23_MUX_CONTROL_1" width="1" begin="0" end="0" resetval="0x0" description="SR2.0 Only:0x0: Function 17 for pad vout1_d23 not selected0x1: mcasp2_axr5 selected on pad vout1_d23 as function 17" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_16" acronym="CTRL_CORE_SMA_SW_16" offset="0x1C98" width="32" description="OCP Spare Register (SR1.0 Only). For SR2.0 bit 0 is functional.">
    <bitfield id="SMA_SW_16" width="31" begin="31" end="1" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
    <bitfield id="CORE_DPLL_INPUT_CLK_SELECTION" width="1" begin="0" end="0" resetval="0x0" description="SR2.0 Only:DPLL_CORE input clock selection.0x0: SYS_CLK1 selected as input clock (REF_CLK) for DPLL_CORE0x1: SYS_CLK2 selected as input clock (REF_CLK) for DPLL_CORE" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_17" acronym="CTRL_CORE_SMA_SW_17" offset="0x1C9C" width="32" description="OCP Spare Register (SR1.0 Only). For SR2.0 this register holds some controls and status bits for H14 HS divider of DPLL_GMAC_DSP which is the source of MCAN functional clock (MCAN_CLK).">
    <bitfield id="SMA_SW_17" width="20" begin="31" end="12" resetval="0x0" description="OCP Spare Bits" range="" rwaccess="RW"/>
    <bitfield id="MCAN_CLK_HSDIV_CHANGE_ACK" width="1" begin="11" end="11" resetval="0x1" description="SR2.0 Only:Acknowledge flag which indicates that the on-the-fly change of H14 divider of DPLL_GMAC_DSP is done. This bit changes its state (0 to 1 or 1 to 0) on each on-the-fly change of H14." range="" rwaccess="R"/>
    <bitfield id="MCAN_CLK_HSDIV_EN_ACK" width="1" begin="10" end="10" resetval="0x0" description="SR2.0 Only:Indicates whether CLKOUTX2_H14 of DPLL_GMAC_DSP is enabled or not.0x0: CLKOUTX2_H14 is disabled0x1: CLKOUTX2_H14 is enabled" range="" rwaccess="R"/>
    <bitfield id="MCAN_CLK_TENABLEDIV_SEL" width="1" begin="9" end="9" resetval="0x0" description="SR2.0 Only:TENABLEDIV control select for H14 of DPLL_GMAC_DSP0x0: Control from PRCM0x1: Control from Control Module (bit" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MCAN_CLK_HSDIV_EN" width="1" begin="7" end="7" resetval="0x0" description="SR2.0 Only:Output clock (CLKOUTX2_H14) enable for H14 of DPLL_GMAC_DSP0x0: Output clock disabled0x1: Output clock enabled" range="" rwaccess="RW"/>
    <bitfield id="MCAN_CLK_HSDIV_LATCH_EN" width="1" begin="6" end="6" resetval="0x0" description="SR2.0 Only:To be toggled (LO-&amp;amp;gt;HI-&amp;amp;gt;LO) to latch MCAN_CLK_HSDIV value in H14 of DPLL_GMAC_DSP. This bit takes effect only when bit" range="" rwaccess="RW"/>
    <bitfield id="MCAN_CLK_HSDIV" width="6" begin="5" end="0" resetval="SR2.0: 0x18SR1.0: 0x0" description="SR2.0 Only:Divider value for H14 of DPLL_GMAC_DSP" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ROM_CPU0_BRANCH" acronym="CTRL_CORE_ROM_CPU0_BRANCH" offset="0x1CA0" width="32" description="">
    <bitfield id="ROM_CPU0_BRANCH" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ROM_CPU1_BRANCH" acronym="CTRL_CORE_ROM_CPU1_BRANCH" offset="0x1CA4" width="32" description="">
    <bitfield id="ROM_CPU1_BRANCH" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ROM_AUXBOOT0" acronym="CTRL_CORE_ROM_AUXBOOT0" offset="0x1CA8" width="32" description="">
    <bitfield id="ROM_AUXBOOT0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_ROM_AUXBOOT1" acronym="CTRL_CORE_ROM_AUXBOOT1" offset="0x1CAC" width="32" description="">
    <bitfield id="ROM_AUXBOOT1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_18" acronym="CTRL_CORE_SMA_SW_18" offset="0x1CB0" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_18" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_19" acronym="CTRL_CORE_SMA_SW_19" offset="0x1CB4" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_19" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_20" acronym="CTRL_CORE_SMA_SW_20" offset="0x1CB8" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_20" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_21" acronym="CTRL_CORE_SMA_SW_21" offset="0x1CBC" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_21" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_22" acronym="CTRL_CORE_SMA_SW_22" offset="0x1CC0" width="32" description="OCP Spare Register (SR1.0 Only). For SR2.0 bits [17:0] are used.">
    <bitfield id="SMA_SW_22" width="14" begin="31" end="18" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
    <bitfield id="CORE_DPLL_REGMF_CONTROL" width="18" begin="17" end="0" resetval="0x0" description="SR2.0 Only:Fractional part of the software-configured multiplication ratio M of DPLL_CORE. To disable the fractional part this bit field must be set to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_23" acronym="CTRL_CORE_SMA_SW_23" offset="0x1CC4" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_23" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_24" acronym="CTRL_CORE_SMA_SW_24" offset="0x1CC8" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_24" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_25" acronym="CTRL_CORE_SMA_SW_25" offset="0x1CCC" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_25" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_26" acronym="CTRL_CORE_SMA_SW_26" offset="0x1CD0" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_26" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_CORE_SMA_SW_27" acronym="CTRL_CORE_SMA_SW_27" offset="0x1CD4" width="32" description="OCP Spare Register">
    <bitfield id="SMA_SW_27" width="32" begin="31" end="0" resetval="0x0" description="OCP Spare Register" range="" rwaccess="RW"/>
  </register>
</module>
