/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [28:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[1] ? in_data[27] : in_data[41];
  assign celloutsig_1_10z = celloutsig_1_4z[1] ? in_data[111] : celloutsig_1_2z;
  assign celloutsig_0_4z = celloutsig_0_2z ? in_data[67] : celloutsig_0_1z;
  assign celloutsig_0_7z = celloutsig_0_5z[0] ? in_data[57] : celloutsig_0_1z;
  assign celloutsig_0_9z = celloutsig_0_5z[5] ? celloutsig_0_4z : celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_13z ? celloutsig_0_8z : in_data[89];
  assign celloutsig_0_2z = celloutsig_0_1z ? celloutsig_0_1z : in_data[18];
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_5z[3]) & celloutsig_0_4z);
  assign celloutsig_0_13z = ~((celloutsig_0_8z | celloutsig_0_5z[7]) & in_data[84]);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 11'h000;
    else _00_ <= { celloutsig_1_3z, celloutsig_1_11z };
  reg [7:0] _12_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 8'h00;
    else _12_ <= { celloutsig_0_5z[6:5], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_19z };
  assign out_data[39:32] = _12_;
  assign celloutsig_1_14z = { celloutsig_1_8z[12:9], celloutsig_1_2z } == _00_[5:1];
  assign celloutsig_1_15z = celloutsig_1_8z[8:5] == celloutsig_1_8z[10:7];
  assign celloutsig_1_19z = celloutsig_1_8z[4:2] == { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_1z = { in_data[22:20], celloutsig_0_0z } == in_data[20:17];
  assign celloutsig_1_2z = in_data[165:152] == { in_data[150:138], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_4z[4:1], celloutsig_1_4z[1] } == celloutsig_1_3z[9:2];
  assign celloutsig_1_12z = { celloutsig_1_7z[25:22], celloutsig_1_2z, celloutsig_1_0z } === in_data[123:118];
  assign celloutsig_0_21z = { out_data[38:32], celloutsig_0_19z } === { celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[189:181] === in_data[156:148];
  assign celloutsig_1_11z = { celloutsig_1_4z[3:1], celloutsig_1_4z[1] } || { celloutsig_1_8z[8:6], celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[28:27], celloutsig_0_2z, celloutsig_0_1z } || { celloutsig_0_5z[9:8], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_5z[4:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } || { celloutsig_0_5z[7:4], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[178:171] || in_data[171:164];
  assign celloutsig_1_5z = in_data[186:184] || in_data[124:122];
  assign celloutsig_0_3z = { in_data[58:54], celloutsig_0_2z, celloutsig_0_0z } < in_data[94:88];
  assign celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_10z } < { celloutsig_1_8z[13:1], celloutsig_1_8z[1] };
  assign celloutsig_1_9z = ~ { celloutsig_1_3z[9:3], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_18z = ~ { in_data[89:86], celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_3z = ~ { in_data[191:183], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_9z[7:2], celloutsig_1_16z, celloutsig_1_15z } ^ { in_data[158:153], celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_5z = { in_data[52:44], celloutsig_0_2z } ^ in_data[63:54];
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 29'h00000000;
    else if (clkin_data[96]) celloutsig_1_7z = { celloutsig_1_4z[1], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z[4:1], celloutsig_1_4z[1], celloutsig_1_4z[4:1], celloutsig_1_4z[1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z[4:1], celloutsig_1_4z[1] };
  assign celloutsig_1_4z[4:1] = ~ { celloutsig_1_3z[8:6], celloutsig_1_1z };
  assign { celloutsig_1_8z[13], celloutsig_1_8z[11:1], celloutsig_1_8z[12] } = ~ { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign celloutsig_1_8z[0] = celloutsig_1_8z[1];
  assign { out_data[135:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z };
endmodule
